<stg><name>conv_layer</name>


<trans_list>

<trans id="694" from="1" to="2">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="2" to="3">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="3" to="4">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="4" to="5">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="5" to="6">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="6" to="7">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="7" to="8">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="8" to="9">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="9" to="10">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="10" to="11">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="11" to="12">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="12" to="13">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="13" to="14">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="14" to="15">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="15" to="16">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="16" to="17">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="17" to="18">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="18" to="19">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="19" to="20">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="20" to="21">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="21" to="22">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="22" to="23">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="23" to="24">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="24" to="25">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="25" to="26">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="26" to="27">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="27" to="28">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="28" to="29">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="29" to="30">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="30" to="31">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="31" to="32">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="32" to="33">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="33" to="34">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="34" to="35">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="35" to="36">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="36" to="37">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="37" to="38">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="38" to="39">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="39" to="40">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="40" to="41">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="41" to="42">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="42" to="43">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="43" to="44">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="44" to="45">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="45" to="46">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="46" to="47">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="47" to="48">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="48" to="49">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="49" to="50">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="50" to="51">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="51" to="52">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="52" to="53">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="53" to="54">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="54" to="55">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="55" to="56">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="56" to="57">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="57" to="58">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="58" to="59">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="59" to="60">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="60" to="61">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="61" to="62">
<condition id="390">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="62" to="63">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="63" to="64">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="64" to="65">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="65" to="66">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="66" to="67">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="67" to="68">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="68" to="69">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="69" to="70">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="70" to="71">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="71" to="72">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="72" to="73">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="73" to="74">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="74" to="75">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="75" to="76">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="76" to="77">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="77" to="78">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="78" to="79">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="79" to="80">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="80" to="81">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="81" to="82">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="82" to="83">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="83" to="84">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="84" to="85">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="85" to="86">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="86" to="87">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="87" to="88">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="88" to="89">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="89" to="90">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="90" to="91">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="91" to="92">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="92" to="93">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="93" to="94">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="94" to="95">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="95" to="96">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="96" to="97">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="97" to="98">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="98" to="99">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="99" to="100">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="100" to="101">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="101" to="102">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="102" to="103">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="103" to="104">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="104" to="105">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="105" to="106">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="106" to="107">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="107" to="108">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="108" to="109">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="109" to="110">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="110" to="111">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="111" to="112">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="112" to="113">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="113" to="114">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="114" to="115">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="115" to="116">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="116" to="117">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="117" to="118">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="118" to="119">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="119" to="120">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="120" to="121">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="121" to="122">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="122" to="123">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="123" to="124">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="124" to="125">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="125" to="126">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="126" to="127">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="127" to="128">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="128" to="129">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="129" to="130">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="130" to="131">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="131" to="132">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="132" to="133">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="133" to="134">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="134" to="135">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="135" to="136">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="136" to="137">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="137" to="138">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="138" to="139">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="139" to="140">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="140" to="141">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="141" to="142">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="142" to="143">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="143" to="144">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="144" to="145">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="145" to="146">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="146" to="147">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="147" to="160">
<condition id="705">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="147" to="148">
<condition id="718">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="148" to="149">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="149" to="150">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="150" to="151">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="151" to="152">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="152" to="153">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="153" to="154">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="154" to="155">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="155" to="156">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="156" to="157">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="157" to="158">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="158" to="159">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="159" to="95">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="160" to="161">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="161" to="162">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="162" to="163">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="163" to="164">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="164" to="165">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="165" to="166">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="166" to="167">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="167" to="168">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="168" to="46">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="169" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %k_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %k) nounwind

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %s) nounwind

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %iy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iy) nounwind

]]></Node>
<StgValue><ssdm name="iy_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %ix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ix) nounwind

]]></Node>
<StgValue><ssdm name="ix_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %id_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %id) nounwind

]]></Node>
<StgValue><ssdm name="id_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %oy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %oy) nounwind

]]></Node>
<StgValue><ssdm name="oy_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %ox_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ox) nounwind

]]></Node>
<StgValue><ssdm name="ox_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %od_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %od) nounwind

]]></Node>
<StgValue><ssdm name="od_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %output_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_offset) nounwind

]]></Node>
<StgValue><ssdm name="output_offset_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset) nounwind

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:45  %cast1 = zext i32 %oy_read to i64

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
:46  %cast2 = zext i32 %ox_read to i64

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="185" st_id="2" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="186" st_id="3" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="187" st_id="4" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="189" st_id="6" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %bound1 = mul i64 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="96" op_0_bw="32">
<![CDATA[
:48  %cast3 = zext i32 %od_read to i96

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="96" op_0_bw="64">
<![CDATA[
:49  %cast4 = zext i64 %bound1 to i96

]]></Node>
<StgValue><ssdm name="cast4"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="19" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="18" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="195" st_id="10" stage="17" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="16" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="15" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="14" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="13" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="200" st_id="15" stage="12" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="11" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="202" st_id="17" stage="10" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="203" st_id="18" stage="9" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="204" st_id="19" stage="8" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="205" st_id="20" stage="7" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="206" st_id="21" stage="6" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="207" st_id="22" stage="5" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="208" st_id="23" stage="4" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="209" st_id="24" stage="3" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="210" st_id="25" stage="2" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="211" st_id="26" stage="1" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:50  %bound2 = mul i96 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="32">
<![CDATA[
:51  %cast5 = zext i32 %b_read to i128

]]></Node>
<StgValue><ssdm name="cast5"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="96">
<![CDATA[
:52  %cast6 = zext i96 %bound2 to i128

]]></Node>
<StgValue><ssdm name="cast6"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="19" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="215" st_id="28" stage="18" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="216" st_id="29" stage="17" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="217" st_id="30" stage="16" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="218" st_id="31" stage="15" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="219" st_id="32" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="14" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="222" st_id="33" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="13" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="225" st_id="34" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="12" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="228" st_id="35" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="11" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="231" st_id="36" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="232" st_id="36" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="10" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="234" st_id="37" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="235" st_id="37" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="9" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="237" st_id="38" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp = mul i32 %od_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="38" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp6 = mul i32 %id_read, %k_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="239" st_id="38" stage="8" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="240" st_id="39" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="241" st_id="39" stage="7" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="242" st_id="40" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="6" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="244" st_id="41" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="245" st_id="41" stage="5" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="246" st_id="42" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="247" st_id="42" stage="4" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="248" st_id="43" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="3" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="250" st_id="44" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="251" st_id="44" stage="2" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>

<operation id="252" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %p_mid = icmp sgt i32 %k_read, 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %mem) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset) nounwind, !map !18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_offset) nounwind, !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %od) nounwind, !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ox) nounwind, !map !36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %oy) nounwind, !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %id) nounwind, !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ix) nounwind, !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iy) nounwind, !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %s) nounwind, !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @conv_layer_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32 %od, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %ox, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %oy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32 %id, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ix, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32 %iy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %s, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %k, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %output_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="45" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %num_weights = mul i32 %tmp6, %tmp

]]></Node>
<StgValue><ssdm name="num_weights"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="30">
<![CDATA[
:41  %tmp_7 = zext i30 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="30">
<![CDATA[
:43  %tmp_8 = zext i30 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="282" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp3 = add i32 %tmp_7, %od_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="1" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %bound3 = mul i128 %cast6, %cast5

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %smax16_mid = select i1 %p_mid, i32 %k_read, i32 0

]]></Node>
<StgValue><ssdm name="smax16_mid"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_10_mid = icmp sgt i32 %ox_read, 0

]]></Node>
<StgValue><ssdm name="tmp_10_mid"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %exitcond_flatten72_m = icmp eq i64 %bound1, 0

]]></Node>
<StgValue><ssdm name="exitcond_flatten72_m"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="96" op_0_bw="32">
<![CDATA[
:58  %cast7 = zext i32 %id_read to i96

]]></Node>
<StgValue><ssdm name="cast7"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:59  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="289" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten1 = phi i128 [ 0, %0 ], [ %indvar_flatten_next3, %4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:1  %b_s = phi i31 [ 0, %0 ], [ %tmp_5_mid2_v, %4 ]

]]></Node>
<StgValue><ssdm name="b_s"/></StgValue>
</operation>

<operation id="291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="31">
<![CDATA[
.preheader:13  %b_cast_mid1 = zext i31 %b_s to i32

]]></Node>
<StgValue><ssdm name="b_cast_mid1"/></StgValue>
</operation>

<operation id="292" st_id="46" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="293" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader:25  %exitcond_flatten3 = icmp eq i128 %indvar_flatten1, %bound3

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="294" st_id="46" stage="3" lat="3">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader:26  %indvar_flatten_next3 = add i128 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="295" st_id="47" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="2" lat="3">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader:26  %indvar_flatten_next3 = add i128 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="297" st_id="48" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="3">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader:26  %indvar_flatten_next3 = add i128 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="299" st_id="49" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="300" st_id="50" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="301" st_id="51" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="302" st_id="52" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_6 = mul i32 %od_read, %b_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="303" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:3  %o_d = phi i31 [ 0, %0 ], [ %o_d_mid2, %4 ]

]]></Node>
<StgValue><ssdm name="o_d"/></StgValue>
</operation>

<operation id="304" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="31">
<![CDATA[
.preheader:15  %o_d_cast_mid1 = zext i31 %o_d to i32

]]></Node>
<StgValue><ssdm name="o_d_cast_mid1"/></StgValue>
</operation>

<operation id="305" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18  %tmp1 = add i32 %tmp_6, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="306" st_id="54" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="307" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:8  %o_y = phi i31 [ 0, %0 ], [ %o_y_mid2, %4 ]

]]></Node>
<StgValue><ssdm name="o_y"/></StgValue>
</operation>

<operation id="308" st_id="55" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="309" st_id="55" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="310" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
.preheader:20  %o_y_cast_mid1 = zext i31 %o_y to i32

]]></Node>
<StgValue><ssdm name="o_y_cast_mid1"/></StgValue>
</operation>

<operation id="311" st_id="55" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="312" st_id="56" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="313" st_id="56" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="314" st_id="56" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="315" st_id="57" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="316" st_id="57" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="317" st_id="57" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="318" st_id="58" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="319" st_id="58" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="320" st_id="58" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="321" st_id="59" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="322" st_id="59" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="323" st_id="59" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="324" st_id="60" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="325" st_id="60" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  %tmp2 = mul i32 %oy_read, %tmp1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="326" st_id="60" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="327" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten2 = phi i96 [ 0, %0 ], [ %indvar_flatten_next2, %4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="328" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:4  %indvar_flatten3 = phi i64 [ 0, %0 ], [ %indvar_flatten_next1, %4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="329" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:5  %indvars_iv = phi i32 [ 0, %0 ], [ %indvars_iv17_mid2, %4 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="330" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:6  %indvars_iv1 = phi i32 [ 0, %0 ], [ %indvars_iv14_mid2, %4 ]

]]></Node>
<StgValue><ssdm name="indvars_iv1"/></StgValue>
</operation>

<operation id="331" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:7  %indvars_iv2 = phi i32 [ %k_read, %0 ], [ %indvars_iv12_mid2, %4 ]

]]></Node>
<StgValue><ssdm name="indvars_iv2"/></StgValue>
</operation>

<operation id="332" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:9  %indvars_iv3 = phi i32 [ 0, %0 ], [ %indvars_iv_next5, %4 ]

]]></Node>
<StgValue><ssdm name="indvars_iv3"/></StgValue>
</operation>

<operation id="333" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:10  %indvars_iv4 = phi i32 [ 0, %0 ], [ %indvars_iv_next4, %4 ]

]]></Node>
<StgValue><ssdm name="indvars_iv4"/></StgValue>
</operation>

<operation id="334" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:11  %indvars_iv5 = phi i32 [ %k_read, %0 ], [ %indvars_iv_next3, %4 ]

]]></Node>
<StgValue><ssdm name="indvars_iv5"/></StgValue>
</operation>

<operation id="335" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:12  %o_x = phi i31 [ 0, %0 ], [ %o_x_1, %4 ]

]]></Node>
<StgValue><ssdm name="o_x"/></StgValue>
</operation>

<operation id="336" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:16  %tmp8 = add i32 %o_d_cast_mid1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="337" st_id="61" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  %tmp_s = mul i32 %id_read, %o_d_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="338" st_id="61" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %i_y = mul nsw i32 %s_read, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>

<operation id="339" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %tmp7 = add i32 %tmp2, %o_y_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="340" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="31">
<![CDATA[
.preheader:23  %o_x_cast = zext i31 %o_x to i32

]]></Node>
<StgValue><ssdm name="o_x_cast"/></StgValue>
</operation>

<operation id="341" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_1 = icmp slt i32 %o_x_cast, %ox_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="342" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:27  br i1 %exitcond_flatten3, label %5, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader2.preheader:0  %b_s_4 = add i31 %b_s, 1

]]></Node>
<StgValue><ssdm name="b_s_4"/></StgValue>
</operation>

<operation id="344" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:2  %exitcond_flatten = icmp eq i96 %indvar_flatten2, %bound2

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="345" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:21  %exitcond_flatten1 = icmp eq i64 %indvar_flatten3, %bound1

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="346" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="347" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="31">
<![CDATA[
.preheader2.preheader:1  %b_cast = zext i31 %b_s_4 to i32

]]></Node>
<StgValue><ssdm name="b_cast"/></StgValue>
</operation>

<operation id="348" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:3  %o_d_mid = select i1 %exitcond_flatten, i31 0, i31 %o_d

]]></Node>
<StgValue><ssdm name="o_d_mid"/></StgValue>
</operation>

<operation id="349" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:6  %tmp_5_mid2_v = select i1 %exitcond_flatten, i31 %b_s_4, i31 %b_s

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v"/></StgValue>
</operation>

<operation id="350" st_id="62" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="351" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader2.preheader:22  %exitcond_flatten72_m_1 = select i1 %exitcond_flatten, i1 %exitcond_flatten72_m, i1 %exitcond_flatten1

]]></Node>
<StgValue><ssdm name="exitcond_flatten72_m_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="352" st_id="63" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="353" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:15  %tmp_5 = icmp sgt i32 %indvars_iv2, %indvars_iv1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="354" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader2.preheader:20  %tmp_10_mid1 = select i1 %exitcond_flatten, i1 %tmp_10_mid, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_10_mid1"/></StgValue>
</operation>

<operation id="355" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader2.preheader:23  %o_d_1 = add i31 %o_d_mid, 1

]]></Node>
<StgValue><ssdm name="o_d_1"/></StgValue>
</operation>

<operation id="356" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2.preheader:25  %tmp_14 = or i1 %exitcond_flatten72_m_1, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="357" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader2.preheader:45  %tmp_10_mid2 = select i1 %exitcond_flatten72_m_1, i1 %tmp_10_mid, i1 %tmp_10_mid1

]]></Node>
<StgValue><ssdm name="tmp_10_mid2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="358" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:4  %indvars_iv12_mid = select i1 %exitcond_flatten, i32 %k_read, i32 %indvars_iv2

]]></Node>
<StgValue><ssdm name="indvars_iv12_mid"/></StgValue>
</operation>

<operation id="359" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="31">
<![CDATA[
.preheader2.preheader:7  %tmp_5_mid2_v_cast = zext i31 %tmp_5_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v_cast"/></StgValue>
</operation>

<operation id="360" st_id="64" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="361" st_id="64" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="362" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:16  %smax = select i1 %tmp_5, i32 %indvars_iv2, i32 %indvars_iv1

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="363" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:17  %tmp_13 = add i32 %smax, %indvars_iv

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="364" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="31">
<![CDATA[
.preheader2.preheader:24  %o_d_cast = zext i31 %o_d_1 to i32

]]></Node>
<StgValue><ssdm name="o_d_cast"/></StgValue>
</operation>

<operation id="365" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:27  %indvars_iv14_mid = select i1 %tmp_14, i32 0, i32 %indvars_iv1

]]></Node>
<StgValue><ssdm name="indvars_iv14_mid"/></StgValue>
</operation>

<operation id="366" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:28  %indvars_iv12_mid1 = select i1 %exitcond_flatten72_m_1, i32 %k_read, i32 %indvars_iv12_mid

]]></Node>
<StgValue><ssdm name="indvars_iv12_mid1"/></StgValue>
</operation>

<operation id="367" st_id="64" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="368" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:46  %o_d_mid2 = select i1 %exitcond_flatten72_m_1, i31 %o_d_1, i31 %o_d_mid

]]></Node>
<StgValue><ssdm name="o_d_mid2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="369" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:5  %indvars_iv19_mid = select i1 %exitcond_flatten, i32 %k_read, i32 %indvars_iv5

]]></Node>
<StgValue><ssdm name="indvars_iv19_mid"/></StgValue>
</operation>

<operation id="370" st_id="65" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="371" st_id="65" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="372" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:18  %p_mid1 = select i1 %exitcond_flatten, i32 %smax16_mid, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="373" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:26  %indvars_iv17_mid = select i1 %tmp_14, i32 0, i32 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv17_mid"/></StgValue>
</operation>

<operation id="374" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:32  %indvars_iv19_mid1 = select i1 %exitcond_flatten72_m_1, i32 %k_read, i32 %indvars_iv19_mid

]]></Node>
<StgValue><ssdm name="indvars_iv19_mid1"/></StgValue>
</operation>

<operation id="375" st_id="65" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="376" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:41  %p_mid2 = select i1 %exitcond_flatten72_m_1, i32 %smax16_mid, i32 %p_mid1

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="377" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:48  %indvars_iv_next = add i32 %s_read, %indvars_iv12_mid1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="378" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:49  %indvars_iv_next1 = add i32 %s_read, %indvars_iv14_mid

]]></Node>
<StgValue><ssdm name="indvars_iv_next1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="379" st_id="66" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="380" st_id="66" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="381" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:31  %indvars_iv21_mid = select i1 %tmp_14, i32 0, i32 %indvars_iv4

]]></Node>
<StgValue><ssdm name="indvars_iv21_mid"/></StgValue>
</operation>

<operation id="382" st_id="66" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="383" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:50  %indvars_iv_next2 = sub i32 %indvars_iv17_mid, %s_read

]]></Node>
<StgValue><ssdm name="indvars_iv_next2"/></StgValue>
</operation>

<operation id="384" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:53  %indvars_iv21_mid2 = select i1 %tmp_10_mid2, i32 %indvars_iv21_mid, i32 0

]]></Node>
<StgValue><ssdm name="indvars_iv21_mid2"/></StgValue>
</operation>

<operation id="385" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:54  %indvars_iv19_mid2 = select i1 %tmp_10_mid2, i32 %indvars_iv19_mid1, i32 %k_read

]]></Node>
<StgValue><ssdm name="indvars_iv19_mid2"/></StgValue>
</operation>

<operation id="386" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:55  %p_mid3 = icmp sgt i32 %indvars_iv_next, %indvars_iv_next1

]]></Node>
<StgValue><ssdm name="p_mid3"/></StgValue>
</operation>

<operation id="387" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:67  %indvars_iv14_mid2 = select i1 %tmp_10_mid2, i32 %indvars_iv14_mid, i32 %indvars_iv_next1

]]></Node>
<StgValue><ssdm name="indvars_iv14_mid2"/></StgValue>
</operation>

<operation id="388" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:68  %indvars_iv12_mid2 = select i1 %tmp_10_mid2, i32 %indvars_iv12_mid1, i32 %indvars_iv_next

]]></Node>
<StgValue><ssdm name="indvars_iv12_mid2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="389" st_id="67" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="390" st_id="67" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="391" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:30  %indvars_iv24_mid = select i1 %tmp_14, i32 0, i32 %indvars_iv3

]]></Node>
<StgValue><ssdm name="indvars_iv24_mid"/></StgValue>
</operation>

<operation id="392" st_id="67" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="393" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:52  %indvars_iv24_mid2 = select i1 %tmp_10_mid2, i32 %indvars_iv24_mid, i32 0

]]></Node>
<StgValue><ssdm name="indvars_iv24_mid2"/></StgValue>
</operation>

<operation id="394" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:56  %smax16_mid1 = select i1 %p_mid3, i32 %indvars_iv_next, i32 %indvars_iv_next1

]]></Node>
<StgValue><ssdm name="smax16_mid1"/></StgValue>
</operation>

<operation id="395" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:57  %p_mid4 = add i32 %indvars_iv_next2, %smax16_mid1

]]></Node>
<StgValue><ssdm name="p_mid4"/></StgValue>
</operation>

<operation id="396" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:66  %indvars_iv17_mid2 = select i1 %tmp_10_mid2, i32 %indvars_iv17_mid, i32 %indvars_iv_next2

]]></Node>
<StgValue><ssdm name="indvars_iv17_mid2"/></StgValue>
</operation>

<operation id="397" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:70  %tmp_20 = icmp sgt i32 %indvars_iv19_mid2, %indvars_iv21_mid2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="398" st_id="68" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="399" st_id="68" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:9  %tmp_6_mid1 = mul i32 %od_read, %b_cast

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="400" st_id="68" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="401" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:58  %p_mid5 = select i1 %tmp_10_mid2, i32 %p_mid2, i32 %p_mid4

]]></Node>
<StgValue><ssdm name="p_mid5"/></StgValue>
</operation>

<operation id="402" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:71  %smax1 = select i1 %tmp_20, i32 %indvars_iv19_mid2, i32 %indvars_iv21_mid2

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>

<operation id="403" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:72  %tmp_25 = add i32 %indvars_iv24_mid2, %smax1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="404" st_id="69" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="405" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:10  %tmp_6_mid2 = select i1 %exitcond_flatten, i32 %tmp_6_mid1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_mid2"/></StgValue>
</operation>

<operation id="406" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:33  %tmp14_mid1 = add i32 %tmp_7, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp14_mid1"/></StgValue>
</operation>

<operation id="407" st_id="69" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="408" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:38  %tmp1_mid1 = add i32 %o_d_cast, %tmp_6_mid2

]]></Node>
<StgValue><ssdm name="tmp1_mid1"/></StgValue>
</operation>

<operation id="409" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
.preheader2.preheader:78  %cast = zext i32 %p_mid5 to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="410" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
.preheader2.preheader:79  %cast8 = zext i32 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="cast8"/></StgValue>
</operation>

<operation id="411" st_id="69" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="412" st_id="70" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_5_mid2 = mul i32 %id_read, %tmp_5_mid2_v_cast

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="413" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:11  %tmp_9_mid2155_v = select i1 %exitcond_flatten, i32 %tmp_7, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp_9_mid2155_v"/></StgValue>
</operation>

<operation id="414" st_id="70" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="415" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:34  %tmp_9_mid2_v = select i1 %exitcond_flatten72_m_1, i32 %tmp14_mid1, i32 %tmp_9_mid2155_v

]]></Node>
<StgValue><ssdm name="tmp_9_mid2_v"/></StgValue>
</operation>

<operation id="416" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:35  %tmp_9_mid2 = add i32 %tmp_9_mid2_v, %num_weights

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="417" st_id="70" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  %tmp_mid1 = mul i32 %id_read, %o_d_cast

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="418" st_id="70" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="419" st_id="70" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="420" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:12  %tmp_mid = select i1 %exitcond_flatten, i32 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_mid"/></StgValue>
</operation>

<operation id="421" st_id="71" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="422" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:37  %tmp_mid2 = select i1 %exitcond_flatten72_m_1, i32 %tmp_mid1, i32 %tmp_mid

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="423" st_id="71" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="424" st_id="71" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="425" st_id="72" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="426" st_id="72" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="427" st_id="72" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="428" st_id="73" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="429" st_id="73" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="430" st_id="73" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="431" st_id="74" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="432" st_id="74" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="433" st_id="74" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="434" st_id="75" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:29  %o_y_mid = select i1 %tmp_14, i31 0, i31 %o_y

]]></Node>
<StgValue><ssdm name="o_y_mid"/></StgValue>
</operation>

<operation id="436" st_id="75" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:80  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="438" st_id="76" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:13  %tmp2_mid = mul i32 %oy_read, %tmp_6_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid"/></StgValue>
</operation>

<operation id="439" st_id="76" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  %tmp2_mid1 = mul i32 %oy_read, %tmp1_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="440" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader2.preheader:47  %o_y_1 = add i31 %o_y_mid, 1

]]></Node>
<StgValue><ssdm name="o_y_1"/></StgValue>
</operation>

<operation id="441" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="96" op_0_bw="64">
<![CDATA[
.preheader2.preheader:81  %cast9 = zext i64 %bound to i96

]]></Node>
<StgValue><ssdm name="cast9"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="19" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="443" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:14  %tmp2_mid3 = select i1 %exitcond_flatten, i32 %tmp2_mid, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_mid3"/></StgValue>
</operation>

<operation id="444" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond_flatten72_m_1" val="0"/>
<literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:19  %tmp12_mid2187_v = select i1 %exitcond_flatten, i32 %tmp2_mid, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp12_mid2187_v"/></StgValue>
</operation>

<operation id="445" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:40  %tmp2_mid2 = select i1 %exitcond_flatten72_m_1, i32 %tmp2_mid1, i32 %tmp2_mid3

]]></Node>
<StgValue><ssdm name="tmp2_mid2"/></StgValue>
</operation>

<operation id="446" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:43  %tmp12_mid2117_v = select i1 %exitcond_flatten72_m_1, i32 %tmp2_mid1, i32 %tmp12_mid2187_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2117_v"/></StgValue>
</operation>

<operation id="447" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="31">
<![CDATA[
.preheader2.preheader:51  %o_y_cast = zext i31 %o_y_1 to i32

]]></Node>
<StgValue><ssdm name="o_y_cast"/></StgValue>
</operation>

<operation id="448" st_id="77" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="449" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:61  %tmp7_mid1 = add i32 %o_y_cast, %tmp2_mid2

]]></Node>
<StgValue><ssdm name="tmp7_mid1"/></StgValue>
</operation>

<operation id="450" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:69  %o_y_mid2 = select i1 %tmp_10_mid2, i31 %o_y_mid, i31 %o_y_1

]]></Node>
<StgValue><ssdm name="o_y_mid2"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="18" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="452" st_id="78" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="453" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:62  %tmp12_mid2_v = select i1 %tmp_10_mid2, i32 %tmp12_mid2117_v, i32 %tmp7_mid1

]]></Node>
<StgValue><ssdm name="tmp12_mid2_v"/></StgValue>
</operation>

<operation id="454" st_id="78" stage="17" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="455" st_id="79" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="456" st_id="79" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="457" st_id="79" stage="16" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="458" st_id="80" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="459" st_id="80" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="460" st_id="80" stage="15" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="461" st_id="81" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="462" st_id="81" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="463" st_id="81" stage="14" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="464" st_id="82" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="465" st_id="82" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="466" st_id="82" stage="13" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="467" st_id="83" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="tmp_10_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:59  %i_y_mid1 = mul nsw i32 %s_read, %o_y_cast

]]></Node>
<StgValue><ssdm name="i_y_mid1"/></StgValue>
</operation>

<operation id="468" st_id="83" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="469" st_id="83" stage="12" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="470" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:42  %i_y_mid = select i1 %tmp_14, i32 0, i32 %i_y

]]></Node>
<StgValue><ssdm name="i_y_mid"/></StgValue>
</operation>

<operation id="471" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:60  %i_y_mid2 = select i1 %tmp_10_mid2, i32 %i_y_mid, i32 %i_y_mid1

]]></Node>
<StgValue><ssdm name="i_y_mid2"/></StgValue>
</operation>

<operation id="472" st_id="84" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="473" st_id="84" stage="11" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="474" st_id="85" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:63  %tmp12_mid2 = mul i32 %ox_read, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="475" st_id="85" stage="10" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="476" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:44  %o_x_cast_mid = select i1 %tmp_14, i31 0, i31 %o_x

]]></Node>
<StgValue><ssdm name="o_x_cast_mid"/></StgValue>
</operation>

<operation id="477" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader2.preheader:64  %o_x_cast_mid2 = select i1 %tmp_10_mid2, i31 %o_x_cast_mid, i31 0

]]></Node>
<StgValue><ssdm name="o_x_cast_mid2"/></StgValue>
</operation>

<operation id="478" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:73  %mem_addr = getelementptr inbounds float* %mem, i32 %tmp_9_mid2

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="479" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="480" st_id="86" stage="9" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="481" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="31">
<![CDATA[
.preheader2.preheader:65  %o_x_cast_mid2_cast = zext i31 %o_x_cast_mid2 to i32

]]></Node>
<StgValue><ssdm name="o_x_cast_mid2_cast"/></StgValue>
</operation>

<operation id="482" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="483" st_id="87" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="484" st_id="87" stage="8" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="485" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="486" st_id="88" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="487" st_id="88" stage="7" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="488" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="489" st_id="89" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="490" st_id="89" stage="6" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="491" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="492" st_id="90" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="493" st_id="90" stage="5" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="494" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="495" st_id="91" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="496" st_id="91" stage="4" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="497" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2.preheader:74  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="output_element_req"/></StgValue>
</operation>

<operation id="498" st_id="92" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="499" st_id="92" stage="3" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="500" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:75  %output_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr) nounwind

]]></Node>
<StgValue><ssdm name="output_element"/></StgValue>
</operation>

<operation id="501" st_id="93" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:76  %i_x = mul nsw i32 %s_read, %o_x_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="502" st_id="93" stage="2" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="503" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:77  %tmp_4 = add nsw i32 %k_read, %i_x

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="504" st_id="94" stage="1" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader2.preheader:82  %bound4 = mul i96 %cast9, %cast7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="505" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:83  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="506" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten4 = phi i96 [ 0, %.preheader2.preheader ], [ %indvar_flatten_next4, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="507" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:1  %i_d = phi i31 [ 0, %.preheader2.preheader ], [ %i_d_mid2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_d"/></StgValue>
</operation>

<operation id="508" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i64 [ 0, %.preheader2.preheader ], [ %indvar_flatten_next, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="509" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="31">
<![CDATA[
:8  %i_d_cast_mid1 = zext i31 %i_d to i32

]]></Node>
<StgValue><ssdm name="i_d_cast_mid1"/></StgValue>
</operation>

<operation id="510" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp4 = add i32 %i_d_cast_mid1, %tmp_5_mid2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="511" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
:13  %exitcond_flatten4 = icmp eq i96 %indvar_flatten4, %bound4

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="512" st_id="95" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:14  %indvar_flatten_next4 = add i96 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="513" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset31:0  %i_d_s = add i31 1, %i_d

]]></Node>
<StgValue><ssdm name="i_d_s"/></StgValue>
</operation>

<operation id="514" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset31:2  %exitcond_flatten2 = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="515" st_id="95" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %indvar_flatten_op = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="516" st_id="96" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="517" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp9 = add i32 %i_d_cast_mid1, %tmp_mid2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="518" st_id="96" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:14  %indvar_flatten_next4 = add i96 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="519" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="31">
<![CDATA[
.reset31:1  %i_d_cast = zext i31 %i_d_s to i32

]]></Node>
<StgValue><ssdm name="i_d_cast"/></StgValue>
</operation>

<operation id="520" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:7  %tmp4_mid1 = add i32 %i_d_cast, %tmp_5_mid2

]]></Node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="521" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:10  %tmp9_mid1 = add i32 %i_d_cast, %tmp_mid2

]]></Node>
<StgValue><ssdm name="tmp9_mid1"/></StgValue>
</operation>

<operation id="522" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.reset31:20  %i_d_mid2 = select i1 %exitcond_flatten2, i31 %i_d_s, i31 %i_d

]]></Node>
<StgValue><ssdm name="i_d_mid2"/></StgValue>
</operation>

<operation id="523" st_id="96" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %indvar_flatten_op = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="524" st_id="97" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="525" st_id="97" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="526" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %indvar_flatten_next = select i1 %exitcond_flatten2, i64 1, i64 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="527" st_id="98" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="528" st_id="98" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="529" st_id="98" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="530" st_id="99" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="531" st_id="99" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="532" st_id="99" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="533" st_id="99" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="534" st_id="100" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="535" st_id="100" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="536" st_id="100" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="537" st_id="100" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="538" st_id="101" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="539" st_id="101" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="540" st_id="101" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="541" st_id="101" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="542" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %i_y1 = phi i32 [ %i_y_mid2, %.preheader2.preheader ], [ %i_y1_mid2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_y1"/></StgValue>
</operation>

<operation id="543" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %i_x1 = phi i32 [ %i_x, %.preheader2.preheader ], [ %i_x_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_x1"/></StgValue>
</operation>

<operation id="544" st_id="102" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp5 = mul i32 %tmp4, %iy_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="545" st_id="102" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="546" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:3  %i_y1_mid = select i1 %exitcond_flatten2, i32 %i_y_mid2, i32 %i_y1

]]></Node>
<StgValue><ssdm name="i_y1_mid"/></StgValue>
</operation>

<operation id="547" st_id="102" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="548" st_id="102" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>

<operation id="549" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:18  %tmp_26 = icmp slt i32 %i_x1, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="550" st_id="103" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="551" st_id="103" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:8  %tmp5_mid1 = mul i32 %iy_read, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="552" st_id="103" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>

<operation id="553" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset31:19  %tmp_15_mid = select i1 %exitcond_flatten2, i1 %p_mid, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_15_mid"/></StgValue>
</operation>

<operation id="554" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:21  %i_y_1 = add nsw i32 1, %i_y1_mid

]]></Node>
<StgValue><ssdm name="i_y_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="555" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %iiy = phi i32 [ 0, %.preheader2.preheader ], [ %iiy_mid2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="iiy"/></StgValue>
</operation>

<operation id="556" st_id="104" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = mul i32 %tmp9, %k_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="557" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:4  %iiy_mid = select i1 %exitcond_flatten2, i32 0, i32 %iiy

]]></Node>
<StgValue><ssdm name="iiy_mid"/></StgValue>
</operation>

<operation id="558" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:5  %i_x1_mid = select i1 %exitcond_flatten2, i32 %i_x, i32 %i_x1

]]></Node>
<StgValue><ssdm name="i_x1_mid"/></StgValue>
</operation>

<operation id="559" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:9  %tmp5_mid2 = select i1 %exitcond_flatten2, i32 %tmp5_mid1, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp5_mid2"/></StgValue>
</operation>

<operation id="560" st_id="104" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>

<operation id="561" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten2" val="1"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:13  %tmp3_mid = add i32 %i_y_mid2, %tmp5_mid1

]]></Node>
<StgValue><ssdm name="tmp3_mid"/></StgValue>
</operation>

<operation id="562" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:14  %tmp12 = add i32 %tmp5, %i_y1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="563" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:23  %i_x1_mid2 = select i1 %tmp_15_mid, i32 %i_x1_mid, i32 %i_x

]]></Node>
<StgValue><ssdm name="i_x1_mid2"/></StgValue>
</operation>

<operation id="564" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:25  %tmp3_mid1 = add i32 %i_y_1, %tmp5_mid2

]]></Node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="565" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:31  %i_y1_mid2 = select i1 %tmp_15_mid, i32 %i_y1_mid, i32 %i_y_1

]]></Node>
<StgValue><ssdm name="i_y1_mid2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="566" st_id="105" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:11  %tmp10_mid1 = mul i32 %k_read, %tmp9_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>

<operation id="567" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:15  %tmp6_mid241_v = select i1 %exitcond_flatten2, i32 %tmp3_mid, i32 %tmp12

]]></Node>
<StgValue><ssdm name="tmp6_mid241_v"/></StgValue>
</operation>

<operation id="568" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:22  %iiy_1 = add nsw i32 1, %iiy_mid

]]></Node>
<StgValue><ssdm name="iiy_1"/></StgValue>
</operation>

<operation id="569" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:26  %tmp6_mid2_v = select i1 %tmp_15_mid, i32 %tmp6_mid241_v, i32 %tmp3_mid1

]]></Node>
<StgValue><ssdm name="tmp6_mid2_v"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="570" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:12  %tmp10_mid2 = select i1 %exitcond_flatten2, i32 %tmp10_mid1, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp10_mid2"/></StgValue>
</operation>

<operation id="571" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:16  %tmp13 = add i32 %tmp10, %iiy

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="572" st_id="106" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>

<operation id="573" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:28  %tmp8_mid1 = add i32 %iiy_1, %tmp10_mid2

]]></Node>
<StgValue><ssdm name="tmp8_mid1"/></StgValue>
</operation>

<operation id="574" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:32  %iiy_mid2 = select i1 %tmp_15_mid, i32 %iiy_mid, i32 %iiy_1

]]></Node>
<StgValue><ssdm name="iiy_mid2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="575" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:17  %tmp11_mid245_v = select i1 %exitcond_flatten2, i32 %tmp10_mid1, i32 %tmp13

]]></Node>
<StgValue><ssdm name="tmp11_mid245_v"/></StgValue>
</operation>

<operation id="576" st_id="107" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>

<operation id="577" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:29  %tmp11_mid2_v = select i1 %tmp_15_mid, i32 %tmp11_mid245_v, i32 %tmp8_mid1

]]></Node>
<StgValue><ssdm name="tmp11_mid2_v"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="578" st_id="108" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="579" st_id="109" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="580" st_id="110" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="581" st_id="111" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="582" st_id="112" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:27  %tmp6_mid2 = mul i32 %ix_read, %tmp6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp6_mid2"/></StgValue>
</operation>

<operation id="583" st_id="112" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="584" st_id="113" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>

<operation id="585" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:35  %tmp14 = add i32 %tmp6_mid2, %i_x1_mid2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="586" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %i_x_1 = add nsw i32 %i_x1_mid2, 1

]]></Node>
<StgValue><ssdm name="i_x_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="587" st_id="114" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>

<operation id="588" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:36  %tmp15 = add i32 %tmp14, %num_weights

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="589" st_id="115" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>

<operation id="590" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:37  %tmp_11 = add i32 %tmp15, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="591" st_id="116" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>

<operation id="592" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:38  %mem_addr_2 = getelementptr inbounds float* %mem, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mem_addr_2"/></StgValue>
</operation>

<operation id="593" st_id="116" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="594" st_id="117" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>

<operation id="595" st_id="117" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="596" st_id="118" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:30  %tmp11_mid2 = mul i32 %k_read, %tmp11_mid2_v

]]></Node>
<StgValue><ssdm name="tmp11_mid2"/></StgValue>
</operation>

<operation id="597" st_id="118" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="598" st_id="119" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="599" st_id="120" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="600" st_id="121" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="601" st_id="122" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:39  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="input_element_req"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="602" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:40  %input_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_2) nounwind

]]></Node>
<StgValue><ssdm name="input_element"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="603" st_id="124" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:47  %tmp_16 = fcmp oeq float %input_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="604" st_id="125" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:47  %tmp_16 = fcmp oeq float %input_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="605" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %iix = phi i32 [ 0, %.preheader2.preheader ], [ %iix_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="iix"/></StgValue>
</operation>

<operation id="606" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_15_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:6  %iix_mid = select i1 %exitcond_flatten2, i32 0, i32 %iix

]]></Node>
<StgValue><ssdm name="iix_mid"/></StgValue>
</operation>

<operation id="607" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset31:24  %iix_mid2 = select i1 %tmp_15_mid, i32 %iix_mid, i32 0

]]></Node>
<StgValue><ssdm name="iix_mid2"/></StgValue>
</operation>

<operation id="608" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
.reset31:41  %input_element_to_int = bitcast float %input_element to i32

]]></Node>
<StgValue><ssdm name="input_element_to_int"/></StgValue>
</operation>

<operation id="609" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset31:42  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_element_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="610" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="32">
<![CDATA[
.reset31:43  %tmp_27 = trunc i32 %input_element_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="611" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset31:44  %notlhs = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="612" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset31:45  %notrhs = icmp eq i23 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="613" st_id="126" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:47  %tmp_16 = fcmp oeq float %input_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="614" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:46  %tmp_15 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="615" st_id="127" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset31:47  %tmp_16 = fcmp oeq float %input_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="616" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:48  %tmp_17 = and i1 %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="617" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp20 = add i32 %tmp_7, %iix_mid2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="618" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_18 = add i32 %tmp20, %tmp11_mid2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="619" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mem_addr_3 = getelementptr inbounds float* %mem, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mem_addr_3"/></StgValue>
</operation>

<operation id="620" st_id="127" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>

<operation id="621" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %iix_1 = add nsw i32 %iix_mid2, 1

]]></Node>
<StgValue><ssdm name="iix_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="622" st_id="128" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="623" st_id="129" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="624" st_id="130" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="625" st_id="131" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="626" st_id="132" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="627" st_id="133" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="weight_element_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="628" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %weight_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_3) nounwind

]]></Node>
<StgValue><ssdm name="weight_element"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="629" st_id="135" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_22 = fcmp oeq float %weight_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="630" st_id="136" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_22 = fcmp oeq float %weight_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="631" st_id="137" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_22 = fcmp oeq float %weight_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="632" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
:5  %weight_element_to_in = bitcast float %weight_element to i32

]]></Node>
<StgValue><ssdm name="weight_element_to_in"/></StgValue>
</operation>

<operation id="633" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %weight_element_to_in, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="634" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp_28 = trunc i32 %weight_element_to_in to i23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="635" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs1 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="636" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs1 = icmp eq i23 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="637" st_id="138" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_22 = fcmp oeq float %weight_element, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="638" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_21 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="639" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="640" st_id="139" stage="8" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="641" st_id="140" stage="7" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="642" st_id="141" stage="6" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="643" st_id="142" stage="5" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="644" st_id="143" stage="4" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="645" st_id="144" stage="3" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="646" st_id="145" stage="2" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="647" st_id="146" stage="1" lat="8">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %input_element, %weight_element

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="648" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %output_element_2 = phi float [ %output_element, %.preheader2.preheader ], [ %output_element_4, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="output_element_2"/></StgValue>
</operation>

<operation id="649" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %exitcond_flatten4, label %4, label %.reset31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="147" stage="13" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="651" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset31:33  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="652" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset31:34  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset31:49  br i1 %tmp_17, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_23, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="148" stage="12" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="656" st_id="149" stage="11" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="657" st_id="150" stage="10" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="658" st_id="151" stage="9" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="659" st_id="152" stage="8" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="660" st_id="153" stage="7" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="661" st_id="154" stage="6" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="662" st_id="155" stage="5" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="663" st_id="156" stage="4" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="664" st_id="157" stage="3" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="665" st_id="158" stage="2" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="666" st_id="159" stage="1" lat="13">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %output_element_1 = fadd float %output_element_2, %tmp_24

]]></Node>
<StgValue><ssdm name="output_element_1"/></StgValue>
</operation>

<operation id="667" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %output_element_4 = phi float [ %output_element_1, %3 ], [ %output_element_2, %.reset31 ], [ %output_element_2, %2 ]

]]></Node>
<StgValue><ssdm name="output_element_4"/></StgValue>
</operation>

<operation id="669" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="670" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="671" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp11 = add i32 %o_x_cast_mid2_cast, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="672" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %o_x_op = add i31 %o_x, 1

]]></Node>
<StgValue><ssdm name="o_x_op"/></StgValue>
</operation>

<operation id="673" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %indvars_iv_next3 = add i32 %indvars_iv19_mid2, %s_read

]]></Node>
<StgValue><ssdm name="indvars_iv_next3"/></StgValue>
</operation>

<operation id="674" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %indvars_iv_next4 = add i32 %indvars_iv21_mid2, %s_read

]]></Node>
<StgValue><ssdm name="indvars_iv_next4"/></StgValue>
</operation>

<operation id="675" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %indvars_iv_next5 = sub i32 %indvars_iv24_mid2, %s_read

]]></Node>
<StgValue><ssdm name="indvars_iv_next5"/></StgValue>
</operation>

<operation id="676" st_id="160" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %indvar_flatten70_op = add i64 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70_op"/></StgValue>
</operation>

<operation id="677" st_id="160" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:14  %indvar_flatten123_op = add i96 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten123_op"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="678" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9 = add i32 %tmp12_mid2, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="679" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_10_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:7  %o_x_mid293_op = select i1 %tmp_14, i31 1, i31 %o_x_op

]]></Node>
<StgValue><ssdm name="o_x_mid293_op"/></StgValue>
</operation>

<operation id="680" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:8  %o_x_1 = select i1 %tmp_10_mid2, i31 %o_x_mid293_op, i31 1

]]></Node>
<StgValue><ssdm name="o_x_1"/></StgValue>
</operation>

<operation id="681" st_id="161" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %indvar_flatten70_op = add i64 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70_op"/></StgValue>
</operation>

<operation id="682" st_id="161" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:14  %indvar_flatten123_op = add i96 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten123_op"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="683" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mem_addr_1 = getelementptr inbounds float* %mem, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="684" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %mem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_1_req"/></StgValue>
</operation>

<operation id="685" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %indvar_flatten_next1 = select i1 %tmp_14, i64 1, i64 %indvar_flatten70_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="686" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
:15  %indvar_flatten_next2 = select i1 %exitcond_flatten, i96 1, i96 %indvar_flatten123_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="687" st_id="163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr_1, float %output_element_2, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="688" st_id="164" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="689" st_id="165" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="690" st_id="166" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="691" st_id="167" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="692" st_id="168" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>

<operation id="693" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
