Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Jul 11 16:21:43 2018
| Host         : dhcp-130-148.ucsc.edu running 64-bit Scientific Linux CERN SLC release 6.10 (Carbon)
| Command      : report_control_sets -verbose -file aurora_8_pair_top_control_sets_placed.rpt
| Design       : aurora_8_pair_top
| Device       : xc7vx485t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   423 |
| Unused register locations in slices containing registers |  1238 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3371 |          831 |
| No           | No                    | Yes                    |             217 |           84 |
| No           | Yes                   | No                     |            2709 |          763 |
| Yes          | No                    | No                     |            3459 |         1320 |
| Yes          | No                    | Yes                    |             570 |          227 |
| Yes          | Yes                   | No                     |            2124 |          641 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                      | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                    | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                1 |              1 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                    | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                       |                1 |              2 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              2 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              2 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              2 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              2 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              2 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              3 |
|  pll_mid/inst/clk_out5                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate[3]_i_1_n_0                                                                                                                                                           | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_digit3                                                                                                                                                                                | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1_n_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1_n_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[1].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1__0_n_0                                                                                                                                                    | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_digit4                                                                                                                                                                                | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1__3_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1_n_0                                                                                                                                                       | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1_n_0                                                                                                                                                       | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1__4_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[6].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1__3_n_0                                                                                                                                                    | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              4 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | ila_slim/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1__2_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[3].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1__1_n_0                                                                                                                                                    | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1_n_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1__2_n_0                                                                                                                                                    | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[3]_i_1_n_0                                                                                                                                                       | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit4                                                                                                                                                                                | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1__1_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit1[3]_i_1_n_0                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_state[3]_i_1__0_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit3                                                                                                                                                                                | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_digit2                                                                                                                                                                                | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit2                                                                                                                                                                                | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit1[3]_i_1_n_0                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/b_sync/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              4 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1_n_0                                                                                                                                                           | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__10_n_0                                                                                                                                                                         |                3 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0                                                                                                                                             | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                     | ila_slim/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                            |                1 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[0].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__0_n_0                                                                                                                                                                          |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__3_n_0                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[1].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__2_n_0                                                                                                                                                                          |                2 |              5 |
|  pll_mid/inst/clk_out2                  | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                             | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[1].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1__0_n_0                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1__4_n_0                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[2].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__0_n_0                                                                                                                                                                          |                3 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1_n_0                                                                                                                                                           | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[3].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__4_n_0                                                                                                                                                                          |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[4].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__6_n_0                                                                                                                                                                          |                3 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[6].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__8_n_0                                                                                                                                                                          |                2 |              5 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/bs_fsm/E[0]                                                                                                                                                                                          | aurora_core[5].aurora_fmc_one_lane/rx_gb/counter[7]_i_1__0_n_0                                                                                                                                                                          |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0                                                                                                                                             | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0                                                                                                                                             | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[6].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1__3_n_0                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__0_n_0                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4_n_0                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1_n_0                                                                                                                                                           | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1__2_n_0                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__1_n_0                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__2_n_0                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1__2_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  pll_mid/inst/clk_out5                  | aurora_core[3].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_1__1_n_0                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/m_delay_val_int[4]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_eye                                                                                                                                                        | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                1 |              5 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[0].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                3 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[6].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                3 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[5].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                1 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                3 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[4].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                4 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[1].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1__4_n_0                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2__4_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1__4_n_0                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                     | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[3].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                3 |              6 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[2].aurora_fmc_one_lane/b_sync/system_reset_r2                                                                                                                                                                               |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1_n_0                                                                                                                                                                      | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                     | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2__2_n_0                                                                                                                                                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1__2_n_0                                                                                                                                                  |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1_n_0                                                                                                                                                                      | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1__1_n_0                                                                                                                                                                   | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2__1_n_0                                                                                                                                                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1__1_n_0                                                                                                                                                  |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2__3_n_0                                                                                                                                                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1__3_n_0                                                                                                                                                  |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1_n_0                                                                                                                                                                      | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1__3_n_0                                                                                                                                                                   | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                     | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                  |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1__0_n_0                                                                                                                                                                   | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_2__0_n_0                                                                                                                                                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pdcount[5]_i_1__0_n_0                                                                                                                                                  |                2 |              6 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_1__2_n_0                                                                                                                                                                   | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/su_locked0                                                                                                                                                                              |                2 |              6 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                3 |              6 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | ila_slim/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                          |                2 |              7 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | ila_slim/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                          |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     | aurora_core[6].aurora_fmc_one_lane/tx_buffer[63]_i_1__3_n_0                                                                                                                                                                             |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0                                                                                                                                                                  | aurora_core[2].aurora_fmc_one_lane/tx_buffer[63]_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     | aurora_core[4].aurora_fmc_one_lane/tx_buffer[63]_i_1__2_n_0                                                                                                                                                                             |                1 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1__1_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[1].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1__0_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     | aurora_core[3].aurora_fmc_one_lane/tx_buffer[63]_i_1__1_n_0                                                                                                                                                                             |                4 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[4].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1__2_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1__3_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1__4_n_0                                                                                                                                                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/tx_buffer[63]_i_1__4_n_0                                                                                                                                                                             |                5 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     | aurora_core[1].aurora_fmc_one_lane/tx_buffer[63]_i_1__0_n_0                                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     | aurora_core[0].aurora_fmc_one_lane/tx_buffer[63]_i_1_n_0                                                                                                                                                                                |                4 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[6].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_next                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0                                                                                                                                                                  | aurora_core[5].aurora_fmc_one_lane/tx_buffer[63]_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  pll_mid/inst/clk_out2                  | aurora_core[0].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                     | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                2 |              8 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                            |                5 |              9 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                     |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg_n_0                                                                                                                                                                          | aurora_core[3].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/b_sync/sh_invalid_r                                                                                                                                                                                  | aurora_core[2].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg_n_0                                                                                                                                                                          | aurora_core[1].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                4 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg_n_0                                                                                                                                                                          | aurora_core[4].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg_n_0                                                                                                                                                                          | aurora_core[7].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/b_sync/sh_invalid_r                                                                                                                                                                                  | aurora_core[5].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg_n_0                                                                                                                                                                          | aurora_core[6].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg_n_0                                                                                                                                                                          | aurora_core[0].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                3 |             10 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                             |                2 |             10 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                | ila_slim/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |                2 |             10 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15]_0[2]                                                                                                                                                                              |                2 |             11 |
|  pll_mid/inst/clk_out5                  | aurora_core[6].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                5 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                4 |             12 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                3 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[4].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                4 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[3].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                4 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[0].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                5 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[1].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                6 |             12 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_txcount                                                                                                                                                                               | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[7].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  pll_mid/inst/clk_out2                  | vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                             | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |                3 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[6].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/ber_cnt_reg[15]                                                                                                                                                                                | aurora_core[5].aurora_fmc_one_lane/b_sync/ber_cnt_reg[15]                                                                                                                                                                               |                4 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[5].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[2].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[1].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[4].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[3].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/ber_cnt_reg[15]                                                                                                                                                                                | aurora_core[2].aurora_fmc_one_lane/b_sync/ber_cnt_reg[15]                                                                                                                                                                               |                4 |             16 |
|  pll_mid/inst/clk_out2                  | vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                     |                8 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg0                                                                                                                                                                      | aurora_core[0].aurora_fmc_one_lane/b_sync/begin_r                                                                                                                                                                                       |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  pll_mid/inst/clk_out5                  | aurora_core[4].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               12 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               12 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[3].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               13 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/neqOp                                                                                                                                                                                      | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                5 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_r                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                7 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/neqOp                                                                                                                                                                                      | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                5 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               13 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_r                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |                4 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[1].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               12 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[6].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               13 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[0].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               11 |             20 |
|  pll_mid/inst/clk_out5                  | aurora_core[7].aurora_fmc_one_lane/lcd_debug/next_count                                                                                                                                                                                 | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               12 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                9 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  pll_mid/inst/clk_out2                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  pll_mid/inst/clk_out5                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             32 |
|  pll_mid/inst/clk_out5                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                            |               23 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               21 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/rx_gb/buffer_128[65]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/rx_gb/buffer_128[33]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/rx_gb/buffer_128[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             32 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/rx_gb/buffer_128[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             33 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             33 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             49 |
|  pll_mid/inst/clk_out2                  | aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             51 |
|  pll_mid/inst/clk_out2                  | aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             51 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/E[0]                                                                                                                                                                                           | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               24 |             58 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/E[0]                                                                                                                                                                                           | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               27 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |             63 |
|  pll_mid/inst/clk_out2                  | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                             | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |               12 |             64 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               34 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[7].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[0].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               23 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               25 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               30 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               30 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               29 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[6].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               31 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[3].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               27 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[4].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               35 |             65 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               23 |             66 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/tx_gb/buffer_132[71]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             66 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/tx_gb/buffer_132[7]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |             66 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/data_valid_i                                                                                                                                                                                   | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               23 |             66 |
|  pll_mid/inst/clk_out2                  | vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                   | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |               20 |             74 |
|  pll_mid/inst/clk_out5                  |                                                                                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |               33 |             74 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             81 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             81 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             81 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             81 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |               37 |             86 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[3].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               17 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               14 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[0].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               16 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[1].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               15 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[2].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               15 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[4].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               14 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[5].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               28 |            100 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[6].aurora_fmc_one_lane/b_sync/p_0_in__0                                                                                                                                                                                     |               15 |            100 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               30 |            103 |
|  pll_mid/inst/clk_out2                  | ila_slim/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               19 |            121 |
|  pll_mid/inst/clk_out3                  | aurora_core[5].aurora_fmc_one_lane/rx_gb/descrambler_reg[0][0]                                                                                                                                                                          | aurora_core[5].aurora_fmc_one_lane/b_sync/SS[0]                                                                                                                                                                                         |               23 |            122 |
|  pll_mid/inst/clk_out3                  | aurora_core[2].aurora_fmc_one_lane/rx_gb/descrambler_reg[0][0]                                                                                                                                                                          | aurora_core[2].aurora_fmc_one_lane/b_sync/SS[0]                                                                                                                                                                                         |               21 |            122 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               87 |            298 |
|  pll_mid/inst/clk_out2                  | aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/mdataoutc_reg[0]_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               87 |            306 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |              173 |            392 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         | ila_slim/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                     |              100 |            397 |
|  pll_mid/inst/clk_out3                  | aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in_reg[5][0]                                                                                                                                                                              | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |              163 |            513 |
|  pll_mid/inst/clk_out3                  |                                                                                                                                                                                                                                         | aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0                                                                                                                                                             |              181 |            650 |
|  pll_mid/inst/clk_out2                  |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              775 |           3426 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    18 |
| 2      |                    13 |
| 3      |                    10 |
| 4      |                    73 |
| 5      |                    44 |
| 6      |                    28 |
| 7      |                     4 |
| 8      |                    29 |
| 9      |                     2 |
| 10     |                    14 |
| 11     |                     1 |
| 12     |                    10 |
| 15     |                     1 |
| 16+    |                   176 |
+--------+-----------------------+


