# Verilog HDL Practice Repository

This repository contains a collection of **basic to intermediate Verilog HDL implementations** written and tested as part of my personal learning and practice. The focus here is to build a solid understanding of digital logic design through hands-on coding.

> ğŸ’¡ All code is written in Verilog and organized into thematic folders such as behavioral modeling, memories, and sequential circuits. These implementations can be synthesized or simulated using tools like **Xilinx ISE**, **ModelSim**, or **Vivado**.

---

## ğŸ“ Folder Structure

### ğŸ”¹ Behavioral Modelling
Includes practice code that demonstrates how **procedural blocks** (`always`, `initial`) and **control structures** (`if`, `case`, etc.) work in Verilog.

- `Always_Block.v` â€“ Demonstrates combinational/sequential logic using `always` blocks.
- `Initial_Block.v` â€“ Sample code showing initialization logic and test setups.
- `Event_Control.v` â€“ Explores event-based timing controls (`posedge`, `@`, etc.).

### ğŸ”¹ Memories
Practice implementations focusing on memory initialization and basic memory modules.

- `Initializing_Arrays.v` â€“ Simple examples of using arrays in Verilog.
- `Instruction_Memory.v` â€“ An instruction memory model using Verilog arrays.

### ğŸ”¹ Sequential Circuits
Work on **clock-driven circuits** like flip-flops, counters, and state machines.

- This section is intended to contain modules like JK Flip-Flops, D Flip-Flops, FSMs, etc.
- Placeholder files exist for future examples and lab tasks.

---

## ğŸ”§ Getting Started

To test or simulate any of the modules:

1. Clone this repository
2. Open your preferred Verilog simulator (Xilinx ISE, ModelSim, etc.)
3. Add the `.v` files from any directory
4. Write a test bench (if not already included)
5. Run simulation and observe outputs or waveforms

---

## ğŸ“Œ Notes

- All modules are standalone and self-explanatory through naming.
- Comments are added wherever necessary for readability.
- This repository is a **work in progress**, and more modules will be added regularly.

---

## ğŸ¤ Contributions

While this is primarily a personal project, suggestions and improvements are welcome. Feel free to fork or open issues if needed.
