 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Oct 21 03:45:42 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     25
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                      10
    Constant outputs (LINT-52)                                      5

Cells                                                              18
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C44' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C129' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'clk_div_en' driven by pin 'U0_SYS_CTRL/clk_div_en' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'parity_error' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'framing_error' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEM_CTRL', port 'wfull' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_calc', port 'busy' is not connected to any nets. (LINT-28)
Warning: In design 'edge_bit_counter', port 'from_parity' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'strt_check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'strt_check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'ALU_EN' is connected directly to output port 'CLK_EN'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'U0_CLK_DIV_TX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_CLK_DIV_RX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Oct 21 04:00:39 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     31
    Unconnected ports (LINT-28)                                    16
    Shorted outputs (LINT-31)                                      10
    Constant outputs (LINT-52)                                      5

Cells                                                              18
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C44' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C129' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'clk_div_en' driven by pin 'U0_SYS_CTRL/clk_div_en' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SCAN_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_RST' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'test_mode' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'parity_error' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'framing_error' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEM_CTRL', port 'wfull' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_calc', port 'busy' is not connected to any nets. (LINT-28)
Warning: In design 'edge_bit_counter', port 'from_parity' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'strt_check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'strt_check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'ALU_EN' is connected directly to output port 'CLK_EN'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'U0_CLK_DIV_TX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_CLK_DIV_RX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Oct 21 04:01:35 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     31
    Unconnected ports (LINT-28)                                    16
    Shorted outputs (LINT-31)                                      10
    Constant outputs (LINT-52)                                      5

Cells                                                              18
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C44' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C129' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'clk_div_en' driven by pin 'U0_SYS_CTRL/clk_div_en' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SCAN_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_RST' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'test_mode' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'parity_error' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'framing_error' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEM_CTRL', port 'wfull' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_calc', port 'busy' is not connected to any nets. (LINT-28)
Warning: In design 'edge_bit_counter', port 'from_parity' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'strt_check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'strt_check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'sys_ctrl', output port 'ALU_EN' is connected directly to output port 'CLK_EN'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'FIFO_RD', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'FIFO_WR', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'U0_CLK_DIV_TX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_CLK_DIV_RX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_ctrl', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
