Analysis & Synthesis report for DE0_TOP
Thu Oct 20 08:08:44 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Protected by Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for LED_matrix:matrix_5x5
 14. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0
 15. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1
 16. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2
 17. Parameter Settings for User Entity Instance: divisor:time_0P02s
 18. Parameter Settings for User Entity Instance: LED_matrix:matrix_5x5
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "button_debouncer:button_debouncer_inst2"
 21. Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"
 22. Port Connectivity Checks: "button_debouncer:button_debouncer_inst0"
 23. SignalTap II Logic Analyzer Settings
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 20 08:08:44 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE0_TOP                                         ;
; Top-level Entity Name              ; DE0_TOP                                         ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 1,099                                           ;
;     Total combinational functions  ; 595                                             ;
;     Dedicated logic registers      ; 875                                             ;
; Total registers                    ; 875                                             ;
; Total pins                         ; 252                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 36,864                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; divisor.v                        ; yes             ; User Verilog HDL File        ; E:/source_code/robot_test/divisor.v                                            ;         ;
; LED_matrix.v                     ; yes             ; User Verilog HDL File        ; E:/source_code/robot_test/LED_matrix.v                                         ;         ;
; de0_top.v                        ; yes             ; Auto-Found Verilog HDL File  ; E:/source_code/robot_test/de0_top.v                                            ;         ;
; button_debouncer.v               ; yes             ; Auto-Found Verilog HDL File  ; E:/source_code/robot_test/button_debouncer.v                                   ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_uv14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/altsyncram_uv14.tdf                               ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_grc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/mux_grc.tdf                                       ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/decode_4uf.tdf                                    ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_cfi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cntr_cfi.tdf                                      ;         ;
; db/cmpr_jfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cmpr_jfc.tdf                                      ;         ;
; db/cntr_v7j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cntr_v7j.tdf                                      ;         ;
; db/cntr_3fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cntr_3fi.tdf                                      ;         ;
; db/cmpr_ifc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cmpr_ifc.tdf                                      ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cntr_p1j.tdf                                      ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/source_code/robot_test/db/cmpr_efc.tdf                                      ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,099          ;
;                                             ;                ;
; Total combinational functions               ; 595            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 262            ;
;     -- 3 input functions                    ; 141            ;
;     -- <=2 input functions                  ; 192            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 487            ;
;     -- arithmetic mode                      ; 108            ;
;                                             ;                ;
; Total registers                             ; 875            ;
;     -- Dedicated logic registers            ; 875            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 252            ;
; Total memory bits                           ; 36864          ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 516            ;
; Total fan-out                               ; 5652           ;
; Average fan-out                             ; 2.65           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                ; 595 (0)           ; 875 (0)      ; 36864       ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |LED_matrix:matrix_5x5|                                                                              ; 29 (29)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|LED_matrix:matrix_5x5                                                                                                                                                                                                                                                                                                                ; work         ;
;    |button_debouncer:button_debouncer_inst0|                                                            ; 44 (44)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst0                                                                                                                                                                                                                                                                                              ; work         ;
;    |divisor:time_0P02s|                                                                                 ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|divisor:time_0P02s                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 361 (1)           ; 702 (72)     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 360 (0)           ; 630 (0)      ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 360 (19)          ; 630 (176)    ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_uv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uv14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 86 (1)            ; 196 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 72 (0)            ; 180 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 72 (0)            ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 116 (10)          ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_cfi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cfi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 36 (36)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uv14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                     ;
+--------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LED_matrix:matrix_5x5|LED_status[24] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[23] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[22] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[21] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[20] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[19] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[18] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[17] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[16] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[15] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[14] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[13] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[12] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[11] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[10] ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[9]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[8]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[7]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[6]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[5]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[4]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[3]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[2]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[1]  ; yes                                                              ; yes                                        ;
; LED_matrix:matrix_5x5|LED_status[0]  ; yes                                                              ; yes                                        ;
+--------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 875   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 367   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 349   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 15                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|LED_matrix:matrix_5x5|LED_status[24] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |DE0_TOP|LED_matrix:matrix_5x5|LED_status     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |DE0_TOP|LED_matrix:matrix_5x5|LED_status     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |DE0_TOP|LED_matrix:matrix_5x5|LED_status     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |DE0_TOP|LED_matrix:matrix_5x5|LED_status     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for LED_matrix:matrix_5x5              ;
+---------------------------+-------+------+----------------+
; Assignment                ; Value ; From ; To             ;
+---------------------------+-------+------+----------------+
; PRESERVE_REGISTER         ; on    ; -    ; count[0]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[0]       ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[24] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[23] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[22] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[21] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[20] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[19] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[18] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[17] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[16] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; LED_status[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; LED_status[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; count[2]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[2]       ;
; PRESERVE_REGISTER         ; on    ; -    ; count[1]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[1]       ;
+---------------------------+-------+------+----------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisor:time_0P02s ;
+----------------+--------+---------------------------------------+
; Parameter Name ; Value  ; Type                                  ;
+----------------+--------+---------------------------------------+
; Threshold      ; 500000 ; Signed Integer                        ;
+----------------+--------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED_matrix:matrix_5x5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; Row            ; 5     ; Signed Integer                            ;
; Col            ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 36                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 36                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 2249                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 35666                                                                                                                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                 ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                 ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 132                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst2"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst0" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 36                  ; 36               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                         ;
+--------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------+---------+
; Name                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                    ; Details ;
+--------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------+---------+
; CLOCK_50                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                             ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[0]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[0]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[10] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[10] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[11] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[11] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[12] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[12] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[13] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[13] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[14] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[14] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[15] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[15] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[16] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[16] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[17] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[17] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[18] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[18] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[19] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[19] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[1]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[1]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[20] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[20] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[21] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[21] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[22] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[22] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[23] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[23] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[24] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[24] ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[2]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[2]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[3]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[3]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[4]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[4]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[5]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[5]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[6]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[6]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[7]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[7]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[8]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[8]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[9]  ; N/A     ;
; LED_matrix:matrix_5x5|LED_status[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_matrix:matrix_5x5|LED_status[9]  ; N/A     ;
; LED_matrix:matrix_5x5|iClk           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; divisor:time_0P02s|oClk              ; N/A     ;
; LED_matrix:matrix_5x5|iClk           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; divisor:time_0P02s|oClk              ; N/A     ;
; LED_matrix:matrix_5x5|iCol[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[5]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[5]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[6]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[6]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[7]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[7]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[8]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[8]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                ; N/A     ;
; LED_matrix:matrix_5x5|iCol[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[2]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[2]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[3]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[3]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[4]                                ; N/A     ;
; LED_matrix:matrix_5x5|iRow[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[4]                                ; N/A     ;
+--------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 20 08:08:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: LED
Info (12021): Found 1 design units, including 1 entities, in source file divisor.v
    Info (12023): Found entity 1: divisor
Info (12021): Found 1 design units, including 1 entities, in source file sw_hex_ctrl.v
    Info (12023): Found entity 1: sw_hex_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file hex_num.v
    Info (12023): Found entity 1: hex_num
Info (12021): Found 1 design units, including 1 entities, in source file hex_count.v
    Info (12023): Found entity 1: hex_count
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix.v
    Info (12023): Found entity 1: LED_matrix
Warning (10275): Verilog HDL Module Instantiation warning at de0_top.v(296): ignored dangling comma in List of Port Connections
Warning (12125): Using design file de0_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0_TOP
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "HEX0_D" at de0_top.v(133) has no driver
Warning (10034): Output port "HEX1_D" at de0_top.v(135) has no driver
Warning (10034): Output port "HEX2_D" at de0_top.v(137) has no driver
Warning (10034): Output port "HEX3_D" at de0_top.v(139) has no driver
Warning (10034): Output port "LEDG[9..1]" at de0_top.v(142) has no driver
Warning (10034): Output port "DRAM_ADDR" at de0_top.v(150) has no driver
Warning (10034): Output port "FL_ADDR" at de0_top.v(164) has no driver
Warning (10034): Output port "VGA_R" at de0_top.v(192) has no driver
Warning (10034): Output port "VGA_G" at de0_top.v(193) has no driver
Warning (10034): Output port "VGA_B" at de0_top.v(194) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at de0_top.v(197) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at de0_top.v(200) has no driver
Warning (10034): Output port "HEX0_DP" at de0_top.v(134) has no driver
Warning (10034): Output port "HEX1_DP" at de0_top.v(136) has no driver
Warning (10034): Output port "HEX2_DP" at de0_top.v(138) has no driver
Warning (10034): Output port "HEX3_DP" at de0_top.v(140) has no driver
Warning (10034): Output port "UART_TXD" at de0_top.v(144) has no driver
Warning (10034): Output port "UART_CTS" at de0_top.v(146) has no driver
Warning (10034): Output port "DRAM_LDQM" at de0_top.v(151) has no driver
Warning (10034): Output port "DRAM_UDQM" at de0_top.v(152) has no driver
Warning (10034): Output port "DRAM_WE_N" at de0_top.v(153) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de0_top.v(154) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de0_top.v(155) has no driver
Warning (10034): Output port "DRAM_CS_N" at de0_top.v(156) has no driver
Warning (10034): Output port "DRAM_BA_0" at de0_top.v(157) has no driver
Warning (10034): Output port "DRAM_BA_1" at de0_top.v(158) has no driver
Warning (10034): Output port "DRAM_CLK" at de0_top.v(159) has no driver
Warning (10034): Output port "DRAM_CKE" at de0_top.v(160) has no driver
Warning (10034): Output port "FL_WE_N" at de0_top.v(165) has no driver
Warning (10034): Output port "FL_RST_N" at de0_top.v(166) has no driver
Warning (10034): Output port "FL_OE_N" at de0_top.v(167) has no driver
Warning (10034): Output port "FL_CE_N" at de0_top.v(168) has no driver
Warning (10034): Output port "FL_WP_N" at de0_top.v(169) has no driver
Warning (10034): Output port "FL_BYTE_N" at de0_top.v(170) has no driver
Warning (10034): Output port "LCD_BLON" at de0_top.v(174) has no driver
Warning (10034): Output port "LCD_RW" at de0_top.v(175) has no driver
Warning (10034): Output port "LCD_EN" at de0_top.v(176) has no driver
Warning (10034): Output port "LCD_RS" at de0_top.v(177) has no driver
Warning (10034): Output port "SD_CLK" at de0_top.v(182) has no driver
Warning (10034): Output port "VGA_HS" at de0_top.v(190) has no driver
Warning (10034): Output port "VGA_VS" at de0_top.v(191) has no driver
Warning (12125): Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: button_debouncer
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:button_debouncer_inst0"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "divisor" for hierarchy "divisor:time_0P02s"
Info (12128): Elaborating entity "LED_matrix" for hierarchy "LED_matrix:matrix_5x5"
Warning (10036): Verilog HDL or VHDL warning at LED_matrix.v(14): object "LED_status" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LED_matrix.v(45): truncated value with size 32 to match size of target (3)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uv14.tdf
    Info (12023): Found entity 1: altsyncram_uv14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cfi.tdf
    Info (12023): Found entity 1: cntr_cfi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf
    Info (12023): Found entity 1: cmpr_jfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT0" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_D[0]" has no driver
    Warning (13040): Bidir "GPIO0_D[1]" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[3]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO1_D[0]" has no driver
    Warning (13040): Bidir "GPIO1_D[1]" has no driver
    Warning (13040): Bidir "GPIO1_D[2]" has no driver
    Warning (13040): Bidir "GPIO1_D[3]" has no driver
    Warning (13040): Bidir "GPIO1_D[4]" has no driver
    Warning (13040): Bidir "GPIO1_D[5]" has no driver
    Warning (13040): Bidir "GPIO1_D[6]" has no driver
    Warning (13040): Bidir "GPIO1_D[7]" has no driver
    Warning (13040): Bidir "GPIO1_D[8]" has no driver
    Warning (13040): Bidir "GPIO1_D[9]" has no driver
    Warning (13040): Bidir "GPIO1_D[10]" has no driver
    Warning (13040): Bidir "GPIO1_D[11]" has no driver
    Warning (13040): Bidir "GPIO1_D[12]" has no driver
    Warning (13040): Bidir "GPIO1_D[13]" has no driver
    Warning (13040): Bidir "GPIO1_D[14]" has no driver
    Warning (13040): Bidir "GPIO1_D[15]" has no driver
    Warning (13040): Bidir "GPIO1_D[16]" has no driver
    Warning (13040): Bidir "GPIO1_D[17]" has no driver
    Warning (13040): Bidir "GPIO1_D[18]" has no driver
    Warning (13040): Bidir "GPIO1_D[19]" has no driver
    Warning (13040): Bidir "GPIO1_D[20]" has no driver
    Warning (13040): Bidir "GPIO1_D[21]" has no driver
    Warning (13040): Bidir "GPIO1_D[22]" has no driver
    Warning (13040): Bidir "GPIO1_D[23]" has no driver
    Warning (13040): Bidir "GPIO1_D[24]" has no driver
    Warning (13040): Bidir "GPIO1_D[25]" has no driver
    Warning (13040): Bidir "GPIO1_D[26]" has no driver
    Warning (13040): Bidir "GPIO1_D[27]" has no driver
    Warning (13040): Bidir "GPIO1_D[28]" has no driver
    Warning (13040): Bidir "GPIO1_D[29]" has no driver
    Warning (13040): Bidir "GPIO1_D[30]" has no driver
    Warning (13040): Bidir "GPIO1_D[31]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[0]" is stuck at GND
    Warning (13410): Pin "HEX0_D[1]" is stuck at GND
    Warning (13410): Pin "HEX0_D[2]" is stuck at GND
    Warning (13410): Pin "HEX0_D[3]" is stuck at GND
    Warning (13410): Pin "HEX0_D[4]" is stuck at GND
    Warning (13410): Pin "HEX0_D[5]" is stuck at GND
    Warning (13410): Pin "HEX0_D[6]" is stuck at GND
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "HEX1_D[0]" is stuck at GND
    Warning (13410): Pin "HEX1_D[1]" is stuck at GND
    Warning (13410): Pin "HEX1_D[2]" is stuck at GND
    Warning (13410): Pin "HEX1_D[3]" is stuck at GND
    Warning (13410): Pin "HEX1_D[4]" is stuck at GND
    Warning (13410): Pin "HEX1_D[5]" is stuck at GND
    Warning (13410): Pin "HEX1_D[6]" is stuck at GND
    Warning (13410): Pin "HEX1_DP" is stuck at GND
    Warning (13410): Pin "HEX2_D[0]" is stuck at GND
    Warning (13410): Pin "HEX2_D[1]" is stuck at GND
    Warning (13410): Pin "HEX2_D[2]" is stuck at GND
    Warning (13410): Pin "HEX2_D[3]" is stuck at GND
    Warning (13410): Pin "HEX2_D[4]" is stuck at GND
    Warning (13410): Pin "HEX2_D[5]" is stuck at GND
    Warning (13410): Pin "HEX2_D[6]" is stuck at GND
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_D[0]" is stuck at GND
    Warning (13410): Pin "HEX3_D[1]" is stuck at GND
    Warning (13410): Pin "HEX3_D[2]" is stuck at GND
    Warning (13410): Pin "HEX3_D[3]" is stuck at GND
    Warning (13410): Pin "HEX3_D[4]" is stuck at GND
    Warning (13410): Pin "HEX3_D[5]" is stuck at GND
    Warning (13410): Pin "HEX3_D[6]" is stuck at GND
    Warning (13410): Pin "HEX3_DP" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file E:/source_code/robot_test/DE0_TOP.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "ORG_BUTTON[1]"
    Warning (15610): No output dependent on input pin "ORG_BUTTON[2]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 1407 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 119 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 1114 logic cells
    Info (21064): Implemented 36 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 292 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Thu Oct 20 08:08:44 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/source_code/robot_test/DE0_TOP.map.smsg.


