EESchema-LIBRARY Version 2.4
#encoding utf-8
#
DEF F1C100s U 0 40 Y Y 2 L N
F0 "U" 0 50 50 H V C CNN
F1 "F1C100s" 0 -50 50 H V C CNN
F2 "F1C100s:F1C100s" -2100 1700 50 H I C CNN
F3 "" -2100 1700 50 H I C CNN
DRAW
S -1900 2000 2000 -2000 1 1 0 f
S -600 550 600 -650 2 1 0 f
X HPL 1 2200 -1200 200 L 50 50 1 0 O
X PD4/LCD_D6/UART1_TX/EINTD4 10 -2100 800 200 R 50 50 1 0 B
X PD5/LCD_D7/TWI1_SCK/EINTD5 11 -2100 700 200 R 50 50 1 0 B
X PD6/LCD_D10/TWI1_SDA/EINTD6 12 -2100 600 200 R 50 50 1 0 B
X PD7/LCD_D11/DA_MCLK/EINTD7 13 -2100 500 200 R 50 50 1 0 B
X PD8/LCD_D12/DA_BCLK/EINTD8 14 -2100 400 200 R 50 50 1 0 B
X PD9/LCD_D13/DA_LRCK/EINTD9 15 -2100 300 200 R 50 50 1 0 B
X PD10/LCD_D14/DA_IN/EINTD10 16 -2100 200 200 R 50 50 1 0 B
X PD11/LCD_D15/DA_OUT/EINTD11 17 -2100 100 200 R 50 50 1 0 B
X PD12/LCD_D18/TWI0_SCK/RSB_SCK/EINTD12 18 -2100 0 200 R 50 50 1 0 B
X PD13/LCD_D19/UART2_TX/EINTD13 19 -2100 -100 200 R 50 50 1 0 B
X HPCOMFB 2 2200 -1400 200 L 50 50 1 0 I
X PD14/LCD_D20/UART2_RX/EINTD14 21 -2100 -200 200 R 50 50 1 0 B
X PD15/LCD_D21/UART2_RTS/TWI2_SCK/EINTD15 23 -2100 -300 200 R 50 50 1 0 B
X PD16/LCD_D22/UART2_CTS/TWI2_SDA/EINTD16 24 -2100 -400 200 R 50 50 1 0 B
X PD17/LCD_D23/OWA_OUT/EINTD17 25 -2100 -500 200 R 50 50 1 0 B
X PD18/LCD_CLK/SPI0_CS/EINTD18 26 -2100 -600 200 R 50 50 1 0 B
X PD19/LCD_DE/SPI0_MOSI/EINTD19 27 -2100 -700 200 R 50 50 1 0 B
X PD20/LCD_HSYNC/SPI0_CLK/EINTD20 28 -2100 -800 200 R 50 50 1 0 B
X PD21/LCD_VSYNC/SPI0_MISO/EINTD21 29 -2100 -900 200 R 50 50 1 0 B
X HPCOM 3 2200 -1300 200 L 50 50 1 0 O
X PE12/DA_MCLK/TWI0_SDA/PWM0/EINTE12 37 2200 400 200 L 50 50 1 0 B
X PE11/CLK_OUT/TWI0_SCK/IR_RX/EINTE11 38 2200 500 200 L 50 50 1 0 B
X PE10/CSI_D7/UART2_CTS/SPI1_MISO/EINTE10 39 2200 600 200 L 50 50 1 0 B
X PE9/CSI_D6/UART2_RTS/SPI1_CLK/EINTE9 40 2200 700 200 L 50 50 1 0 B
X PE8/CSI_D5/UART2_RX/SPI1_MOSI/EINTE8 41 2200 800 200 L 50 50 1 0 B
X PE7/CSI_D4/UART2_TX/SPI1_CS/EINTE7 42 2200 900 200 L 50 50 1 0 B
X PE6/CSI_D3/PWM1/DA_OUT/OWA_OUT/EINTE6 43 2200 1000 200 L 50 50 1 0 B
X PE5/CSI_D2/LCD_D17/DA_IN/EINTE5 44 2200 1100 200 L 50 50 1 0 B
X PE4/CSI_D1/LCD_D16/DA_LRCK/RSB_SDA/EINTE4 45 2200 1200 200 L 50 50 1 0 B
X PE3/CSI_D0/LCD_D9/DA_BCLK/RSB_SCK/EINTE3 46 2200 1300 200 L 50 50 1 0 B
X PE2/CSI_PCLK/LCD_D8/CLK_OUT/EINTE2 47 2200 1400 200 L 50 50 1 0 B
X PE1/CSI_VSYNC/LCD_D1/TWI2_SDA/UART0_TX/EINTE1 48 2200 1500 200 L 50 50 1 0 B
X PE0/CSI_HSYNC/LCD_D0/TWI2_SCK/UART0_RX/EINTE0 49 2200 1600 200 L 50 50 1 0 B
X HOSCI 51 2200 1800 200 L 50 50 1 0 I C
X HOSCO 52 2200 1900 200 L 50 50 1 0 I C
X PF5/SDC0_D2/DBG_CK/PWM1/EINTF5 53 2200 -300 200 L 50 50 1 0 B
X PF4/SDC0_D3/UART0_TX/EINTF4 54 2200 -200 200 L 50 50 1 0 B
X PF3/SDC0_CMD/DBG_DO/EINTF3 55 2200 -100 200 L 50 50 1 0 B
X PF2/SDC0_CLK/UART0_RX/EINTF2 56 2200 0 200 L 50 50 1 0 B
X PF1/SDC0_D0/DBG_DI/EINTF1 57 2200 100 200 L 50 50 1 0 B
X PF0/SDC0_D1/DBG_MS/IR_RX/EINTF0 58 2200 200 200 L 50 50 1 0 B
X PC0/SPI0_CLK/SDC1_CLK 59 -2100 1700 200 R 50 50 1 0 B
X PD0/LCD_D2/TWI0_SDA/RSB_SDA/EINTD0 6 -2100 1200 200 R 50 50 1 0 B
X PC1/SPI0_CS/SDC1_CMD 60 -2100 1600 200 R 50 50 1 0 B
X PC2/SPI0_MISO/SDC1_D0 61 -2100 1500 200 R 50 50 1 0 B
X PC3/SPI0_MOSI/UART0_TX 62 -2100 1400 200 R 50 50 1 0 B
X TPY2 63 2200 -1900 200 L 50 50 1 0 I
X TPY1 64 2200 -1800 200 L 50 50 1 0 I
X TPX2 65 2200 -1700 200 L 50 50 1 0 I
X TPX1 66 2200 -1600 200 L 50 50 1 0 I
X USB-DM 68 -2100 -1900 200 R 50 50 1 0 B
X USB-DP 69 -2100 -1800 200 R 50 50 1 0 B
X PD1/LCD_D3/UART1_RTS/EINTD1 7 -2100 1100 200 R 50 50 1 0 B
X ~RESET 70 -2100 1900 200 R 50 50 1 0 I
X TVOUT 72 -2100 -1600 200 R 50 50 1 0 O
X TV_VRN 75 -2100 -1100 200 R 50 50 1 0 I
X TV_VRP 76 -2100 -1200 200 R 50 50 1 0 I
X TVIN1 77 -2100 -1300 200 R 50 50 1 0 I
X TVIN0 78 -2100 -1400 200 R 50 50 1 0 I
X LRADC0 79 -2100 -1500 200 R 50 50 1 0 I
X PD2/LCD_D4/UART1_CTS/EINTD2 8 -2100 1000 200 R 50 50 1 0 B
X FMINL 84 2200 -800 200 L 50 50 1 0 I
X FMINR 85 2200 -700 200 L 50 50 1 0 I
X LINL 86 2200 -1000 200 L 50 50 1 0 I
X MICIN 87 2200 -900 200 L 50 50 1 0 I
X HPR 88 2200 -1100 200 L 50 50 1 0 O
X PD3/LCD_D5/UART1_RX/EINTD3 9 -2100 900 200 R 50 50 1 0 B
X VCC_IO 20 -800 350 200 R 50 50 2 0 W
X VDD_CORE 22 800 450 200 L 50 50 2 0 W
X VCC_DRAM 30 800 50 200 L 50 50 2 0 W
X VCC_DRAM 31 800 -50 200 L 50 50 2 0 W
X VCC_DRAM 32 800 -150 200 L 50 50 2 0 W
X SVREF 33 800 -550 200 L 50 50 2 0 I
X VCC_DRAM 34 800 -250 200 L 50 50 2 0 W
X VDD_CORE 35 800 350 200 L 50 50 2 0 W
X VCC_DRAM 36 800 -350 200 L 50 50 2 0 W
X HPVCC 4 -800 -100 200 R 50 50 2 0 W
X VCC_IO 5 -800 450 200 R 50 50 2 0 W
X VCC_IO 50 -800 250 200 R 50 50 2 0 W
X UVCC 67 -800 150 200 R 50 50 2 0 W
X VDD_CORE 71 800 250 200 L 50 50 2 0 W
X TV_VCC 73 -800 50 200 R 50 50 2 0 W
X TVGND 74 100 -850 200 U 50 50 2 0 W
X AVCC 80 -800 -250 200 R 50 50 2 0 W
X AGND 82 -100 -850 200 U 50 50 2 0 W
X EPAD 89 0 -850 200 U 50 50 2 0 W
X VRA1 81 2200 -500 200 L 50 50 1 1 O
X VRA2 83 2200 -600 200 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
#End Library# F1C100s
