#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul 31 06:01:08 2017
# Process ID: 10752
# Current directory: E:/HITCS/Computer Design and Practice/exp3/recv_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18572 E:\HITCS\Computer Design and Practice\exp3\recv_ctrl\recv_ctrl.xpr
# Log file: E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/vivado.log
# Journal file: E:/HITCS/Computer Design and Practice/exp3/recv_ctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sources_1/new/count4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity count4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sources_1/new/ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sources_1/new/decode4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sources_1/new/reg8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sources_1/new/serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serial
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sources_1/new/sreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sreg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.srcs/sim_1/new/tb_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto f8ee90f779794ef8b335835f9040ed11 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_top_behav xil_defaultlib.test_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling architecture main of entity xil_defaultlib.count4 [count4_default]
Compiling architecture main of entity xil_defaultlib.ctrl [ctrl_default]
Compiling architecture main of entity xil_defaultlib.sreg [sreg_default]
Compiling architecture main of entity xil_defaultlib.reg8 [reg8_default]
Compiling architecture main of entity xil_defaultlib.decode4 [decode4_default]
Compiling architecture behavioral of entity xil_defaultlib.serial [serial_default]
Compiling architecture behavior of entity xil_defaultlib.test_top
Built simulation snapshot test_top_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/Computer -notrace
couldn't read file "E:/HITCS/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 31 06:01:48 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 789.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/Computer Design and Practice/exp3/recv_ctrl/recv_ctrl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 789.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 826.484 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 07:14:35 2017...
