 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dlx_processor
Version: S-2021.06-SP4
Date   : Thu Oct 19 21:55:48 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: dlx_datapath/execution/COND/Q_reg
              (rising edge-triggered flip-flop clocked by CLK_DLX)
  Endpoint: dlx_datapath/fetch/PC/Q_reg[0]
            (rising edge-triggered flip-flop clocked by CLKNEG_DLX)
  Path Group: CLKNEG_DLX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx_processor      5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DLX (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dlx_datapath/execution/COND/Q_reg/CK (DFFR_X1)          0.00       0.00 r
  dlx_datapath/execution/COND/Q_reg/Q (DFFR_X1)           0.08       0.08 f
  U605/ZN (NOR2_X1)                                       0.16       0.24 r
  U606/Z (CLKBUF_X1)                                      0.21       0.46 r
  U607/ZN (INV_X1)                                        0.13       0.59 f
  U608/ZN (OAI22_X1)                                      0.08       0.67 r
  dlx_datapath/fetch/PC/Q_reg[0]/D (DFFS_X1)              0.01       0.68 r
  data arrival time                                                  0.68

  clock CLKNEG_DLX (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  dlx_datapath/fetch/PC/Q_reg[0]/CK (DFFS_X1)             0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        4.28


  Startpoint: dlx_datapath/mem/LMD_REG_inst/Q_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_DLX')
  Endpoint: dlx_datapath/decode/RF_inst/REGISTERS_reg[13][12]
            (rising edge-triggered flip-flop clocked by CLK_DLX)
  Path Group: CLK_DLX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx_processor      5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DLX' (rise edge)                              2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  dlx_datapath/mem/LMD_REG_inst/Q_reg[12]/CK (DFFR_X1)
                                                          0.00       2.50 r
  dlx_datapath/mem/LMD_REG_inst/Q_reg[12]/Q (DFFR_X1)     0.10       2.60 r
  U673/ZN (AOI22_X1)                                      0.03       2.63 f
  U674/ZN (OAI21_X1)                                      0.04       2.67 r
  dlx_datapath/decode/RF_inst/DATAIN[12] (register_file_ADDR_LEN5_DATA_LEN32)
                                                          0.00       2.67 r
  dlx_datapath/decode/RF_inst/U1619/ZN (AND2_X1)          0.14       2.81 r
  dlx_datapath/decode/RF_inst/U14/Z (CLKBUF_X1)           0.13       2.94 r
  dlx_datapath/decode/RF_inst/REGISTERS_reg[13][12]/D (DFFR_X1)
                                                          0.03       2.97 r
  data arrival time                                                  2.97

  clock CLK_DLX (rise edge)                               5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  dlx_datapath/decode/RF_inst/REGISTERS_reg[13][12]/CK (DFFR_X1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: DATA_IRAM[30]
              (input port)
  Endpoint: RW_DRAM (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx_processor      5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  DATA_IRAM[30] (in)                       0.00       0.00 f
  U396/ZN (NOR2_X1)                        0.07       0.07 r
  U397/ZN (INV_X1)                         0.03       0.10 f
  U398/ZN (NOR3_X1)                        0.10       0.20 r
  U399/ZN (NAND2_X1)                       0.05       0.25 f
  U400/ZN (NOR2_X1)                        0.06       0.31 r
  U401/ZN (INV_X1)                         0.04       0.35 f
  U402/ZN (NOR2_X1)                        0.06       0.40 r
  RW_DRAM (out)                            0.00       0.41 r
  data arrival time                                   0.41

  max_delay                                5.00       5.00
  output external delay                    0.00       5.00
  data required time                                  5.00
  -----------------------------------------------------------
  data required time                                  5.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         4.59


1
