`timescale 1ns/1ns
module fir_tb();

reg	clk;
reg	rst_n;
reg	[7:0] address;
wire	sink_ready;
wire	source_valid;
wire	[21:0] data_out;
wire	[1:0] source_erroe;

fir_test f1(
	clk,
	rst_n,
	address,
	sink_ready,
	source_valid,
	data_out,
	source_erroe
);

initial
begin
	clk<=1'b0;
	rst_n<=1'b1;
	address<=8'd0;
	#10 rst_n<=1'b0;
	#10 rst_n<=1'b1;
end

always
begin
	#5;
	address<address+1'b1;
	clk<=~clk;
end

endmodule 

