INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/ECEC302-files/reg_bank/reg_bank.srcs/sources_1/new/reg_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_bank'
