

================================================================
== Vivado HLS Report for 'owcpa_dec'
================================================================
* Date:           Mon Aug 24 18:56:12 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  26592|  4680888|  26592|  4680888|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+---------+------+---------+---------+
        |                                |                     |     Latency    |    Interval    | Pipeline|
        |            Instance            |        Module       |  min |   max   |  min |   max   |   Type  |
        +--------------------------------+---------------------+------+---------+------+---------+---------+
        |grp_poly_Sq_frombytes_1_fu_395  |poly_Sq_frombytes_1  |   445|      445|   445|      445|   none  |
        |grp_poly_Sq_frombytes_fu_402    |poly_Sq_frombytes    |   445|      445|   445|      445|   none  |
        |grp_poly_S3_frombytes_fu_410    |poly_S3_frombytes    |   615|      615|   615|      615|   none  |
        |grp_poly_S3_mul_fu_420          |poly_S3_mul          |  4583|  1556015|  4583|  1556015|   none  |
        |grp_poly_Rq_to_S3_fu_427        |poly_Rq_to_S3        |  2549|     2549|  2549|     2549|   none  |
        |grp_poly_S3_tobytes_fu_433      |poly_S3_tobytes      |   513|      513|   513|      513|   none  |
        |grp_poly_Rq_mul_fu_443          |poly_Rq_mul          |  3564|  1554996|  3564|  1554996|   none  |
        +--------------------------------+---------------------+------+---------+------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1016|  1016|         2|          -|          -|   508|    no    |
        |- Loop 2  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 3  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 4  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 5  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 6  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 7  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 8  |  1018|  1018|         2|          -|          -|   509|    no    |
        |- Loop 9  |  1018|  1018|         2|          -|          -|   509|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     695|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     779|    3909|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1138|
|Register         |        -|      -|     354|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      4|    1133|    5742|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+---------------------+---------+-------+-----+-----+
    |grp_poly_Rq_mul_fu_443          |poly_Rq_mul          |        0|      2|  156|  324|
    |grp_poly_Rq_to_S3_fu_427        |poly_Rq_to_S3        |        0|      0|   74|  567|
    |grp_poly_S3_frombytes_fu_410    |poly_S3_frombytes    |        0|      0|  120|  795|
    |grp_poly_S3_mul_fu_420          |poly_S3_mul          |        0|      2|  184|  584|
    |grp_poly_S3_tobytes_fu_433      |poly_S3_tobytes      |        0|      0|   85|  384|
    |grp_poly_Sq_frombytes_fu_402    |poly_Sq_frombytes    |        0|      0|   80|  619|
    |grp_poly_Sq_frombytes_1_fu_395  |poly_Sq_frombytes_1  |        0|      0|   80|  636|
    +--------------------------------+---------------------+---------+-------+-----+-----+
    |Total                           |                     |        0|      4|  779| 3909|
    +--------------------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |x1_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   509|   16|     1|         8144|
    |x2_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   509|   16|     1|         8144|
    |x4_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   509|   16|     1|         8144|
    |x3_coeffs_U  |owcpa_dec_x3_coeffs  |        1|  0|   0|   509|   16|     1|         8144|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                     |        4|  0|   0|  2036|   64|     4|        32576|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_482_p2            |     +    |      0|  0|  16|           9|           1|
    |i_13_fu_531_p2            |     +    |      0|  0|  16|           9|           1|
    |i_14_fu_567_p2            |     +    |      0|  0|  16|           9|           1|
    |i_15_fu_706_p2            |     +    |      0|  0|  16|           9|           1|
    |i_16_fu_723_p2            |     +    |      0|  0|  16|           9|           1|
    |i_17_fu_759_p2            |     +    |      0|  0|  16|           9|           1|
    |i_18_fu_792_p2            |     +    |      0|  0|  16|           9|           1|
    |i_19_fu_824_p2            |     +    |      0|  0|  16|           9|           1|
    |i_20_fu_976_p2            |     +    |      0|  0|  16|           9|           1|
    |m1_fu_694_p2              |     +    |      0|  0|  16|           9|           9|
    |p1_fu_676_p2              |     +    |      0|  0|  16|           9|           9|
    |phitmp_fu_519_p2          |     +    |      0|  0|  18|          11|          11|
    |tmp_189_fu_598_p2         |     +    |      0|  0|  16|           9|           9|
    |tmp_197_i_fu_512_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_202_fu_849_p2         |     +    |      0|  0|  12|           1|           3|
    |tmp_216_i_cast_fu_843_p2  |     +    |      0|  0|  18|           1|          11|
    |tmp_218_i_fu_855_p2       |     +    |      0|  0|  12|           2|           3|
    |tmp_47_i_fu_592_p2        |     +    |      0|  0|  17|          10|          10|
    |grp_fu_460_p2             |     -    |      0|  0|  18|           1|          11|
    |tmp_201_fu_771_p2         |     -    |      0|  0|  23|          16|          16|
    |tmp_223_i_fu_654_p2       |     -    |      0|  0|  40|           1|          33|
    |tmp_i3_44_fu_803_p2       |     -    |      0|  0|  23|          16|          16|
    |tmp_i4_fu_951_p2          |     -    |      0|  0|  71|           1|          64|
    |tmp_i_cast_fu_493_p2      |     -    |      0|  0|  18|           1|          11|
    |exitcond_fu_753_p2        |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i1_fu_561_p2     |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i2_fu_700_p2     |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i3_fu_786_p2     |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i4_fu_818_p2     |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i5_fu_970_p2     |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i7_fu_525_p2     |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_i_fu_476_p2      |   icmp   |      0|  0|  13|           9|           4|
    |exitcond_i_i_fu_717_p2    |   icmp   |      0|  0|  13|           9|           3|
    |fail_fu_965_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_187_fu_546_p2         |    or    |      0|  0|  11|          11|          11|
    |tmp_191_fu_616_p2         |    or    |      0|  0|   9|           9|           9|
    |tmp_197_fu_738_p2         |    or    |      0|  0|  11|          11|          11|
    |tmp_203_fu_861_p2         |    or    |      0|  0|   3|           3|           3|
    |tmp_206_fu_899_p2         |    or    |      0|  0|  11|          11|          11|
    |tmp_41_i_fu_927_p2        |    or    |      0|  0|  16|          16|          16|
    |tmp_190_fu_610_p2         |    xor   |      0|  0|   9|           9|           8|
    |tmp_48_i_fu_604_p2        |    xor   |      0|  0|  10|          10|           8|
    |tmp_7_i_cast_fu_1001_p2   |    xor   |      0|  0|   2|           2|           2|
    |tmp_i1_fu_586_p2          |    xor   |      0|  0|   9|           9|           9|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 695|         358|         358|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  165|         37|    1|         37|
    |grp_poly_Rq_mul_fu_443_b_coeffs_q0       |   15|          3|   16|         48|
    |grp_poly_Rq_mul_fu_443_r_coeffs_q0       |   15|          3|   16|         48|
    |grp_poly_S3_frombytes_fu_410_msg_offset  |   15|          3|    9|         27|
    |grp_poly_S3_tobytes_fu_433_msg_offset    |   15|          3|    8|         24|
    |i_i1_reg_294                             |    9|          2|    9|         18|
    |i_i2_reg_317                             |    9|          2|    9|         18|
    |i_i3_reg_350                             |    9|          2|    9|         18|
    |i_i4_reg_361                             |    9|          2|    9|         18|
    |i_i5_reg_384                             |    9|          2|    9|         18|
    |i_i6_reg_271                             |    9|          2|    9|         18|
    |i_i_i_reg_328                            |    9|          2|    9|         18|
    |i_i_reg_260                              |    9|          2|    9|         18|
    |i_reg_339                                |    9|          2|    9|         18|
    |m1_i_reg_305                             |    9|          2|    9|         18|
    |p1_i_reg_282                             |    9|          2|    9|         18|
    |rm_ce0                                   |    9|          2|    1|          2|
    |rm_we0                                   |    9|          2|    1|          2|
    |secretkey_address0                       |   15|          3|   10|         30|
    |secretkey_ce0                            |   15|          3|    1|          3|
    |secretkey_ce1                            |    9|          2|    1|          2|
    |t_i_reg_372                              |    9|          2|   64|        128|
    |tmp_i_reg_249                            |    9|          2|   11|         22|
    |x1_coeffs_address0                       |   38|          7|    9|         63|
    |x1_coeffs_address1                       |   21|          4|    9|         36|
    |x1_coeffs_ce0                            |   21|          4|    1|          4|
    |x1_coeffs_ce1                            |   15|          3|    1|          3|
    |x1_coeffs_d0                             |   27|          5|   16|         80|
    |x1_coeffs_d1                             |   15|          3|   16|         48|
    |x1_coeffs_we0                            |   15|          3|    1|          3|
    |x1_coeffs_we1                            |   15|          3|    1|          3|
    |x2_coeffs_address0                       |   50|         11|    9|         99|
    |x2_coeffs_address1                       |   15|          3|    9|         27|
    |x2_coeffs_ce0                            |   33|          6|    1|          6|
    |x2_coeffs_ce1                            |   15|          3|    1|          3|
    |x2_coeffs_d0                             |   33|          6|   16|         96|
    |x2_coeffs_d1                             |   15|          3|   16|         48|
    |x2_coeffs_we0                            |   21|          4|    1|          4|
    |x2_coeffs_we1                            |   15|          3|    1|          3|
    |x3_coeffs_address0                       |   38|          7|    9|         63|
    |x3_coeffs_address1                       |   15|          3|    9|         27|
    |x3_coeffs_ce0                            |   38|          7|    1|          7|
    |x3_coeffs_ce1                            |   15|          3|    1|          3|
    |x3_coeffs_d0                             |   21|          4|   16|         64|
    |x3_coeffs_d1                             |   15|          3|   16|         48|
    |x3_coeffs_we0                            |   21|          4|    1|          4|
    |x3_coeffs_we1                            |   15|          3|    1|          3|
    |x4_coeffs_address0                       |   44|          9|    9|         81|
    |x4_coeffs_address1                       |   33|          6|    9|         54|
    |x4_coeffs_ce0                            |   27|          5|    1|          5|
    |x4_coeffs_ce1                            |   21|          4|    1|          4|
    |x4_coeffs_d0                             |   21|          4|   16|         64|
    |x4_coeffs_d1                             |   15|          3|   16|         48|
    |x4_coeffs_we0                            |   21|          4|    1|          4|
    |x4_coeffs_we1                            |   15|          3|    1|          3|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    | 1138|        230|  454|       1579|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  36|   0|   36|          0|
    |b_coeffs_addr_4_reg_1116                     |   9|   0|    9|          0|
    |fail_reg_1164                                |   1|   0|    1|          0|
    |grp_poly_Rq_mul_fu_443_ap_start_reg          |   1|   0|    1|          0|
    |grp_poly_Rq_to_S3_fu_427_ap_start_reg        |   1|   0|    1|          0|
    |grp_poly_S3_frombytes_fu_410_ap_start_reg    |   1|   0|    1|          0|
    |grp_poly_S3_mul_fu_420_ap_start_reg          |   1|   0|    1|          0|
    |grp_poly_S3_tobytes_fu_433_ap_start_reg      |   1|   0|    1|          0|
    |grp_poly_Sq_frombytes_1_fu_395_ap_start_reg  |   1|   0|    1|          0|
    |grp_poly_Sq_frombytes_fu_402_ap_start_reg    |   1|   0|    1|          0|
    |i_12_reg_1021                                |   9|   0|    9|          0|
    |i_13_reg_1039                                |   9|   0|    9|          0|
    |i_14_reg_1052                                |   9|   0|    9|          0|
    |i_15_reg_1080                                |   9|   0|    9|          0|
    |i_16_reg_1098                                |   9|   0|    9|          0|
    |i_17_reg_1111                                |   9|   0|    9|          0|
    |i_18_reg_1135                                |   9|   0|    9|          0|
    |i_19_reg_1149                                |   9|   0|    9|          0|
    |i_20_reg_1171                                |   9|   0|    9|          0|
    |i_i1_reg_294                                 |   9|   0|    9|          0|
    |i_i2_reg_317                                 |   9|   0|    9|          0|
    |i_i3_reg_350                                 |   9|   0|    9|          0|
    |i_i4_reg_361                                 |   9|   0|    9|          0|
    |i_i5_reg_384                                 |   9|   0|    9|          0|
    |i_i6_reg_271                                 |   9|   0|    9|          0|
    |i_i_i_reg_328                                |   9|   0|    9|          0|
    |i_i_reg_260                                  |   9|   0|    9|          0|
    |i_reg_339                                    |   9|   0|    9|          0|
    |liftm_coeffs_addr_2_reg_1103                 |   9|   0|    9|          0|
    |liftm_coeffs_addr_reg_1044                   |   9|   0|    9|          0|
    |m1_i_reg_305                                 |   9|   0|    9|          0|
    |p1_i_reg_282                                 |   9|   0|    9|          0|
    |r_coeffs_addr_25_reg_1140                    |   9|   0|    9|          0|
    |r_coeffs_addr_27_reg_1176                    |   9|   0|    9|          0|
    |t_i_reg_372                                  |  64|   0|   64|          0|
    |tmp_210_reg_1062                             |   1|   0|    1|          0|
    |tmp_i2_reg_1085                              |   9|   0|   64|         55|
    |tmp_i_reg_249                                |  11|   0|   11|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 354|   0|  409|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_return            | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|rm_address0          | out |    8|  ap_memory |      rm      |     array    |
|rm_ce0               | out |    1|  ap_memory |      rm      |     array    |
|rm_we0               | out |    1|  ap_memory |      rm      |     array    |
|rm_d0                | out |    8|  ap_memory |      rm      |     array    |
|ciphertext_address0  | out |   10|  ap_memory |  ciphertext  |     array    |
|ciphertext_ce0       | out |    1|  ap_memory |  ciphertext  |     array    |
|ciphertext_q0        |  in |    8|  ap_memory |  ciphertext  |     array    |
|ciphertext_address1  | out |   10|  ap_memory |  ciphertext  |     array    |
|ciphertext_ce1       | out |    1|  ap_memory |  ciphertext  |     array    |
|ciphertext_q1        |  in |    8|  ap_memory |  ciphertext  |     array    |
|secretkey_address0   | out |   10|  ap_memory |   secretkey  |     array    |
|secretkey_ce0        | out |    1|  ap_memory |   secretkey  |     array    |
|secretkey_q0         |  in |    8|  ap_memory |   secretkey  |     array    |
|secretkey_address1   | out |   10|  ap_memory |   secretkey  |     array    |
|secretkey_ce1        | out |    1|  ap_memory |   secretkey  |     array    |
|secretkey_q1         |  in |    8|  ap_memory |   secretkey  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond_i7)
	9  / (exitcond_i7)
8 --> 
	7  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!exitcond_i1)
	20  / (exitcond_i1)
19 --> 
	18  / true
20 --> 
	21  / (!exitcond_i2)
	22  / (exitcond_i2)
21 --> 
	20  / true
22 --> 
	23  / (!exitcond_i_i)
	24  / (exitcond_i_i)
23 --> 
	22  / true
24 --> 
	25  / (!exitcond)
	26  / (exitcond)
25 --> 
	24  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / (!exitcond_i3)
	31  / (exitcond_i3)
30 --> 
	29  / true
31 --> 
	32  / (!exitcond_i4)
	33  / (exitcond_i4)
32 --> 
	31  / true
33 --> 
	34  / true
34 --> 
	35  / (!exitcond_i5)
	36  / (exitcond_i5)
35 --> 
	34  / true
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 37 [1/1] (2.77ns)   --->   "%x1_coeffs = alloca [509 x i16], align 2" [owcpa.c:137]   --->   Operation 37 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 38 [1/1] (2.77ns)   --->   "%x2_coeffs = alloca [509 x i16], align 2" [owcpa.c:137]   --->   Operation 38 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 39 [1/1] (2.77ns)   --->   "%x3_coeffs = alloca [509 x i16], align 2" [owcpa.c:137]   --->   Operation 39 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 40 [1/1] (2.77ns)   --->   "%x4_coeffs = alloca [509 x i16], align 2" [owcpa.c:137]   --->   Operation 40 'alloca' 'x4_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes([509 x i16]* %x1_coeffs, [699 x i8]* %ciphertext)" [packq.c:88->owcpa.c:144]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes([509 x i16]* %x1_coeffs, [699 x i8]* %ciphertext)" [packq.c:88->owcpa.c:144]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [509 x i16]* %x1_coeffs, i64 0, i64 508" [packq.c:91->owcpa.c:144]   --->   Operation 43 'getelementptr' 'b_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr, align 2" [packq.c:91->owcpa.c:144]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 45 [1/1] (1.35ns)   --->   "br label %1" [packq.c:92->owcpa.c:144]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.53>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = phi i11 [ 0, %0 ], [ %phitmp, %2 ]" [packq.c:96->owcpa.c:144]   --->   Operation 46 'phi' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %0 ], [ %i_12, %2 ]"   --->   Operation 47 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.34ns)   --->   "%exitcond_i = icmp eq i9 %i_i, -4" [packq.c:92->owcpa.c:144]   --->   Operation 48 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%i_12 = add i9 %i_i, 1" [packq.c:92->owcpa.c:144]   --->   Operation 50 'add' 'i_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Rq_sum_zero_frombytes.exit, label %2" [packq.c:92->owcpa.c:144]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_196_i = zext i9 %i_i to i64" [packq.c:94->owcpa.c:144]   --->   Operation 52 'zext' 'tmp_196_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [509 x i16]* %x1_coeffs, i64 0, i64 %tmp_196_i" [packq.c:94->owcpa.c:144]   --->   Operation 53 'getelementptr' 'b_coeffs_addr_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_3, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 54 'load' 'b_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 55 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 55 'load' 'b_coeffs_load_3' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "%tmp_i_cast = sub i11 0, %tmp_i" [packq.c:96->owcpa.c:144]   --->   Operation 56 'sub' 'tmp_i_cast' <Predicate = (exitcond_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_195_i_cast = zext i11 %tmp_i_cast to i16" [packq.c:96->owcpa.c:144]   --->   Operation 57 'zext' 'tmp_195_i_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.77ns)   --->   "store i16 %tmp_195_i_cast, i16* %b_coeffs_addr, align 2" [packq.c:96->owcpa.c:144]   --->   Operation 58 'store' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 59 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([509 x i16]* %x2_coeffs, [935 x i8]* %secretkey, i9 0)" [owcpa.c:145]   --->   Operation 59 'call' <Predicate = (exitcond_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.38>
ST_5 : Operation 60 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_3, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 60 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 61 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 61 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_199 = trunc i16 %b_coeffs_load_3 to i11" [packq.c:94->owcpa.c:144]   --->   Operation 62 'trunc' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_200 = trunc i16 %b_coeffs_load to i11" [packq.c:94->owcpa.c:144]   --->   Operation 63 'trunc' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.84ns)   --->   "%tmp_197_i = add i16 %b_coeffs_load_3, %b_coeffs_load" [packq.c:94->owcpa.c:144]   --->   Operation 64 'add' 'tmp_197_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.77ns)   --->   "store i16 %tmp_197_i, i16* %b_coeffs_addr, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "%phitmp = add i11 %tmp_200, %tmp_199" [packq.c:92->owcpa.c:144]   --->   Operation 66 'add' 'phitmp' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [packq.c:92->owcpa.c:144]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([509 x i16]* %x2_coeffs, [935 x i8]* %secretkey, i9 0)" [owcpa.c:145]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [1/1] (1.35ns)   --->   "br label %3" [poly.c:25->owcpa.c:146]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%i_i6 = phi i9 [ 0, %poly_Rq_sum_zero_frombytes.exit ], [ %i_13, %4 ]"   --->   Operation 70 'phi' 'i_i6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.34ns)   --->   "%exitcond_i7 = icmp eq i9 %i_i6, -3" [poly.c:25->owcpa.c:146]   --->   Operation 71 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.73ns)   --->   "%i_13 = add i9 %i_i6, 1" [poly.c:25->owcpa.c:146]   --->   Operation 73 'add' 'i_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %poly_Z3_to_Zq.exit, label %4" [poly.c:25->owcpa.c:146]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_i8 = zext i9 %i_i6 to i64" [poly.c:26->owcpa.c:146]   --->   Operation 75 'zext' 'tmp_i8' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr = getelementptr [509 x i16]* %x2_coeffs, i64 0, i64 %tmp_i8" [poly.c:26->owcpa.c:146]   --->   Operation 76 'getelementptr' 'liftm_coeffs_addr' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 77 'load' 'liftm_coeffs_load' <Predicate = (!exitcond_i7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_7 : Operation 78 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x1_coeffs, [509 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 78 'call' <Predicate = (exitcond_i7)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 8.14>
ST_8 : Operation 79 [1/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 79 'load' 'liftm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_185 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 11)" [poly.c:26->owcpa.c:146]   --->   Operation 80 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "%tmp_1_i_cast = sub i11 0, %tmp_185" [poly.c:26->owcpa.c:146]   --->   Operation 81 'sub' 'tmp_1_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_205 = trunc i16 %liftm_coeffs_load to i11" [poly.c:26->owcpa.c:146]   --->   Operation 82 'trunc' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.83ns)   --->   "%tmp_187 = or i11 %tmp_205, %tmp_1_i_cast" [poly.c:26->owcpa.c:146]   --->   Operation 83 'or' 'tmp_187' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_188 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %liftm_coeffs_load, i32 11, i32 15)" [poly.c:26->owcpa.c:146]   --->   Operation 84 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3_i = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_188, i11 %tmp_187)" [poly.c:26->owcpa.c:146]   --->   Operation 85 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i, i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [poly.c:25->owcpa.c:146]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x3_coeffs, [509 x i16]* %x1_coeffs, [509 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([509 x i16]* %x2_coeffs, [509 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([509 x i16]* %x2_coeffs, [509 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.35>
ST_12 : Operation 91 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([509 x i16]* %x3_coeffs, [935 x i8]* %secretkey, i9 102)" [owcpa.c:151]   --->   Operation 91 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([509 x i16]* %x3_coeffs, [935 x i8]* %secretkey, i9 102)" [owcpa.c:151]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([509 x i16]* %x4_coeffs, [509 x i16]* %x2_coeffs, [509 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([509 x i16]* %x4_coeffs, [509 x i16]* %x2_coeffs, [509 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 1.35>
ST_16 : Operation 95 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([204 x i8]* %rm, i8 102, [509 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 1.35>
ST_17 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([204 x i8]* %rm, i8 102, [509 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 97 [1/1] (1.35ns)   --->   "br label %5" [owcpa.c:32->owcpa.c:161]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.35>

State 18 <SV = 15> <Delay = 3.91>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%p1_i = phi i9 [ 0, %poly_Z3_to_Zq.exit ], [ %p1, %6 ]"   --->   Operation 98 'phi' 'p1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%i_i1 = phi i9 [ 0, %poly_Z3_to_Zq.exit ], [ %i_14, %6 ]"   --->   Operation 99 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%m1_i = phi i9 [ 0, %poly_Z3_to_Zq.exit ], [ %m1, %6 ]"   --->   Operation 100 'phi' 'm1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (1.34ns)   --->   "%exitcond_i1 = icmp eq i9 %i_i1, -3" [owcpa.c:32->owcpa.c:161]   --->   Operation 101 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (1.73ns)   --->   "%i_14 = add i9 %i_i1, 1" [owcpa.c:32->owcpa.c:161]   --->   Operation 103 'add' 'i_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %owcpa_check_m.exit, label %6" [owcpa.c:32->owcpa.c:161]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_225_i = zext i9 %i_i1 to i64" [owcpa.c:34->owcpa.c:161]   --->   Operation 105 'zext' 'tmp_225_i' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 %tmp_225_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 106 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 107 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 107 'load' 'r_coeffs_load' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%p1_i_cast = zext i9 %p1_i to i10" [owcpa.c:32->owcpa.c:161]   --->   Operation 108 'zext' 'p1_i_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%m1_i_cast9 = zext i9 %m1_i to i10" [owcpa.c:32->owcpa.c:161]   --->   Operation 109 'zext' 'm1_i_cast9' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_i1 = xor i9 %p1_i, %m1_i" [owcpa.c:38->owcpa.c:161]   --->   Operation 110 'xor' 'tmp_i1' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (1.73ns)   --->   "%tmp_47_i = add i10 %m1_i_cast9, %p1_i_cast" [owcpa.c:32->owcpa.c:161]   --->   Operation 111 'add' 'tmp_47_i' <Predicate = (exitcond_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (1.73ns)   --->   "%tmp_189 = add i9 %p1_i, %m1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 112 'add' 'tmp_189' <Predicate = (exitcond_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_48_i = xor i10 %tmp_47_i, 254" [owcpa.c:32->owcpa.c:161]   --->   Operation 113 'xor' 'tmp_48_i' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_190 = xor i9 %tmp_189, 254" [owcpa.c:34->owcpa.c:161]   --->   Operation 114 'xor' 'tmp_190' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_191 = or i9 %tmp_190, %tmp_i1" [owcpa.c:34->owcpa.c:161]   --->   Operation 115 'or' 'tmp_191' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_48_i, i32 9)" [owcpa.c:32->owcpa.c:161]   --->   Operation 116 'bitselect' 'tmp_209' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_49_i = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_209, i9 %tmp_191)" [owcpa.c:32->owcpa.c:161]   --->   Operation 117 'bitconcatenate' 'tmp_49_i' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_49_i_cast = zext i10 %tmp_49_i to i16" [owcpa.c:32->owcpa.c:161]   --->   Operation 118 'zext' 'tmp_49_i_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%tmp_51_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %tmp_49_i_cast) nounwind" [owcpa.c:32->owcpa.c:161]   --->   Operation 119 'bitconcatenate' 'tmp_51_i' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_223_i)   --->   "%t_cast = zext i32 %tmp_51_i to i33" [owcpa.c:39->owcpa.c:161]   --->   Operation 120 'zext' 't_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_223_i = sub i33 0, %t_cast" [owcpa.c:40->owcpa.c:161]   --->   Operation 121 'sub' 'tmp_223_i' <Predicate = (exitcond_i1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_223_i, i32 32)" [owcpa.c:40->owcpa.c:161]   --->   Operation 122 'bitselect' 'tmp_210' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (1.35ns)   --->   "br label %7" [poly.c:91->owcpa.c:165]   --->   Operation 123 'br' <Predicate = (exitcond_i1)> <Delay = 1.35>

State 19 <SV = 16> <Delay = 4.50>
ST_19 : Operation 124 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 124 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_211 = trunc i16 %r_coeffs_load to i1" [owcpa.c:34->owcpa.c:161]   --->   Operation 125 'trunc' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_226_i_cast = zext i1 %tmp_211 to i9" [owcpa.c:34->owcpa.c:161]   --->   Operation 126 'zext' 'tmp_226_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (1.73ns)   --->   "%p1 = add i9 %tmp_226_i_cast, %p1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 127 'add' 'p1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_coeffs_load, i32 1)" [owcpa.c:35->owcpa.c:161]   --->   Operation 128 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_228_i_cast = zext i1 %tmp_212 to i9" [owcpa.c:35->owcpa.c:161]   --->   Operation 129 'zext' 'tmp_228_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (1.73ns)   --->   "%m1 = add i9 %tmp_228_i_cast, %m1_i" [owcpa.c:35->owcpa.c:161]   --->   Operation 130 'add' 'm1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "br label %5" [owcpa.c:32->owcpa.c:161]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 16> <Delay = 2.77>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ 0, %owcpa_check_m.exit ], [ %i_15, %8 ]"   --->   Operation 132 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (1.34ns)   --->   "%exitcond_i2 = icmp eq i9 %i_i2, -3" [poly.c:91->owcpa.c:165]   --->   Operation 133 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 134 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.73ns)   --->   "%i_15 = add i9 %i_i2, 1" [poly.c:91->owcpa.c:165]   --->   Operation 135 'add' 'i_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %.preheader.preheader, label %8" [poly.c:91->owcpa.c:165]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i9 %i_i2 to i64" [poly.c:92->owcpa.c:165]   --->   Operation 137 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%r_coeffs_addr_23 = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 %tmp_i2" [poly.c:92->owcpa.c:165]   --->   Operation 138 'getelementptr' 'r_coeffs_addr_23' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_20 : Operation 139 [2/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_23, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 139 'load' 'r_coeffs_load_7' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_20 : Operation 140 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 140 'br' <Predicate = (exitcond_i2)> <Delay = 1.35>

State 21 <SV = 17> <Delay = 5.54>
ST_21 : Operation 141 [1/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_23, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 141 'load' 'r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_1 = getelementptr [509 x i16]* %x2_coeffs, i64 0, i64 %tmp_i2" [poly.c:92->owcpa.c:165]   --->   Operation 142 'getelementptr' 'liftm_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_7, i16* %liftm_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "br label %7" [poly.c:91->owcpa.c:165]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 17> <Delay = 2.77>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%i_i_i = phi i9 [ %i_16, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 145 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (1.34ns)   --->   "%exitcond_i_i = icmp eq i9 %i_i_i, -3" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 146 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (1.73ns)   --->   "%i_16 = add i9 %i_i_i, 1" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 148 'add' 'i_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %9" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i9 %i_i_i to i64" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 150 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_2 = getelementptr [509 x i16]* %x2_coeffs, i64 0, i64 %tmp_i_i" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 151 'getelementptr' 'liftm_coeffs_addr_2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_22 : Operation 152 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 152 'load' 'liftm_coeffs_load_1' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_22 : Operation 153 [1/1] (1.35ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 153 'br' <Predicate = (exitcond_i_i)> <Delay = 1.35>

State 23 <SV = 18> <Delay = 8.14>
ST_23 : Operation 154 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 154 'load' 'liftm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_195 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 1, i32 11)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 155 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (1.76ns)   --->   "%tmp_1_i_i_cast = sub i11 0, %tmp_195" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 156 'sub' 'tmp_1_i_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i16 %liftm_coeffs_load_1 to i11" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 157 'trunc' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.83ns)   --->   "%tmp_197 = or i11 %tmp_213, %tmp_1_i_i_cast" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 158 'or' 'tmp_197' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_198 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 11, i32 15)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 159 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_198, i11 %tmp_197)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 160 'bitconcatenate' 'tmp_3_i_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i_i, i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 18> <Delay = 2.77>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%i = phi i9 [ %i_17, %10 ], [ 0, %poly_lift.exit.preheader ]"   --->   Operation 163 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %i, -3" [owcpa.c:166]   --->   Operation 164 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 165 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (1.73ns)   --->   "%i_17 = add i9 %i, 1" [owcpa.c:166]   --->   Operation 166 'add' 'i_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %11, label %10" [owcpa.c:166]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %i to i64" [owcpa.c:167]   --->   Operation 168 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [509 x i16]* %x1_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 169 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 170 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_4, align 2" [owcpa.c:167]   --->   Operation 170 'load' 'b_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_3 = getelementptr [509 x i16]* %x2_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 171 'getelementptr' 'liftm_coeffs_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 172 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 172 'load' 'liftm_coeffs_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_24 : Operation 173 [2/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes.1([509 x i16]* %x3_coeffs, [935 x i8]* %secretkey)" [owcpa.c:170]   --->   Operation 173 'call' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 19> <Delay = 7.38>
ST_25 : Operation 174 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_4, align 2" [owcpa.c:167]   --->   Operation 174 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 175 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 175 'load' 'liftm_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 176 [1/1] (1.84ns)   --->   "%tmp_201 = sub i16 %b_coeffs_load_4, %liftm_coeffs_load_2" [owcpa.c:167]   --->   Operation 176 'sub' 'tmp_201' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_214 = trunc i16 %tmp_201 to i11" [owcpa.c:167]   --->   Operation 177 'trunc' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_207_cast = zext i11 %tmp_214 to i16" [owcpa.c:167]   --->   Operation 178 'zext' 'tmp_207_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (2.77ns)   --->   "store i16 %tmp_207_cast, i16* %b_coeffs_addr_4, align 2" [owcpa.c:167]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 19> <Delay = 0.00>
ST_26 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes.1([509 x i16]* %x3_coeffs, [935 x i8]* %secretkey)" [owcpa.c:170]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 20> <Delay = 1.35>
ST_27 : Operation 182 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x4_coeffs, [509 x i16]* %x1_coeffs, [509 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 182 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 21> <Delay = 1.35>
ST_28 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([509 x i16]* %x4_coeffs, [509 x i16]* %x1_coeffs, [509 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%r_coeffs_addr_24 = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 508" [poly.c:57->owcpa.c:171]   --->   Operation 184 'getelementptr' 'r_coeffs_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (1.35ns)   --->   "br label %12" [poly.c:56->owcpa.c:171]   --->   Operation 185 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 22> <Delay = 2.77>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%i_i3 = phi i9 [ 0, %11 ], [ %i_18, %13 ]"   --->   Operation 186 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (1.34ns)   --->   "%exitcond_i3 = icmp eq i9 %i_i3, -3" [poly.c:56->owcpa.c:171]   --->   Operation 187 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 188 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (1.73ns)   --->   "%i_18 = add i9 %i_i3, 1" [poly.c:56->owcpa.c:171]   --->   Operation 189 'add' 'i_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_Sq_mul.exit.preheader, label %13" [poly.c:56->owcpa.c:171]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i9 %i_i3 to i64" [poly.c:57->owcpa.c:171]   --->   Operation 191 'zext' 'tmp_i3' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%r_coeffs_addr_25 = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 %tmp_i3" [poly.c:57->owcpa.c:171]   --->   Operation 192 'getelementptr' 'r_coeffs_addr_25' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_29 : Operation 193 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_25, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 193 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_29 : Operation 194 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_24, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 194 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_29 : Operation 195 [1/1] (1.35ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 195 'br' <Predicate = (exitcond_i3)> <Delay = 1.35>

State 30 <SV = 23> <Delay = 7.38>
ST_30 : Operation 196 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_25, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 196 'load' 'r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_30 : Operation 197 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_24, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 197 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_30 : Operation 198 [1/1] (1.84ns)   --->   "%tmp_i3_44 = sub i16 %r_coeffs_load_8, %r_coeffs_load_9" [poly.c:57->owcpa.c:171]   --->   Operation 198 'sub' 'tmp_i3_44' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i16 %tmp_i3_44 to i11" [poly.c:57->owcpa.c:171]   --->   Operation 199 'trunc' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_4_i_cast = zext i11 %tmp_215 to i16" [poly.c:57->owcpa.c:171]   --->   Operation 200 'zext' 'tmp_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (2.77ns)   --->   "store i16 %tmp_4_i_cast, i16* %r_coeffs_addr_25, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "br label %12" [poly.c:56->owcpa.c:171]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 23> <Delay = 2.77>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%i_i4 = phi i9 [ %i_19, %14 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 203 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%t_i = phi i64 [ %t_2, %14 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 204 'phi' 't_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (1.34ns)   --->   "%exitcond_i4 = icmp eq i9 %i_i4, -3" [owcpa.c:12->owcpa.c:184]   --->   Operation 205 'icmp' 'exitcond_i4' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (1.73ns)   --->   "%i_19 = add i9 %i_i4, 1" [owcpa.c:12->owcpa.c:184]   --->   Operation 207 'add' 'i_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4, label %owcpa_check_r.exit, label %14" [owcpa.c:12->owcpa.c:184]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_214_i = zext i9 %i_i4 to i64" [owcpa.c:14->owcpa.c:184]   --->   Operation 209 'zext' 'tmp_214_i' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%r_coeffs_addr_26 = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 %tmp_214_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 210 'getelementptr' 'r_coeffs_addr_26' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_31 : Operation 211 [2/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_26, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 211 'load' 'r_coeffs_load_11' <Predicate = (!exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_31 : Operation 212 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_24, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 212 'load' 'r_coeffs_load_10' <Predicate = (exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 32 <SV = 24> <Delay = 5.37>
ST_32 : Operation 213 [1/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_26, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 213 'load' 'r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_218 = trunc i16 %r_coeffs_load_11 to i11" [owcpa.c:14->owcpa.c:184]   --->   Operation 214 'trunc' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_219 = trunc i16 %r_coeffs_load_11 to i3" [owcpa.c:14->owcpa.c:184]   --->   Operation 215 'trunc' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (1.76ns)   --->   "%tmp_216_i_cast = add i11 1, %tmp_218" [owcpa.c:15->owcpa.c:184]   --->   Operation 216 'add' 'tmp_216_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (1.34ns)   --->   "%tmp_202 = add i3 1, %tmp_219" [owcpa.c:14->owcpa.c:184]   --->   Operation 217 'add' 'tmp_202' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 218 [1/1] (1.34ns)   --->   "%tmp_218_i = add i3 2, %tmp_219" [owcpa.c:16->owcpa.c:184]   --->   Operation 218 'add' 'tmp_218_i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_206)   --->   "%tmp_203 = or i3 %tmp_202, %tmp_218_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 219 'or' 'tmp_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_206)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_203, i32 2)" [owcpa.c:14->owcpa.c:184]   --->   Operation 220 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_206)   --->   "%tmp_204 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %tmp_216_i_cast, i32 3, i32 10)" [owcpa.c:15->owcpa.c:184]   --->   Operation 221 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_206)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i8.i1.i2(i8 %tmp_204, i1 %tmp_220, i2 0)" [owcpa.c:15->owcpa.c:184]   --->   Operation 222 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_206)   --->   "%tmp_221 = trunc i64 %t_i to i11" [owcpa.c:16->owcpa.c:184]   --->   Operation 223 'trunc' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (0.83ns) (out node of the LUT)   --->   "%tmp_206 = or i11 %tmp_221, %tmp" [owcpa.c:16->owcpa.c:184]   --->   Operation 224 'or' 'tmp_206' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_207 = call i53 @_ssdm_op_PartSelect.i53.i64.i32.i32(i64 %t_i, i32 11, i32 63)" [owcpa.c:16->owcpa.c:184]   --->   Operation 225 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%t_2 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 %tmp_207, i11 %tmp_206)" [owcpa.c:16->owcpa.c:184]   --->   Operation 226 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 24> <Delay = 6.57>
ST_33 : Operation 228 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_24, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 228 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_33 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%tmp_216 = trunc i64 %t_i to i16" [owcpa.c:16->owcpa.c:184]   --->   Operation 229 'trunc' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%tmp_41_i = or i16 %r_coeffs_load_10, %tmp_216" [owcpa.c:18->owcpa.c:184]   --->   Operation 230 'or' 'tmp_41_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%tmp_42_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %t_i, i32 16, i32 63) nounwind" [owcpa.c:16->owcpa.c:184]   --->   Operation 231 'partselect' 'tmp_42_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%t = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_42_i, i16 %tmp_41_i) nounwind" [owcpa.c:18->owcpa.c:184]   --->   Operation 232 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (2.99ns) (out node of the LUT)   --->   "%tmp_i4 = sub i64 0, %t" [owcpa.c:19->owcpa.c:184]   --->   Operation 233 'sub' 'tmp_i4' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_i4, i32 63)" [owcpa.c:184]   --->   Operation 234 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.80ns)   --->   "%fail = or i1 %tmp_217, %tmp_210" [owcpa.c:184]   --->   Operation 235 'or' 'fail' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (1.35ns)   --->   "br label %15" [poly.c:33->owcpa.c:186]   --->   Operation 236 'br' <Predicate = true> <Delay = 1.35>

State 34 <SV = 25> <Delay = 2.77>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%i_i5 = phi i9 [ 0, %owcpa_check_r.exit ], [ %i_20, %16 ]"   --->   Operation 237 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (1.34ns)   --->   "%exitcond_i5 = icmp eq i9 %i_i5, -3" [poly.c:33->owcpa.c:186]   --->   Operation 238 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509) nounwind"   --->   Operation 239 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (1.73ns)   --->   "%i_20 = add i9 %i_i5, 1" [poly.c:33->owcpa.c:186]   --->   Operation 240 'add' 'i_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %poly_trinary_Zq_to_Z3.exit, label %16" [poly.c:33->owcpa.c:186]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i9 %i_i5 to i64" [poly.c:34->owcpa.c:186]   --->   Operation 242 'zext' 'tmp_i5' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%r_coeffs_addr_27 = getelementptr [509 x i16]* %x4_coeffs, i64 0, i64 %tmp_i5" [poly.c:34->owcpa.c:186]   --->   Operation 243 'getelementptr' 'r_coeffs_addr_27' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_34 : Operation 244 [2/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_27, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 244 'load' 'r_coeffs_load_12' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_34 : Operation 245 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([204 x i8]* %rm, i8 0, [509 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 245 'call' <Predicate = (exitcond_i5)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 6.34>
ST_35 : Operation 246 [1/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_27, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 246 'load' 'r_coeffs_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_208 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_12, i32 10, i32 11)" [poly.c:34->owcpa.c:186]   --->   Operation 247 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_222 = trunc i16 %r_coeffs_load_12 to i2" [poly.c:34->owcpa.c:186]   --->   Operation 248 'trunc' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.80ns)   --->   "%tmp_7_i_cast = xor i2 %tmp_222, %tmp_208" [poly.c:34->owcpa.c:186]   --->   Operation 249 'xor' 'tmp_7_i_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_8_i_cast = zext i2 %tmp_7_i_cast to i16" [poly.c:34->owcpa.c:186]   --->   Operation 250 'zext' 'tmp_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (2.77ns)   --->   "store i16 %tmp_8_i_cast, i16* %r_coeffs_addr_27, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 251 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "br label %15" [poly.c:33->owcpa.c:186]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 26> <Delay = 0.00>
ST_36 : Operation 253 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([204 x i8]* %rm, i8 0, [509 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 253 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "ret i1 %fail" [owcpa.c:189]   --->   Operation 254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ secretkey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x1_coeffs           (alloca           ) [ 0011111111111111111111111111100000000]
x2_coeffs           (alloca           ) [ 0011111111111111111111111100000000000]
x3_coeffs           (alloca           ) [ 0011111111111111111111111111100000000]
x4_coeffs           (alloca           ) [ 0011111111111111111111111111111111111]
StgValue_42         (call             ) [ 0000000000000000000000000000000000000]
b_coeffs_addr       (getelementptr    ) [ 0000110000000000000000000000000000000]
StgValue_44         (store            ) [ 0000000000000000000000000000000000000]
StgValue_45         (br               ) [ 0001110000000000000000000000000000000]
tmp_i               (phi              ) [ 0000100000000000000000000000000000000]
i_i                 (phi              ) [ 0000100000000000000000000000000000000]
exitcond_i          (icmp             ) [ 0000110000000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_12                (add              ) [ 0001110000000000000000000000000000000]
StgValue_51         (br               ) [ 0000000000000000000000000000000000000]
tmp_196_i           (zext             ) [ 0000000000000000000000000000000000000]
b_coeffs_addr_3     (getelementptr    ) [ 0000010000000000000000000000000000000]
tmp_i_cast          (sub              ) [ 0000000000000000000000000000000000000]
tmp_195_i_cast      (zext             ) [ 0000000000000000000000000000000000000]
StgValue_58         (store            ) [ 0000000000000000000000000000000000000]
b_coeffs_load       (load             ) [ 0000000000000000000000000000000000000]
b_coeffs_load_3     (load             ) [ 0000000000000000000000000000000000000]
tmp_199             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_200             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_197_i           (add              ) [ 0000000000000000000000000000000000000]
StgValue_65         (store            ) [ 0000000000000000000000000000000000000]
phitmp              (add              ) [ 0001110000000000000000000000000000000]
StgValue_67         (br               ) [ 0001110000000000000000000000000000000]
StgValue_68         (call             ) [ 0000000000000000000000000000000000000]
StgValue_69         (br               ) [ 0000001110000000000000000000000000000]
i_i6                (phi              ) [ 0000000100000000000000000000000000000]
exitcond_i7         (icmp             ) [ 0000000110000000000000000000000000000]
empty_38            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_13                (add              ) [ 0000001110000000000000000000000000000]
StgValue_74         (br               ) [ 0000000000000000000000000000000000000]
tmp_i8              (zext             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_addr   (getelementptr    ) [ 0000000010000000000000000000000000000]
liftm_coeffs_load   (load             ) [ 0000000000000000000000000000000000000]
tmp_185             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_1_i_cast        (sub              ) [ 0000000000000000000000000000000000000]
tmp_205             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_187             (or               ) [ 0000000000000000000000000000000000000]
tmp_188             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_3_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000]
StgValue_86         (store            ) [ 0000000000000000000000000000000000000]
StgValue_87         (br               ) [ 0000001110000000000000000000000000000]
StgValue_88         (call             ) [ 0000000000000000000000000000000000000]
StgValue_90         (call             ) [ 0000000000000000000000000000000000000]
StgValue_92         (call             ) [ 0000000000000000000000000000000000000]
StgValue_94         (call             ) [ 0000000000000000000000000000000000000]
StgValue_96         (call             ) [ 0000000000000000000000000000000000000]
StgValue_97         (br               ) [ 0000000000000000011100000000000000000]
p1_i                (phi              ) [ 0000000000000000001100000000000000000]
i_i1                (phi              ) [ 0000000000000000001000000000000000000]
m1_i                (phi              ) [ 0000000000000000001100000000000000000]
exitcond_i1         (icmp             ) [ 0000000000000000001100000000000000000]
empty_39            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_14                (add              ) [ 0000000000000000011100000000000000000]
StgValue_104        (br               ) [ 0000000000000000000000000000000000000]
tmp_225_i           (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr       (getelementptr    ) [ 0000000000000000000100000000000000000]
p1_i_cast           (zext             ) [ 0000000000000000000000000000000000000]
m1_i_cast9          (zext             ) [ 0000000000000000000000000000000000000]
tmp_i1              (xor              ) [ 0000000000000000000000000000000000000]
tmp_47_i            (add              ) [ 0000000000000000000000000000000000000]
tmp_189             (add              ) [ 0000000000000000000000000000000000000]
tmp_48_i            (xor              ) [ 0000000000000000000000000000000000000]
tmp_190             (xor              ) [ 0000000000000000000000000000000000000]
tmp_191             (or               ) [ 0000000000000000000000000000000000000]
tmp_209             (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_49_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_49_i_cast       (zext             ) [ 0000000000000000000000000000000000000]
tmp_51_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
t_cast              (zext             ) [ 0000000000000000000000000000000000000]
tmp_223_i           (sub              ) [ 0000000000000000000000000000000000000]
tmp_210             (bitselect        ) [ 0000000000000000000011111111111111000]
StgValue_123        (br               ) [ 0000000000000000001111000000000000000]
r_coeffs_load       (load             ) [ 0000000000000000000000000000000000000]
tmp_211             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_226_i_cast      (zext             ) [ 0000000000000000000000000000000000000]
p1                  (add              ) [ 0000000000000000011100000000000000000]
tmp_212             (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_228_i_cast      (zext             ) [ 0000000000000000000000000000000000000]
m1                  (add              ) [ 0000000000000000011100000000000000000]
StgValue_131        (br               ) [ 0000000000000000011100000000000000000]
i_i2                (phi              ) [ 0000000000000000000010000000000000000]
exitcond_i2         (icmp             ) [ 0000000000000000000011000000000000000]
empty_40            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_15                (add              ) [ 0000000000000000001011000000000000000]
StgValue_136        (br               ) [ 0000000000000000000000000000000000000]
tmp_i2              (zext             ) [ 0000000000000000000001000000000000000]
r_coeffs_addr_23    (getelementptr    ) [ 0000000000000000000001000000000000000]
StgValue_140        (br               ) [ 0000000000000000000011110000000000000]
r_coeffs_load_7     (load             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000]
StgValue_143        (store            ) [ 0000000000000000000000000000000000000]
StgValue_144        (br               ) [ 0000000000000000001011000000000000000]
i_i_i               (phi              ) [ 0000000000000000000000100000000000000]
exitcond_i_i        (icmp             ) [ 0000000000000000000000110000000000000]
empty_41            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_16                (add              ) [ 0000000000000000000010110000000000000]
StgValue_149        (br               ) [ 0000000000000000000000000000000000000]
tmp_i_i             (zext             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_addr_2 (getelementptr    ) [ 0000000000000000000000010000000000000]
StgValue_153        (br               ) [ 0000000000000000000000111100000000000]
liftm_coeffs_load_1 (load             ) [ 0000000000000000000000000000000000000]
tmp_195             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_1_i_i_cast      (sub              ) [ 0000000000000000000000000000000000000]
tmp_213             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_197             (or               ) [ 0000000000000000000000000000000000000]
tmp_198             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_3_i_i           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
StgValue_161        (store            ) [ 0000000000000000000000000000000000000]
StgValue_162        (br               ) [ 0000000000000000000010110000000000000]
i                   (phi              ) [ 0000000000000000000000001000000000000]
exitcond            (icmp             ) [ 0000000000000000000000001100000000000]
empty_42            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_17                (add              ) [ 0000000000000000000000101100000000000]
StgValue_167        (br               ) [ 0000000000000000000000000000000000000]
tmp_s               (zext             ) [ 0000000000000000000000000000000000000]
b_coeffs_addr_4     (getelementptr    ) [ 0000000000000000000000000100000000000]
liftm_coeffs_addr_3 (getelementptr    ) [ 0000000000000000000000000100000000000]
b_coeffs_load_4     (load             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_load_2 (load             ) [ 0000000000000000000000000000000000000]
tmp_201             (sub              ) [ 0000000000000000000000000000000000000]
tmp_214             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_207_cast        (zext             ) [ 0000000000000000000000000000000000000]
StgValue_179        (store            ) [ 0000000000000000000000000000000000000]
StgValue_180        (br               ) [ 0000000000000000000000101100000000000]
StgValue_181        (call             ) [ 0000000000000000000000000000000000000]
StgValue_183        (call             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_24    (getelementptr    ) [ 0000000000000000000000000000011111000]
StgValue_185        (br               ) [ 0000000000000000000000000000111000000]
i_i3                (phi              ) [ 0000000000000000000000000000010000000]
exitcond_i3         (icmp             ) [ 0000000000000000000000000000011000000]
empty_43            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_18                (add              ) [ 0000000000000000000000000000111000000]
StgValue_190        (br               ) [ 0000000000000000000000000000000000000]
tmp_i3              (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_25    (getelementptr    ) [ 0000000000000000000000000000001000000]
StgValue_195        (br               ) [ 0000000000000000000000000000011110000]
r_coeffs_load_8     (load             ) [ 0000000000000000000000000000000000000]
r_coeffs_load_9     (load             ) [ 0000000000000000000000000000000000000]
tmp_i3_44           (sub              ) [ 0000000000000000000000000000000000000]
tmp_215             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_4_i_cast        (zext             ) [ 0000000000000000000000000000000000000]
StgValue_201        (store            ) [ 0000000000000000000000000000000000000]
StgValue_202        (br               ) [ 0000000000000000000000000000111000000]
i_i4                (phi              ) [ 0000000000000000000000000000000100000]
t_i                 (phi              ) [ 0000000000000000000000000000000111000]
exitcond_i4         (icmp             ) [ 0000000000000000000000000000000110000]
empty_45            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_19                (add              ) [ 0000000000000000000000000000010110000]
StgValue_208        (br               ) [ 0000000000000000000000000000000000000]
tmp_214_i           (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_26    (getelementptr    ) [ 0000000000000000000000000000000010000]
r_coeffs_load_11    (load             ) [ 0000000000000000000000000000000000000]
tmp_218             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_219             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_216_i_cast      (add              ) [ 0000000000000000000000000000000000000]
tmp_202             (add              ) [ 0000000000000000000000000000000000000]
tmp_218_i           (add              ) [ 0000000000000000000000000000000000000]
tmp_203             (or               ) [ 0000000000000000000000000000000000000]
tmp_220             (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_204             (partselect       ) [ 0000000000000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_221             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_206             (or               ) [ 0000000000000000000000000000000000000]
tmp_207             (partselect       ) [ 0000000000000000000000000000000000000]
t_2                 (bitconcatenate   ) [ 0000000000000000000000000000010110000]
StgValue_227        (br               ) [ 0000000000000000000000000000010110000]
r_coeffs_load_10    (load             ) [ 0000000000000000000000000000000000000]
tmp_216             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_41_i            (or               ) [ 0000000000000000000000000000000000000]
tmp_42_i            (partselect       ) [ 0000000000000000000000000000000000000]
t                   (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_i4              (sub              ) [ 0000000000000000000000000000000000000]
tmp_217             (bitselect        ) [ 0000000000000000000000000000000000000]
fail                (or               ) [ 0000000000000000000000000000000000111]
StgValue_236        (br               ) [ 0000000000000000000000000000000001110]
i_i5                (phi              ) [ 0000000000000000000000000000000000100]
exitcond_i5         (icmp             ) [ 0000000000000000000000000000000000110]
empty_46            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_20                (add              ) [ 0000000000000000000000000000000001110]
StgValue_241        (br               ) [ 0000000000000000000000000000000000000]
tmp_i5              (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_27    (getelementptr    ) [ 0000000000000000000000000000000000010]
r_coeffs_load_12    (load             ) [ 0000000000000000000000000000000000000]
tmp_208             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_222             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_7_i_cast        (xor              ) [ 0000000000000000000000000000000000000]
tmp_8_i_cast        (zext             ) [ 0000000000000000000000000000000000000]
StgValue_251        (store            ) [ 0000000000000000000000000000000000000]
StgValue_252        (br               ) [ 0000000000000000000000000000000001110]
StgValue_253        (call             ) [ 0000000000000000000000000000000000000]
StgValue_254        (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ciphertext">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="secretkey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secretkey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Sq_frombytes"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_frombytes"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_mul"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_to_S3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_mul"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_tobytes"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Sq_frombytes.1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i53.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i53.i11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="x1_coeffs_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1_coeffs/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x2_coeffs_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2_coeffs/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x3_coeffs_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x3_coeffs/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x4_coeffs_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x4_coeffs/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_coeffs_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="9" slack="0"/>
<pin id="154" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
<pin id="156" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_44/3 b_coeffs_load/4 b_coeffs_load_3/4 StgValue_58/4 StgValue_65/5 b_coeffs_load_4/24 StgValue_179/25 "/>
</bind>
</comp>

<comp id="146" class="1004" name="b_coeffs_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_3/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="liftm_coeffs_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="liftm_coeffs_load/7 StgValue_86/8 StgValue_143/21 liftm_coeffs_load_1/22 StgValue_161/23 liftm_coeffs_load_2/24 "/>
</bind>
</comp>

<comp id="169" class="1004" name="r_coeffs_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/18 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="9" slack="0"/>
<pin id="232" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="0"/>
<pin id="234" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_coeffs_load/18 r_coeffs_load_7/20 r_coeffs_load_8/29 r_coeffs_load_9/29 StgValue_201/30 r_coeffs_load_11/31 r_coeffs_load_10/31 r_coeffs_load_12/34 StgValue_251/35 "/>
</bind>
</comp>

<comp id="181" class="1004" name="r_coeffs_addr_23_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_23/20 "/>
</bind>
</comp>

<comp id="188" class="1004" name="liftm_coeffs_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="9" slack="1"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_1/21 "/>
</bind>
</comp>

<comp id="196" class="1004" name="liftm_coeffs_addr_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_2/22 "/>
</bind>
</comp>

<comp id="203" class="1004" name="b_coeffs_addr_4_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_4/24 "/>
</bind>
</comp>

<comp id="210" class="1004" name="liftm_coeffs_addr_3_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_3/24 "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_coeffs_addr_24_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_24/28 "/>
</bind>
</comp>

<comp id="224" class="1004" name="r_coeffs_addr_25_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_25/29 "/>
</bind>
</comp>

<comp id="235" class="1004" name="r_coeffs_addr_26_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_26/31 "/>
</bind>
</comp>

<comp id="242" class="1004" name="r_coeffs_addr_27_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_27/34 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="1"/>
<pin id="251" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_i_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="11" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="1"/>
<pin id="262" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_i_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="9" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_i6_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i6 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_i6_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i6/7 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p1_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p1_i (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="p1_i_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="9" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p1_i/18 "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_i1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="1"/>
<pin id="296" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_i1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="9" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/18 "/>
</bind>
</comp>

<comp id="305" class="1005" name="m1_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="1"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m1_i (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="m1_i_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="9" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m1_i/18 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_i2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="1"/>
<pin id="319" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_i2_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="9" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/20 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_i_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_i_i_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/22 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="1"/>
<pin id="341" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_i3_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="1"/>
<pin id="352" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i3 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_i3_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="9" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i3/29 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_i4_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="1"/>
<pin id="363" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_i4_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/31 "/>
</bind>
</comp>

<comp id="372" class="1005" name="t_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_i (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="t_i_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_i/31 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_i5_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_i5_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/34 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_poly_Sq_frombytes_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_173/24 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_poly_Sq_frombytes_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_poly_S3_frombytes_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_59/4 StgValue_91/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_poly_S3_mul_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="424" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_93/14 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_poly_Rq_to_S3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_89/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_poly_S3_tobytes_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="0"/>
<pin id="437" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_95/16 StgValue_245/34 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_poly_Rq_mul_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="447" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_78/7 StgValue_182/27 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="0" index="3" bw="5" slack="0"/>
<pin id="455" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_185/8 tmp_195/23 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_cast/8 tmp_1_i_i_cast/23 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="5" slack="0"/>
<pin id="471" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_188/8 tmp_198/23 "/>
</bind>
</comp>

<comp id="476" class="1004" name="exitcond_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_12_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_196_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196_i/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_i_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_195_i_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195_i_cast/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_199_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_199/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_200_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_200/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_197_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_197_i/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="phitmp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="11" slack="0"/>
<pin id="522" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="exitcond_i7_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_13_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_i8_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i8/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_205_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_205/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_187_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="11" slack="0"/>
<pin id="549" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_187/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_3_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="5" slack="0"/>
<pin id="555" dir="0" index="2" bw="11" slack="0"/>
<pin id="556" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="exitcond_i1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="0"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/18 "/>
</bind>
</comp>

<comp id="567" class="1004" name="i_14_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/18 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_225_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_225_i/18 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p1_i_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p1_i_cast/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="m1_i_cast9_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m1_i_cast9/18 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_i1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i1/18 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_47_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="0" index="1" bw="9" slack="0"/>
<pin id="595" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47_i/18 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_189_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_189/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_48_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="10" slack="0"/>
<pin id="607" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48_i/18 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_190_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="0" index="1" bw="9" slack="0"/>
<pin id="613" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_190/18 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_191_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_191/18 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_209_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_209/18 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_49_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="9" slack="0"/>
<pin id="634" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_i/18 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_49_i_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_i_cast/18 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_51_i_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="10" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51_i/18 "/>
</bind>
</comp>

<comp id="650" class="1004" name="t_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/18 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_223_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_223_i/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_210_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="33" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_210/18 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_211_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_211/19 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_226_i_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_226_i_cast/19 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="1"/>
<pin id="679" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p1/19 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_212_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_212/19 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_228_i_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_i_cast/19 "/>
</bind>
</comp>

<comp id="694" class="1004" name="m1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="9" slack="1"/>
<pin id="697" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1/19 "/>
</bind>
</comp>

<comp id="700" class="1004" name="exitcond_i2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/20 "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_15_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/20 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_i2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/20 "/>
</bind>
</comp>

<comp id="717" class="1004" name="exitcond_i_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/22 "/>
</bind>
</comp>

<comp id="723" class="1004" name="i_16_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/22 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_i_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/22 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_213_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_213/23 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_197_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="0" index="1" bw="11" slack="0"/>
<pin id="741" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_197/23 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_3_i_i_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="0" index="2" bw="11" slack="0"/>
<pin id="748" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i_i/23 "/>
</bind>
</comp>

<comp id="753" class="1004" name="exitcond_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="0"/>
<pin id="755" dir="0" index="1" bw="9" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/24 "/>
</bind>
</comp>

<comp id="759" class="1004" name="i_17_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="9" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/24 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_s_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_201_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="0" index="1" bw="16" slack="0"/>
<pin id="774" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_201/25 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_214_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_214/25 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_207_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="0"/>
<pin id="783" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_207_cast/25 "/>
</bind>
</comp>

<comp id="786" class="1004" name="exitcond_i3_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="0"/>
<pin id="788" dir="0" index="1" bw="9" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/29 "/>
</bind>
</comp>

<comp id="792" class="1004" name="i_18_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/29 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_i3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/29 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_i3_44_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i3_44/30 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_215_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_215/30 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_4_i_cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="11" slack="0"/>
<pin id="815" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast/30 "/>
</bind>
</comp>

<comp id="818" class="1004" name="exitcond_i4_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="0"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/31 "/>
</bind>
</comp>

<comp id="824" class="1004" name="i_19_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/31 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_214_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_214_i/31 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_218_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_218/32 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_219_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_219/32 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_216_i_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="11" slack="0"/>
<pin id="846" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_216_i_cast/32 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_202_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="3" slack="0"/>
<pin id="852" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_202/32 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_218_i_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="0"/>
<pin id="857" dir="0" index="1" bw="3" slack="0"/>
<pin id="858" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_218_i/32 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_203_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="0"/>
<pin id="863" dir="0" index="1" bw="3" slack="0"/>
<pin id="864" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_203/32 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_220_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="3" slack="0"/>
<pin id="870" dir="0" index="2" bw="3" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_220/32 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_204_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="11" slack="0"/>
<pin id="878" dir="0" index="2" bw="3" slack="0"/>
<pin id="879" dir="0" index="3" bw="5" slack="0"/>
<pin id="880" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_204/32 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="0" index="3" bw="1" slack="0"/>
<pin id="890" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/32 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_221_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="1"/>
<pin id="897" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_221/32 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_206_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="11" slack="0"/>
<pin id="901" dir="0" index="1" bw="11" slack="0"/>
<pin id="902" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_206/32 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_207_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="53" slack="0"/>
<pin id="907" dir="0" index="1" bw="64" slack="1"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="0" index="3" bw="7" slack="0"/>
<pin id="910" dir="1" index="4" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_207/32 "/>
</bind>
</comp>

<comp id="915" class="1004" name="t_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="0"/>
<pin id="917" dir="0" index="1" bw="53" slack="0"/>
<pin id="918" dir="0" index="2" bw="11" slack="0"/>
<pin id="919" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/32 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_216_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_216/33 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_41_i_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="0" index="1" bw="16" slack="0"/>
<pin id="930" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_41_i/33 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_42_i_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="48" slack="0"/>
<pin id="935" dir="0" index="1" bw="64" slack="1"/>
<pin id="936" dir="0" index="2" bw="6" slack="0"/>
<pin id="937" dir="0" index="3" bw="7" slack="0"/>
<pin id="938" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_i/33 "/>
</bind>
</comp>

<comp id="943" class="1004" name="t_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="0" index="1" bw="48" slack="0"/>
<pin id="946" dir="0" index="2" bw="16" slack="0"/>
<pin id="947" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/33 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_i4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="64" slack="0"/>
<pin id="954" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i4/33 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_217_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="64" slack="0"/>
<pin id="960" dir="0" index="2" bw="7" slack="0"/>
<pin id="961" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_217/33 "/>
</bind>
</comp>

<comp id="965" class="1004" name="fail_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="9"/>
<pin id="968" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="fail/33 "/>
</bind>
</comp>

<comp id="970" class="1004" name="exitcond_i5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="9" slack="0"/>
<pin id="972" dir="0" index="1" bw="9" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/34 "/>
</bind>
</comp>

<comp id="976" class="1004" name="i_20_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="9" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/34 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_i5_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="0"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5/34 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_208_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="2" slack="0"/>
<pin id="989" dir="0" index="1" bw="16" slack="0"/>
<pin id="990" dir="0" index="2" bw="5" slack="0"/>
<pin id="991" dir="0" index="3" bw="5" slack="0"/>
<pin id="992" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_208/35 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_222_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="0"/>
<pin id="999" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_222/35 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_7_i_cast_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="2" slack="0"/>
<pin id="1003" dir="0" index="1" bw="2" slack="0"/>
<pin id="1004" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_i_cast/35 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_8_i_cast_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="2" slack="0"/>
<pin id="1009" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_cast/35 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="b_coeffs_addr_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr "/>
</bind>
</comp>

<comp id="1021" class="1005" name="i_12_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="9" slack="0"/>
<pin id="1023" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="b_coeffs_addr_3_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="9" slack="1"/>
<pin id="1028" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="phitmp_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="1"/>
<pin id="1033" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1039" class="1005" name="i_13_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="0"/>
<pin id="1041" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="liftm_coeffs_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="1"/>
<pin id="1046" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="i_14_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="0"/>
<pin id="1054" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="r_coeffs_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="9" slack="1"/>
<pin id="1059" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_210_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="9"/>
<pin id="1064" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_210 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="p1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="9" slack="1"/>
<pin id="1069" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="m1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="9" slack="1"/>
<pin id="1074" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="i_15_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="0"/>
<pin id="1082" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_i2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="1"/>
<pin id="1087" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="r_coeffs_addr_23_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="9" slack="1"/>
<pin id="1092" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_23 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="i_16_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="9" slack="0"/>
<pin id="1100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="liftm_coeffs_addr_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="1"/>
<pin id="1105" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="i_17_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="9" slack="0"/>
<pin id="1113" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="b_coeffs_addr_4_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="9" slack="1"/>
<pin id="1118" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="liftm_coeffs_addr_3_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="1"/>
<pin id="1124" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="r_coeffs_addr_24_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="9" slack="1"/>
<pin id="1129" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_24 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="i_18_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="9" slack="0"/>
<pin id="1137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="r_coeffs_addr_25_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="9" slack="1"/>
<pin id="1142" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_25 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="i_19_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="9" slack="0"/>
<pin id="1151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="r_coeffs_addr_26_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="9" slack="1"/>
<pin id="1156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_26 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="t_2_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="64" slack="1"/>
<pin id="1161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="fail_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="2"/>
<pin id="1166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fail "/>
</bind>
</comp>

<comp id="1171" class="1005" name="i_20_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="0"/>
<pin id="1173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="r_coeffs_addr_27_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="9" slack="1"/>
<pin id="1178" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="175" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="18" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="4" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="8" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="116" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="0" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="112" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="163" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="464"><net_src comp="16" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="450" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="163" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="264" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="20" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="264" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="264" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="497"><net_src comp="16" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="253" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="507"><net_src comp="139" pin="7"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="139" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="139" pin="7"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="139" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="139" pin=4"/></net>

<net id="523"><net_src comp="508" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="504" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="275" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="275" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="24" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="275" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="545"><net_src comp="163" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="460" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="44" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="466" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="560"><net_src comp="552" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="565"><net_src comp="298" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="298" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="24" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="298" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="581"><net_src comp="286" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="309" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="286" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="309" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="582" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="578" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="286" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="309" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="592" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="598" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="58" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="586" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="604" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="64" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="622" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="616" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="14" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="638" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="70" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="72" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="175" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="282" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="175" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="36" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="305" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="321" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="28" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="321" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="24" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="321" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="721"><net_src comp="332" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="28" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="332" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="24" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="332" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="737"><net_src comp="163" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="460" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="749"><net_src comp="44" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="466" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="738" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="752"><net_src comp="744" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="757"><net_src comp="343" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="28" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="343" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="24" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="343" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="775"><net_src comp="139" pin="7"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="163" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="790"><net_src comp="354" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="28" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="354" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="24" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="354" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="807"><net_src comp="175" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="175" pin="7"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="822"><net_src comp="365" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="28" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="365" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="24" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="365" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="838"><net_src comp="175" pin="7"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="175" pin="7"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="78" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="835" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="80" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="839" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="82" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="839" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="849" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="855" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="84" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="86" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="881"><net_src comp="88" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="843" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="90" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="92" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="891"><net_src comp="94" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="875" pin="4"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="867" pin="3"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="96" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="898"><net_src comp="372" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="885" pin="4"/><net_sink comp="899" pin=1"/></net>

<net id="911"><net_src comp="98" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="372" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="38" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="100" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="920"><net_src comp="102" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="905" pin="4"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="899" pin="2"/><net_sink comp="915" pin=2"/></net>

<net id="926"><net_src comp="372" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="175" pin="7"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="923" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="939"><net_src comp="104" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="372" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="106" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="100" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="948"><net_src comp="108" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="933" pin="4"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="927" pin="2"/><net_sink comp="943" pin=2"/></net>

<net id="955"><net_src comp="10" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="943" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="110" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="100" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="957" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="388" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="28" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="388" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="24" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="388" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="993"><net_src comp="114" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="175" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="92" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="38" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1000"><net_src comp="175" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="987" pin="4"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="1015"><net_src comp="132" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1024"><net_src comp="482" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1029"><net_src comp="146" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1034"><net_src comp="519" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1042"><net_src comp="531" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1047"><net_src comp="157" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1055"><net_src comp="567" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1060"><net_src comp="169" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1065"><net_src comp="660" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1070"><net_src comp="676" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1075"><net_src comp="694" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1083"><net_src comp="706" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1088"><net_src comp="712" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1093"><net_src comp="181" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1101"><net_src comp="723" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1106"><net_src comp="196" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1114"><net_src comp="759" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1119"><net_src comp="203" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1125"><net_src comp="210" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1130"><net_src comp="217" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1138"><net_src comp="792" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1143"><net_src comp="224" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1152"><net_src comp="824" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1157"><net_src comp="235" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1162"><net_src comp="915" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1167"><net_src comp="965" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1174"><net_src comp="976" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1179"><net_src comp="242" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rm | {16 17 34 36 }
	Port: ciphertext | {}
	Port: secretkey | {}
 - Input state : 
	Port: owcpa_dec : ciphertext | {1 2 }
	Port: owcpa_dec : secretkey | {4 6 12 13 24 26 }
  - Chain level:
	State 1
		StgValue_41 : 1
	State 2
	State 3
		StgValue_44 : 1
	State 4
		exitcond_i : 1
		i_12 : 1
		StgValue_51 : 2
		tmp_196_i : 1
		b_coeffs_addr_3 : 2
		b_coeffs_load : 3
		tmp_i_cast : 1
		tmp_195_i_cast : 2
		StgValue_58 : 3
	State 5
		tmp_199 : 1
		tmp_200 : 1
		tmp_197_i : 1
		StgValue_65 : 2
		phitmp : 2
	State 6
	State 7
		exitcond_i7 : 1
		i_13 : 1
		StgValue_74 : 2
		tmp_i8 : 1
		liftm_coeffs_addr : 2
		liftm_coeffs_load : 3
	State 8
		tmp_185 : 1
		tmp_1_i_cast : 2
		tmp_205 : 1
		tmp_187 : 3
		tmp_188 : 1
		tmp_3_i : 3
		StgValue_86 : 4
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		exitcond_i1 : 1
		i_14 : 1
		StgValue_104 : 2
		tmp_225_i : 1
		r_coeffs_addr : 2
		r_coeffs_load : 3
		p1_i_cast : 1
		m1_i_cast9 : 1
		tmp_i1 : 1
		tmp_47_i : 2
		tmp_189 : 1
		tmp_48_i : 3
		tmp_190 : 2
		tmp_191 : 2
		tmp_209 : 3
		tmp_49_i : 4
		tmp_49_i_cast : 5
		tmp_51_i : 6
		t_cast : 7
		tmp_223_i : 8
		tmp_210 : 9
	State 19
		tmp_211 : 1
		tmp_226_i_cast : 2
		p1 : 3
		tmp_212 : 1
		tmp_228_i_cast : 2
		m1 : 3
	State 20
		exitcond_i2 : 1
		i_15 : 1
		StgValue_136 : 2
		tmp_i2 : 1
		r_coeffs_addr_23 : 2
		r_coeffs_load_7 : 3
	State 21
		StgValue_143 : 1
	State 22
		exitcond_i_i : 1
		i_16 : 1
		StgValue_149 : 2
		tmp_i_i : 1
		liftm_coeffs_addr_2 : 2
		liftm_coeffs_load_1 : 3
	State 23
		tmp_195 : 1
		tmp_1_i_i_cast : 2
		tmp_213 : 1
		tmp_197 : 3
		tmp_198 : 1
		tmp_3_i_i : 3
		StgValue_161 : 4
	State 24
		exitcond : 1
		i_17 : 1
		StgValue_167 : 2
		tmp_s : 1
		b_coeffs_addr_4 : 2
		b_coeffs_load_4 : 3
		liftm_coeffs_addr_3 : 2
		liftm_coeffs_load_2 : 3
	State 25
		tmp_201 : 1
		tmp_214 : 2
		tmp_207_cast : 3
		StgValue_179 : 4
	State 26
	State 27
	State 28
	State 29
		exitcond_i3 : 1
		i_18 : 1
		StgValue_190 : 2
		tmp_i3 : 1
		r_coeffs_addr_25 : 2
		r_coeffs_load_8 : 3
	State 30
		tmp_i3_44 : 1
		tmp_215 : 2
		tmp_4_i_cast : 3
		StgValue_201 : 4
	State 31
		exitcond_i4 : 1
		i_19 : 1
		StgValue_208 : 2
		tmp_214_i : 1
		r_coeffs_addr_26 : 2
		r_coeffs_load_11 : 3
	State 32
		tmp_218 : 1
		tmp_219 : 1
		tmp_216_i_cast : 2
		tmp_202 : 2
		tmp_218_i : 2
		tmp_203 : 3
		tmp_220 : 3
		tmp_204 : 3
		tmp : 4
		tmp_206 : 5
		t_2 : 5
	State 33
		tmp_41_i : 1
		t : 1
		tmp_i4 : 2
		tmp_217 : 3
		fail : 4
	State 34
		exitcond_i5 : 1
		i_20 : 1
		StgValue_241 : 2
		tmp_i5 : 1
		r_coeffs_addr_27 : 2
		r_coeffs_load_12 : 3
	State 35
		tmp_208 : 1
		tmp_222 : 1
		tmp_7_i_cast : 2
		tmp_8_i_cast : 2
		StgValue_251 : 3
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_poly_Sq_frombytes_1_fu_395 |    0    | 13.7322 |   242   |   563   |
|          |  grp_poly_Sq_frombytes_fu_402  |    0    | 13.7322 |   242   |   546   |
|          |  grp_poly_S3_frombytes_fu_410  |    0    | 8.81225 |   133   |   715   |
|   call   |     grp_poly_S3_mul_fu_420     |    2    | 8.81225 |   228   |   492   |
|          |    grp_poly_Rq_to_S3_fu_427    |    0    | 5.70525 |   139   |   500   |
|          |   grp_poly_S3_tobytes_fu_433   |    0    |  8.914  |   147   |   343   |
|          |     grp_poly_Rq_mul_fu_443     |    2    |  7.3605 |   184   |   248   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_12_fu_482          |    0    |    0    |    0    |    16   |
|          |        tmp_197_i_fu_512        |    0    |    0    |    0    |    23   |
|          |          phitmp_fu_519         |    0    |    0    |    0    |    18   |
|          |           i_13_fu_531          |    0    |    0    |    0    |    16   |
|          |           i_14_fu_567          |    0    |    0    |    0    |    16   |
|          |         tmp_47_i_fu_592        |    0    |    0    |    0    |    16   |
|          |         tmp_189_fu_598         |    0    |    0    |    0    |    16   |
|          |            p1_fu_676           |    0    |    0    |    0    |    16   |
|    add   |            m1_fu_694           |    0    |    0    |    0    |    16   |
|          |           i_15_fu_706          |    0    |    0    |    0    |    16   |
|          |           i_16_fu_723          |    0    |    0    |    0    |    16   |
|          |           i_17_fu_759          |    0    |    0    |    0    |    16   |
|          |           i_18_fu_792          |    0    |    0    |    0    |    16   |
|          |           i_19_fu_824          |    0    |    0    |    0    |    16   |
|          |      tmp_216_i_cast_fu_843     |    0    |    0    |    0    |    18   |
|          |         tmp_202_fu_849         |    0    |    0    |    0    |    12   |
|          |        tmp_218_i_fu_855        |    0    |    0    |    0    |    12   |
|          |           i_20_fu_976          |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_460           |    0    |    0    |    0    |    18   |
|          |        tmp_i_cast_fu_493       |    0    |    0    |    0    |    18   |
|    sub   |        tmp_223_i_fu_654        |    0    |    0    |    0    |    39   |
|          |         tmp_201_fu_771         |    0    |    0    |    0    |    23   |
|          |        tmp_i3_44_fu_803        |    0    |    0    |    0    |    23   |
|          |          tmp_i4_fu_951         |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        exitcond_i_fu_476       |    0    |    0    |    0    |    13   |
|          |       exitcond_i7_fu_525       |    0    |    0    |    0    |    13   |
|          |       exitcond_i1_fu_561       |    0    |    0    |    0    |    13   |
|          |       exitcond_i2_fu_700       |    0    |    0    |    0    |    13   |
|   icmp   |       exitcond_i_i_fu_717      |    0    |    0    |    0    |    13   |
|          |         exitcond_fu_753        |    0    |    0    |    0    |    13   |
|          |       exitcond_i3_fu_786       |    0    |    0    |    0    |    13   |
|          |       exitcond_i4_fu_818       |    0    |    0    |    0    |    13   |
|          |       exitcond_i5_fu_970       |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_187_fu_546         |    0    |    0    |    0    |    11   |
|          |         tmp_191_fu_616         |    0    |    0    |    0    |    9    |
|          |         tmp_197_fu_738         |    0    |    0    |    0    |    11   |
|    or    |         tmp_203_fu_861         |    0    |    0    |    0    |    3    |
|          |         tmp_206_fu_899         |    0    |    0    |    0    |    11   |
|          |         tmp_41_i_fu_927        |    0    |    0    |    0    |    16   |
|          |           fail_fu_965          |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_i1_fu_586         |    0    |    0    |    0    |    9    |
|    xor   |         tmp_48_i_fu_604        |    0    |    0    |    0    |    10   |
|          |         tmp_190_fu_610         |    0    |    0    |    0    |    9    |
|          |      tmp_7_i_cast_fu_1001      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_450           |    0    |    0    |    0    |    0    |
|          |           grp_fu_466           |    0    |    0    |    0    |    0    |
|partselect|         tmp_204_fu_875         |    0    |    0    |    0    |    0    |
|          |         tmp_207_fu_905         |    0    |    0    |    0    |    0    |
|          |         tmp_42_i_fu_933        |    0    |    0    |    0    |    0    |
|          |         tmp_208_fu_987         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        tmp_196_i_fu_488        |    0    |    0    |    0    |    0    |
|          |      tmp_195_i_cast_fu_499     |    0    |    0    |    0    |    0    |
|          |          tmp_i8_fu_537         |    0    |    0    |    0    |    0    |
|          |        tmp_225_i_fu_573        |    0    |    0    |    0    |    0    |
|          |        p1_i_cast_fu_578        |    0    |    0    |    0    |    0    |
|          |        m1_i_cast9_fu_582       |    0    |    0    |    0    |    0    |
|          |      tmp_49_i_cast_fu_638      |    0    |    0    |    0    |    0    |
|          |          t_cast_fu_650         |    0    |    0    |    0    |    0    |
|          |      tmp_226_i_cast_fu_672     |    0    |    0    |    0    |    0    |
|   zext   |      tmp_228_i_cast_fu_690     |    0    |    0    |    0    |    0    |
|          |          tmp_i2_fu_712         |    0    |    0    |    0    |    0    |
|          |         tmp_i_i_fu_729         |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_765          |    0    |    0    |    0    |    0    |
|          |       tmp_207_cast_fu_781      |    0    |    0    |    0    |    0    |
|          |          tmp_i3_fu_798         |    0    |    0    |    0    |    0    |
|          |       tmp_4_i_cast_fu_813      |    0    |    0    |    0    |    0    |
|          |        tmp_214_i_fu_830        |    0    |    0    |    0    |    0    |
|          |          tmp_i5_fu_982         |    0    |    0    |    0    |    0    |
|          |      tmp_8_i_cast_fu_1007      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_199_fu_504         |    0    |    0    |    0    |    0    |
|          |         tmp_200_fu_508         |    0    |    0    |    0    |    0    |
|          |         tmp_205_fu_542         |    0    |    0    |    0    |    0    |
|          |         tmp_211_fu_668         |    0    |    0    |    0    |    0    |
|          |         tmp_213_fu_734         |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_214_fu_777         |    0    |    0    |    0    |    0    |
|          |         tmp_215_fu_809         |    0    |    0    |    0    |    0    |
|          |         tmp_218_fu_835         |    0    |    0    |    0    |    0    |
|          |         tmp_219_fu_839         |    0    |    0    |    0    |    0    |
|          |         tmp_221_fu_895         |    0    |    0    |    0    |    0    |
|          |         tmp_216_fu_923         |    0    |    0    |    0    |    0    |
|          |         tmp_222_fu_997         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_3_i_fu_552         |    0    |    0    |    0    |    0    |
|          |         tmp_49_i_fu_630        |    0    |    0    |    0    |    0    |
|          |         tmp_51_i_fu_642        |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_3_i_i_fu_744        |    0    |    0    |    0    |    0    |
|          |           tmp_fu_885           |    0    |    0    |    0    |    0    |
|          |           t_2_fu_915           |    0    |    0    |    0    |    0    |
|          |            t_fu_943            |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_209_fu_622         |    0    |    0    |    0    |    0    |
|          |         tmp_210_fu_660         |    0    |    0    |    0    |    0    |
| bitselect|         tmp_212_fu_682         |    0    |    0    |    0    |    0    |
|          |         tmp_220_fu_867         |    0    |    0    |    0    |    0    |
|          |         tmp_217_fu_957         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    4    | 67.0686 |   1315  |   4100  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|x1_coeffs|    1   |    0   |    0   |
|x2_coeffs|    1   |    0   |    0   |
|x3_coeffs|    1   |    0   |    0   |
|x4_coeffs|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  b_coeffs_addr_3_reg_1026  |    9   |
|  b_coeffs_addr_4_reg_1116  |    9   |
|   b_coeffs_addr_reg_1012   |    9   |
|        fail_reg_1164       |    1   |
|        i_12_reg_1021       |    9   |
|        i_13_reg_1039       |    9   |
|        i_14_reg_1052       |    9   |
|        i_15_reg_1080       |    9   |
|        i_16_reg_1098       |    9   |
|        i_17_reg_1111       |    9   |
|        i_18_reg_1135       |    9   |
|        i_19_reg_1149       |    9   |
|        i_20_reg_1171       |    9   |
|        i_i1_reg_294        |    9   |
|        i_i2_reg_317        |    9   |
|        i_i3_reg_350        |    9   |
|        i_i4_reg_361        |    9   |
|        i_i5_reg_384        |    9   |
|        i_i6_reg_271        |    9   |
|        i_i_i_reg_328       |    9   |
|         i_i_reg_260        |    9   |
|          i_reg_339         |    9   |
|liftm_coeffs_addr_2_reg_1103|    9   |
|liftm_coeffs_addr_3_reg_1122|    9   |
| liftm_coeffs_addr_reg_1044 |    9   |
|        m1_i_reg_305        |    9   |
|         m1_reg_1072        |    9   |
|        p1_i_reg_282        |    9   |
|         p1_reg_1067        |    9   |
|       phitmp_reg_1031      |   11   |
|  r_coeffs_addr_23_reg_1090 |    9   |
|  r_coeffs_addr_24_reg_1127 |    9   |
|  r_coeffs_addr_25_reg_1140 |    9   |
|  r_coeffs_addr_26_reg_1154 |    9   |
|  r_coeffs_addr_27_reg_1176 |    9   |
|   r_coeffs_addr_reg_1057   |    9   |
|        t_2_reg_1159        |   64   |
|         t_i_reg_372        |   64   |
|      tmp_210_reg_1062      |    1   |
|       tmp_i2_reg_1085      |   64   |
|        tmp_i_reg_249       |   11   |
+----------------------------+--------+
|            Total           |   522  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_139      |  p0  |   5  |   9  |   45   ||    27   |
|       grp_access_fu_139      |  p1  |   3  |  16  |   48   ||    15   |
|       grp_access_fu_139      |  p2  |   3  |   0  |    0   ||    15   |
|       grp_access_fu_163      |  p0  |   7  |   9  |   63   ||    38   |
|       grp_access_fu_163      |  p1  |   3  |  16  |   48   ||    15   |
|       grp_access_fu_175      |  p0  |   8  |   9  |   72   ||    41   |
|       grp_access_fu_175      |  p2  |   4  |   0  |    0   ||    21   |
|         p1_i_reg_282         |  p0  |   2  |   9  |   18   ||    9    |
|         m1_i_reg_305         |  p0  |   2  |   9  |   18   ||    9    |
|          t_i_reg_372         |  p0  |   2  |  64  |   128  ||    9    |
| grp_poly_S3_frombytes_fu_410 |  p3  |   2  |   8  |   16   |
|  grp_poly_S3_tobytes_fu_433  |  p2  |   2  |   8  |   16   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   472  || 17.8931 ||   199   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   67   |  1315  |  4100  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   199  |
|  Register |    -   |    -   |    -   |   522  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   84   |  1837  |  4299  |
+-----------+--------+--------+--------+--------+--------+
