"VID1"	,	L_65
CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_262
dss_feat_get_num_mgrs	,	F_13
DSS_VENC_TV_CLK	,	V_385
ipc	,	V_365
"VID2"	,	L_66
DISPC_OVL_TABLE_BA	,	V_446
DISPC_IRQSTATUS	,	V_45
"timeout waiting for digit out to %s\n"	,	L_41
"failed to set up scaling, "	,	L_28
use_fifomerge	,	V_173
OMAP_DSS_COLOR_NV12	,	V_108
dispc_ovl_set_rotation_attrs	,	F_162
size	,	V_159
accu	,	V_207
irq_mask	,	V_304
cur_ld	,	V_455
IRQ_NONE	,	V_480
DISPC_OVL_BA1_UV	,	F_96
OVL_PICTURE_SIZE	,	F_40
new_delta	,	V_462
dispc_ovl_set_accu_uv	,	F_157
dispc_ovl_setup	,	F_186
dispc_runtime_resume	,	F_293
rcb	,	V_79
"dispc fclk source = %s (%s)\n"	,	L_55
DISPC_OVL_ACCU2_0	,	F_153
dispc_ovl_set_scale_coef	,	F_82
calc_tiler_rotation_offset	,	F_167
DISPC_OVL_ACCU2_1	,	F_155
DISPC_IRQ_VID1_FIFO_UNDERFLOW	,	V_491
CPR_COEF_R	,	F_24
rcr	,	V_78
DISPC_IRQ_SYNC_LOST_DIGIT	,	V_46
h	,	V_67
i	,	V_16
irq	,	V_300
j	,	V_17
DISPC_MGR_FLD_TFTDATALINES	,	V_337
l	,	V_228
m	,	V_107
CPR_COEF_B	,	F_26
r	,	V_47
s	,	V_389
t	,	V_252
CPR_COEF_G	,	F_25
v	,	V_75
rotation_type	,	V_128
x	,	T_3
y	,	T_4
VID1_END_WIN	,	V_411
dispc_ovl_enable_zorder_planes	,	F_105
dss_debugfs_create_file	,	F_288
OMAP_DSS_DISPLAY_ACTIVE	,	V_504
dispc_ovl_write_firh2_reg	,	F_75
isr	,	V_469
dss_clk	,	V_379
"lck\t\t%-16lulck div\t%u\n"	,	L_52
dev_dbg	,	F_287
enable_bit	,	V_52
DS	,	V_254
reg	,	V_13
omap_channel	,	V_5
FEAT_HANDLE_UV_SEPARATE	,	V_36
dispc_ovl_set_scaling	,	F_161
ovl_fifo_size	,	V_176
OMAP_DSS_COLOR_ARGB32	,	V_119
ret	,	V_471
FEAT_PARAM_DOWNSCALE	,	V_272
screen_width	,	V_241
rev	,	V_513
OMAP_DSS_COLOR_YUV2	,	V_117
dss_feat_get_num_ovls	,	F_27
OMAP_DSS_COLOR_CLUT4	,	V_125
dispc_mgr_enable_cpr	,	F_126
FEAT_ALPHA_FIXED_ZORDER	,	V_22
OMAP_DSS_COLOR_CLUT2	,	V_124
OMAP_DSS_COLOR_CLUT1	,	V_123
OMAP_DSS_COLOR_CLUT8	,	V_126
DATA_CYCLE1	,	F_21
DATA_CYCLE2	,	F_22
spin_unlock_irqrestore	,	F_203
DATA_CYCLE3	,	F_23
FEAT_CORE_CLK_DIV	,	V_38
dispc_mgr_enable_digit_out	,	F_199
OVL_ATTRIBUTES	,	F_32
DISPC_IRQ_VID3_FIFO_UNDERFLOW	,	V_493
dispc_read_reg	,	F_3
pixinc	,	F_164
DISPC_OVL_PRELOAD	,	V_444
omap_dss_trans_key_type	,	V_323
decim_y	,	V_277
pcd	,	V_383
OMAP_DSS_COLOR_ARGB16	,	V_112
DISPC_IRQ_FRAMEDONETV	,	V_310
FRAMEDONE	,	V_400
fifo_underflow_bits	,	V_489
orig_height	,	V_196
"dispc"	,	L_84
timings	,	V_351
pck	,	V_460
end	,	V_161
OMAP_DSS_ROT_DMA	,	V_292
"%d,%d %dx%d -&gt; %dx%d\n"	,	L_35
"%s clk source = %s (%s)\n"	,	L_51
dispc_ovl_set_vid_accu1	,	F_150
is_on	,	V_299
spin_unlock	,	F_261
omap_dss_get_num_overlays	,	F_121
dispc_ovl_set_vid_accu0	,	F_148
decim_x	,	V_276
req_pck	,	V_447
"ctx_loss_count: saved %d, current %d\n"	,	L_4
dispc_fclk_rate	,	F_172
OMAP_DSS_COLOR_ARGB16_1555	,	V_114
lclk	,	V_256
dispc_mgr_lclk_rate	,	F_171
channel	,	V_6
"- DISPC -\n"	,	L_54
dispc_ovl_setup_global_alpha	,	F_107
FEAT_FIR_COEF_V	,	V_35
dispc_mgr_set_cpr_coef	,	F_127
in_width	,	V_279
hsync_level	,	V_356
tmp	,	V_267
clk_put	,	F_290
OMAP_DSS_CHANNEL_LCD2	,	V_137
OMAP_DSS_CHANNEL_LCD3	,	V_138
OVL_FIR_COEF_HV2	,	F_53
OVL_ROW_INC	,	F_34
VSYNC2	,	V_420
DISPC_IRQ_GFX_FIFO_UNDERFLOW	,	V_490
omap_dss_device	,	V_500
VSYNC3	,	V_424
OMAP_DSS_COLOR_RGBX32	,	V_121
clk	,	V_516
dss_feat_get_param_max	,	F_182
best_pd	,	V_456
hi_start	,	V_164
x_predecim	,	V_247
omap_dispc_unregister_isr	,	F_197
dss_get_dispc_clk_source	,	F_234
IRQ_HANDLED	,	V_485
partial_alpha_enabled	,	V_332
EVSYNC_EVEN	,	V_402
FEAT_BURST_2D	,	V_129
driver	,	V_505
sync_pclk_edge	,	V_360
FEAT_PARAM_MGR_HEIGHT	,	V_346
num_irqs	,	V_305
hdmi_get_pixel_clock	,	F_240
_dispc_lcd_timings_ok	,	F_223
dispc_save_context	,	F_9
row_inc	,	V_245
out_width	,	V_197
vsw	,	V_347
error_irqs	,	V_483
err	,	V_472
h_coef	,	V_65
dss_feat_get_reg_field	,	F_138
DSS_IO_PAD_MODE_BYPASS	,	V_343
"timeout waiting for FRAME DONE\n"	,	L_38
irqenable	,	V_477
OMAP_DSS_ROT_270	,	V_224
GLOBAL_ALPHA	,	V_24
dispc_coef	,	V_64
_omap_dispc_set_irqs	,	F_202
disable	,	V_506
ilace	,	V_200
onoff	,	V_363
DISPC_POL_FREQ	,	F_229
SIZE_MGR	,	F_16
CONFIG	,	V_20
"(nonactive - pos_x) * pcd = %llu max(0, DS - 2) * width = %d\n"	,	L_18
mode	,	V_320
dispc_mgr_set_timings	,	F_230
dispc_ovl_set_scaling_common	,	F_158
OMAPDSS_DRIVE_SIG_RISING_EDGE	,	V_366
DISPC_OVL_FIR_COEF_H2	,	F_77
haccu	,	V_187
omap_dss_get_num_overlay_managers	,	F_268
dss_has_feature	,	F_12
OMAPDSS_DRIVE_SIG_OPPOSITE_EDGES	,	V_368
DISPC_IRQ_SYNC_LOST2	,	V_509
DISPC_IRQ_SYNC_LOST3	,	V_510
coefs	,	V_146
swap	,	F_185
DISPC_MGR_FLD_FIFOHANDCHECK	,	V_317
dispc_mgr_enable_fifohandcheck	,	F_209
FEAT_ROWREPEATENABLE	,	V_237
DISPC_LINE_STATUS	,	V_435
DISPC_OVL_FIR2	,	F_147
dispc_ovl_set_pic_size	,	F_99
unit	,	V_142
FEAT_REG_FIRVINC	,	V_186
dispc_mgr_get_vsync_irq	,	F_64
"channel %d xres %u yres %u\n"	,	L_45
"request_irq failed\n"	,	L_80
DISPC_OVL_CONV_COEF	,	F_87
lcd	,	V_382
OVL_ACCU0	,	F_41
OVL_ACCU1	,	F_42
calc_dma_rotation_offset	,	F_166
old_mask	,	V_464
dispc_mgr_is_enabled	,	F_204
lck	,	V_459
"enabled"	,	L_13
dsi_get_pll_hsdiv_dispc_rate	,	F_237
"SYNC_LOST on channel %s, restarting the output "	,	L_73
DSSERR	,	F_68
OMAP_DSS_COLOR_RGBX16	,	V_109
"blanking period + ppl = %llu (limit = %u)\n"	,	L_17
"- %s -\n"	,	L_50
framedone_irq	,	V_50
VID2_FIFO_UNDERFLOW	,	V_412
DISPC_OVL_FIR_COEF_HV	,	F_72
GFX_END_WIN	,	V_407
dispc_ovl_write_firv2_reg	,	F_80
"width exceeds maximum width possible"	,	L_23
dispc_runtime_suspend	,	F_292
"VID3"	,	L_67
cpr_enable	,	V_333
devm_request_irq	,	F_282
IS_ERR	,	F_284
spin_lock_init	,	F_276
DIV_ROUND_UP	,	F_169
shift	,	V_101
data_lines	,	V_335
ENOSYS	,	V_48
"with video overlays disabled\n"	,	L_74
dispc_mgr_setup	,	F_218
"OMAP DISPC"	,	L_79
DISPC_MGR_FLD_STALLMODE	,	V_344
stats	,	V_394
DISPC_IRQ_EVSYNC_EVEN	,	V_311
_omap_dispc_initial_config	,	F_274
state	,	V_503
PROG_LINE_NUM	,	V_405
ctx	,	V_44
wait_for_completion_timeout	,	F_195
_enable_digit_out	,	F_198
do_div	,	F_176
dss_io_pad_mode	,	V_338
OVL_BA0_UV	,	F_47
nonactive	,	V_255
paddr	,	V_89
OVL_FIR_COEF_V2	,	F_54
omap_overlay_info	,	V_284
decim_x_min	,	V_283
RR	,	F_58
h1_m	,	V_210
DEFAULT_COLOR	,	F_14
h1_n	,	V_211
DISPC_OVL_BA0	,	F_90
vinc_end	,	V_184
DISPC_OVL_BA1	,	F_92
dispc_ovl_get_channel_out	,	F_117
CONFIG2	,	V_27
CONTROL3	,	V_29
CONFIG3	,	V_30
CONTROL2	,	V_26
OMAP_DSS_COLOR_UYVY	,	V_118
found	,	V_463
"OMAP DISPC rev %d.%d\n"	,	L_83
BUG	,	F_113
DISPC_CONTROL	,	V_301
DISPC_CONFIG2	,	V_438
DISPC_CONFIG3	,	V_440
arg	,	V_470
dss_get_hdmi_venc_clk_source	,	F_200
OVL_SIZE	,	F_31
limits	,	V_258
SR	,	F_11
seq_file	,	V_388
omap_dispc_register_isr	,	F_194
row_repeat	,	V_235
OMAP_DSS_ROT_TILER	,	V_130
ppl	,	V_268
"TV"	,	L_61
dispc_core_clk_rate	,	F_184
field_offset	,	V_242
pre_mult_alpha	,	V_293
"can't get fck\n"	,	L_82
FEAT_REG_VERTICALACCU	,	V_194
ytot	,	V_370
dispc_ovl_enable_replication	,	F_133
"GO bit not down for channel %d\n"	,	L_8
"FIFO UNDERFLOW on %s, disabling the overlay\n"	,	L_72
div_u64	,	F_173
chan2	,	V_132
in_width_max	,	V_281
pclk	,	V_257
mdelay	,	F_267
calc_vrfb_rotation_offset	,	F_165
dss_feat_color_mode_supported	,	F_187
lo_end	,	V_167
interlace	,	V_289
source	,	V_384
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_381
FEAT_FUNCGATED	,	V_511
"current core clk rate = %lu Hz\n"	,	L_27
dispc_ovl_set_pix_inc	,	F_108
OMAP_DSS_COLOR_XRGB16_1555	,	V_122
x_res	,	V_260
platform_get_irq	,	F_281
FEAT_LINEBUFFERSPLIT	,	V_230
DISPC_OVL_FIR	,	F_146
dispc_mgr_enable_lcd_out	,	F_192
SYNC_LOST_DIGIT	,	V_417
dispc_mgr_set_lcd_divisor	,	F_231
clk_get_rate	,	F_235
DISPC_OVL_FIFO_SIZE_STATUS	,	F_139
max_decim_limit	,	V_275
dispc	,	V_3
best_ld	,	V_454
full_range	,	V_86
hbp	,	V_263
name	,	V_55
fir_hinc	,	V_59
color_comp	,	V_63
CONTROL	,	V_19
omap_dispc_isr_t	,	T_9
dispc_ovl_set_scale_param	,	F_156
chroma_hinc	,	V_205
color	,	V_321
FEAT_OMAP3_DSI_FIFO_BUG	,	V_178
accu_yuv	,	V_220
"adjusting for ilace: height %d, pos_y %d, "	,	L_32
caps	,	V_95
cpu_is_omap34xx	,	F_180
OVL_FIFO_THRESHOLD	,	F_33
dispc_dump_clocks	,	F_245
OMAP_DSS_OVL_CAP_SCALE	,	V_282
"dispc_runtime_get\n"	,	L_6
rotation	,	V_199
start	,	V_160
VID3_END_WIN	,	V_415
hor_start	,	V_189
trans_key	,	V_324
FEAT_REG_HORIZONTALACCU	,	V_193
out_height	,	V_198
pm_runtime_put_sync	,	F_63
hinc_start	,	V_181
regfld	,	V_8
FEAT_ATTR2	,	V_37
pck_div	,	V_375
VSYNC	,	V_401
WAKEUP	,	V_418
OVL_ACCU2_0	,	F_50
dispc_ovl_write_firhv_reg	,	F_71
accu_nv12	,	V_218
DISPC_CAPABLE	,	V_434
OVL_ACCU2_1	,	F_51
dispc_mgr_get_framedone_irq	,	F_65
DISPC_OVL_ATTRIBUTES	,	F_88
SYNC_LOST	,	V_416
fifo_low	,	V_171
scale_y	,	V_232
vaccu	,	V_188
scale_x	,	V_231
OMAP_DSS_OVL_CAP_ZORDER	,	V_96
omap_dispc_isr_data	,	V_465
mgr_desc	,	V_11
fbh	,	V_250
manual_update	,	V_174
dispc_mgr_set_size	,	F_134
hfp	,	V_261
dispc_ovl_calc_scaling	,	F_181
unhandled_errors	,	V_479
ACBIAS_COUNT_STAT3	,	V_425
"required core clk rate = %lu Hz\n"	,	L_26
ACBIAS_COUNT_STAT2	,	V_421
go_bit	,	V_53
fbw	,	V_249
color_mode_to_bpp	,	F_163
dispc_configure_burst_sizes	,	F_120
dss_feat_get_burst_size_unit	,	F_123
lcd_clk_src	,	V_391
flags	,	V_306
DISPC_OVL_FIR_COEF_V2	,	F_81
dispc_find_clk_divs	,	F_252
init_completion	,	F_193
fck	,	V_448
accu_nv12_ilace	,	V_219
FEAT_RESIZECONF	,	V_229
"calc_rot(%d): scrw %d, %dx%d\n"	,	L_15
low	,	V_15
pm_runtime_disable	,	F_289
DISPC_OVL_PIXEL_INC	,	F_109
dispc_ovl_write_firhv2_reg	,	F_78
OMAP_DSS_ROT_0	,	V_221
"FIFO merge %s\n"	,	L_12
platform_driver_probe	,	F_295
IRQENABLE	,	V_18
error_work	,	V_484
vidrot	,	V_236
DISPC_REVISION	,	V_430
dispc_mgr_set_clock_div	,	F_255
width	,	V_90
__exit	,	T_12
DISPC_MAX_NR_ISRS	,	V_467
chan	,	V_131
"\n"	,	L_71
trans_key_type	,	V_330
OMAP_DSS_COLOR_RGB12U	,	V_111
omap_dss_load_mode	,	V_319
dispc_ovl_set_ba1_uv	,	F_95
lck_div	,	V_374
dispc_runtime_put	,	F_62
"hsync %luHz, vsync %luHz\n"	,	L_49
DISPC_OVL_FIFO_THRESHOLD	,	F_142
dispc_dump_irqs	,	F_246
OMAP_DSS_CLK_SRC_FCK	,	V_378
omap_dss_cpr_coefs	,	V_145
vinc	,	V_180
DSSDBG	,	F_10
dispc_ovl_set_fifo_threshold	,	F_141
p_names	,	V_429
REG_FLD_MOD	,	F_8
pixels	,	V_238
cconv	,	V_287
dispc_ovl_get_fifo_size	,	F_140
burst_size	,	V_140
"lck = %lu (%u)\n"	,	L_68
isr_data	,	V_466
FEAT_LCDENABLEPOL	,	V_314
y_predecim	,	V_248
OVL_FIR_COEF_HV	,	F_44
FEAT_ALPHA_FREE_ZORDER	,	V_23
dispc_mgr_get_lcd_divisor	,	F_233
dispc_mgr_timings_ok	,	F_225
DIVISORo	,	F_20
dispc_ovl_set_row_inc	,	F_110
IORESOURCE_MEM	,	V_517
v0_m	,	V_212
v0_n	,	V_213
pm_runtime_enable	,	F_286
dispc_enable_sidle	,	F_272
devm_ioremap	,	F_279
WARN_ON	,	F_61
DISPC_TRANS_COLOR	,	F_215
irq_stats_lock	,	V_395
"failed to unregister FRAMEDONE isr\n"	,	L_39
OVL_FIR_COEF_H2	,	F_52
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA	,	V_98
dispc_calc_clock_rates	,	F_254
hi_end	,	V_165
plane	,	V_57
dispc_disable_sidle	,	F_273
dss_debug	,	V_482
omap_color_component	,	V_62
fifo_high	,	V_172
err_runtime_get	,	V_521
dss_get_lcd_clk_source	,	F_238
dev	,	V_42
five_taps	,	V_61
print_irq_status	,	F_257
hc2_vc1	,	V_71
mirroring	,	V_234
"platform_get_irq failed\n"	,	L_78
color_mode	,	V_106
DISPC_IRQ_VID2_FIFO_UNDERFLOW	,	V_492
omap_dispchw_driver	,	V_522
frame_height	,	V_288
"context saved, ctx_loss_count %d\n"	,	L_2
omap_overlay	,	V_93
DISPC_IRQ_EVSYNC_ODD	,	V_312
dispc_lcd_enable_signal	,	F_207
OVL_FIR2	,	F_49
bcb	,	V_85
bb	,	V_158
mirror	,	V_240
bg	,	V_157
timings_ok	,	V_352
bcr	,	V_84
br	,	V_156
dispc_ovl_configure_burst_type	,	F_114
dispc_write_reg	,	F_1
dispc_runtime_get	,	F_59
frame_done_completion	,	V_298
EBUSY	,	V_473
by	,	V_83
FEAT_MGR_LCD2	,	V_25
dispc_mgr_set_trans_key	,	F_214
__raw_readl	,	F_4
FEAT_MGR_LCD3	,	V_28
_enable_lcd_out	,	F_191
INIT_WORK	,	F_277
dispc_ovl_compute_fifo_thresholds	,	F_144
check_horiz_timing_omap3	,	F_168
completion	,	V_296
DISPC_OVL_ROW_INC	,	F_111
ch	,	V_322
dispc_mgr_enable_trans_key	,	F_216
registered_isr	,	V_468
"pck %u\n"	,	L_46
ct	,	V_88
sync_lost_irq	,	V_499
"Gamma table enabling for TV not yet supported"	,	L_10
DISPC_OVL_ATTRIBUTES2	,	F_160
jiffies	,	V_398
"GO %s\n"	,	L_9
p_uv_addr	,	V_290
dispc_disable_isr	,	F_189
platform_device	,	V_376
"fck\t\t%-16lu\n"	,	L_56
dispc_ovl_set_vid_size	,	F_102
"dispc_irq"	,	L_85
omap_dss_signal_level	,	V_354
dispc_dump_clocks_channel	,	F_241
FEAT_REG_FIFOHIGHTHRESHOLD	,	V_168
FEAT_REG_FIRHINC	,	V_185
DUMPREG	,	F_250
FEAT_LCDENABLESIGNAL	,	V_315
"OCP_ERR\n"	,	L_75
accu_val	,	V_217
info	,	V_328
irqstatus	,	V_476
"context restored\n"	,	L_5
"cannot setup scaling with five taps"	,	L_24
omap_plane	,	V_56
hc1_vc0	,	V_70
core_clk	,	V_266
hinc_end	,	V_182
dispc_ovl_set_zorder	,	F_103
platform_get_resource	,	F_278
FEAT_PARAM_LINEWIDTH	,	V_274
work_struct	,	V_486
blank	,	V_259
dispc_ovl_set_color_mode	,	F_112
dispc_mgr_set_default_color	,	F_212
min_factor	,	V_278
DISPC_GLOBAL_ALPHA	,	V_103
DISPC_MGR_FLD_CPR	,	V_144
"Cannot scale max input width exceeded"	,	L_20
hsw	,	V_262
omap_dispchw_probe	,	F_275
omap_video_timings	,	V_251
EVSYNC_ODD	,	V_403
gb	,	V_155
gg	,	V_154
irq_error_mask	,	V_308
dispc_mgr_enable_alpha_fixed_zorder	,	F_217
vsync_irq	,	V_49
DISPC_OVL_BA0_UV	,	F_94
omap_dss_get_overlay_manager	,	F_269
dispc_mgr_go	,	F_67
gr	,	V_153
OVL_PIXEL_INC	,	F_35
gy	,	V_80
"dispc_save_context\n"	,	L_1
omap_burst_size	,	V_139
dss_hdmi_venc_clk_source_select	,	V_302
hf	,	V_269
dispc_mgr_set_tft_data_lines	,	F_219
OVL_PRELOAD	,	F_36
ENOMEM	,	V_518
OMAPDSS_DRIVE_SIG_FALLING_EDGE	,	V_367
"Cannot scale width exceeds max line width"	,	L_25
"GFX"	,	L_64
y_res	,	V_353
ht	,	V_371
bit	,	V_494
hv	,	V_68
reg_desc	,	V_12
"- DISPC-CORE-CLK -\n"	,	L_57
dispc_set_loadmode	,	F_211
GFX_FIFO_UNDERFLOW	,	V_406
id	,	V_495
ovl_names	,	V_428
dispc_dump_regs	,	F_249
hc4_vc22	,	V_73
OVL_ATTRIBUTES2	,	F_55
OVL_FIR_COEF_V	,	F_46
"disabled"	,	L_14
dispc_ovl_set_scaling_uv	,	F_159
OVL_FIR_COEF_H	,	F_43
gpout0	,	V_339
gpout1	,	V_340
dss_feat_get_clk_source_name	,	F_244
OMAP_DSS_ROT_90	,	V_222
DISPC_COLOR_COMPONENT_UV	,	V_233
dsidev	,	V_377
DISPC_TIMING_V	,	F_228
"LCD"	,	L_60
OMAP_DSS_VIDEO1	,	V_133
irqs	,	V_481
POL_FREQ	,	F_19
VID2_END_WIN	,	V_413
DISPC_TIMING_H	,	F_227
OMAP_DSS_VIDEO3	,	V_135
DSS_IO_PAD_MODE_RFBI	,	V_342
OMAP_DSS_VIDEO2	,	V_134
status	,	V_474
dispc_mgr_go_busy	,	F_66
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_380
"fifo(%d) threshold (bytes), old %u/%u, new %u/%u\n"	,	L_11
"period %u ms\n"	,	L_58
DISPC_OVL_POSITION	,	F_98
LINE_NUMBER	,	V_21
"dispc_enable_plane %d, %d\n"	,	L_36
de_level	,	V_359
dispc_clock_info	,	V_449
omap_color_mode	,	V_105
u16	,	T_1
dispc_ovl_set_vid_accu2_0	,	F_152
dispc_ovl_set_vid_accu2_1	,	F_154
orig_width	,	V_195
DISPC_IRQ_OCP_ERR	,	V_507
max	,	F_174
DISPC_OVL_WINDOW_SKIP	,	V_445
VID1_FIFO_UNDERFLOW	,	V_410
"Cannot setup scaling"	,	L_22
DISPC_MGR_FLD_TCKSELECTION	,	V_325
_omap_dispc_initialize_irq	,	F_271
total_fifo_size	,	V_177
"nonactive * pcd  = %llu, max(0, DS - 1) * width = %d\n"	,	L_19
dispc_ovl_set_ba1	,	F_91
vert_end	,	V_192
dispc_ovl_set_ba0	,	F_89
PIS	,	F_248
complete	,	F_190
coef_b	,	V_149
hc3_vc2	,	V_72
coef_g	,	V_148
last_reset	,	V_397
pdev	,	V_41
high	,	V_14
zorder	,	V_92
u32	,	T_2
act_high	,	V_313
FEAT_PARAM_MGR_WIDTH	,	V_345
mgr_reg_fields	,	V_7
DISPC_IRQENABLE	,	V_433
omap_dispchw_remove	,	F_291
"can't get IORESOURCE_MEM DISPC\n"	,	L_76
DSSWARN	,	F_125
FEAT_CPR	,	V_32
timing_v	,	V_362
spin_lock_irqsave	,	F_201
dispc_ovl_get_scale_coef	,	F_83
DSS_HDMI_M_PCLK	,	V_309
dispc_ovl_set_fir	,	F_145
"dispc_ovl_setup %d, pa %x, pa_uv %x, sw %d, %d,%d, %dx%d -&gt; "	,	L_30
errors	,	V_488
timing_h	,	V_361
code	,	V_336
irq_count	,	V_399
dispc_uninit_platform_driver	,	F_296
old_delta	,	V_461
ctbl_bt601_5	,	V_87
dispc_ovl_set_pre_mult_alpha	,	F_106
dispc_mem	,	V_515
xtot	,	V_369
global_alpha	,	V_99
"required core clk rate = %lu Hz, "	,	L_29
oi	,	V_285
OVL_FIR	,	F_39
clk_get	,	F_283
lo_start	,	V_166
omap_overlay_manager_info	,	V_327
mgr_timings	,	V_265
src	,	V_303
omap_dss_rotation_type	,	V_127
DISPC_DEFAULT_COLOR	,	F_213
"offset0 %u, offset1 %u, row_inc %d, pix_inc %d\n"	,	L_34
DEBUG	,	F_264
TRANS_COLOR	,	F_15
OVL_BA1	,	F_29
"stop"	,	L_43
u64	,	T_8
DISPC_COLOR_COMPONENT_RGB_Y	,	V_74
FEAT_FIFO_MERGE	,	V_170
v_accu2_0	,	V_203
v_accu2_1	,	V_204
coef_r	,	V_147
maxsinglelinewidth	,	V_273
mgr_names	,	V_427
OVL_BA0	,	F_28
ps	,	V_239
omap_dss_clk_source	,	V_390
VID3_FIFO_UNDERFLOW	,	V_414
SYNC_LOST3	,	V_426
SYNC_LOST2	,	V_422
_dispc_mgr_size_ok	,	F_222
platform_driver_unregister	,	F_297
s32	,	T_6
DISPC_DIVISORo	,	F_232
shifts	,	V_100
mgr	,	V_498
dispc_mgr_pclk_rate	,	F_170
height	,	V_91
dispc_mgr_enable	,	F_205
DISPC_MGR_FLD_GO	,	V_51
s8	,	T_7
best_pck	,	V_453
dispc_ovl_write_firh_reg	,	F_69
rb	,	V_152
rf	,	V_364
rg	,	V_151
cinfo	,	V_450
dss_feat_get_param_min	,	F_253
OMAP_DSS_GFX	,	V_34
device	,	V_502
rr	,	V_150
calc_core_clk	,	F_178
"irqs %d\n"	,	L_59
DISPC_MGR_FLD_ENABLE	,	V_54
hinc	,	V_179
ry	,	V_77
offset0	,	V_243
offset1	,	V_244
OMAP3430_REV_ES3_0	,	V_350
OMAP_DSS_OVL_CAP_GLOBAL_ALPHA	,	V_102
"failed to register %x isr\n"	,	L_40
seq_printf	,	F_242
min	,	F_183
OVL_BA1_UV	,	F_48
OVL_CONV_COEF	,	F_45
ACBIAS_COUNT_STAT	,	V_404
FEAT_REG_FIFOLOWTHRESHOLD	,	V_169
dispc_clk_src	,	V_392
calc_core_clk_five_taps	,	F_175
OMAP_DSS_LOAD_FRAME_ONLY	,	V_512
u8	,	T_5
manager	,	V_496
color_conv_coef	,	V_76
pm_runtime_get_sync	,	F_60
FEAT_PRELOAD	,	V_33
dispc_init_platform_driver	,	F_294
DISPC_SIZE_MGR	,	F_135
max_t	,	F_177
default_color	,	V_329
OCP_ERR	,	V_409
DISPC_REG	,	F_251
FEAT_REG_FIFOSIZE	,	V_162
cpu_is_omap24xx	,	F_179
DISPC_MGR_FLD_TCKENABLE	,	V_326
irq_lock	,	V_307
h0_m	,	V_208
h0_n	,	V_209
TIMING_H	,	F_17
DISPC_LINE_NUMBER	,	V_436
omap_overlay_manager	,	V_497
irq_stats	,	V_396
"horizontal timing too tight\n"	,	L_21
rfld	,	V_10
compl	,	V_297
dss_feat_get_buffer_size_unit	,	F_137
fifo_size	,	V_163
trans_enabled	,	V_331
DISPC_OVL_FIR_COEF_H	,	F_70
mgr_fld_read	,	F_5
vf	,	V_270
pcd_min	,	V_451
dispc_mgr_set_io_pad_mode	,	F_220
TIMING_V	,	F_18
dispc_ovl_set_burst_size	,	F_119
idx	,	V_1
dispc_mgr_enable_stallmode	,	F_221
vt	,	V_372
dispc_ovl_set_channel_out	,	F_115
DISPC_SYSCONFIG	,	V_431
dispc_restore_context	,	F_57
BUG_ON	,	F_76
printk	,	F_258
FRAMEDONE3	,	V_423
"dispc_runtime_put\n"	,	L_7
OMAP_DSS_ROT_180	,	V_223
FRAMEDONE2	,	V_419
"dispc_restore_context\n"	,	L_3
fclk	,	V_386
ctx_valid	,	V_43
"pck\t\t%-16lupck div\t%u\n"	,	L_53
dispc_irq_stats	,	V_393
PAL_GAMMA_MASK	,	V_408
DISPC_OVL_FIR_COEF_V	,	F_74
dispc_ovl_set_vid_color_conv	,	F_132
"failed to register FRAMEDONE isr\n"	,	L_37
mask	,	V_295
omap_dss_signal_edge	,	V_357
"hsw %d hfp %d hbp %d vsw %d vfp %d vbp %d\n"	,	L_47
DISPC_OVL_FIR_COEF_HV2	,	F_79
dispc_pck_free_enable	,	F_208
DIVISOR	,	V_39
fieldmode	,	V_225
dispc_error_worker	,	F_266
DSS_IO_PAD_MODE_RESET	,	V_341
"pck = %lu (%u)\n"	,	L_69
v_coef	,	V_66
in_height	,	V_280
dispc_enable_gamma_table	,	F_124
base	,	V_4
dssdev	,	V_501
FEAT_PCKFREEENABLE	,	V_316
handledirqs	,	V_478
data_pclk_edge	,	V_358
gcb	,	V_82
OMAP_DSS_CHANNEL_DIGIT	,	V_31
OVL_TABLE_BA	,	F_38
hc0_vc00	,	V_69
dss_get_ctx_loss_count	,	F_56
jiffies_to_msecs	,	F_247
omap_dispc_irq_handler	,	F_259
FLD_VAL	,	F_84
pos_y	,	V_291
pos_x	,	V_253
OMAP_DSS_COLOR_RGB16	,	V_113
enable	,	V_97
gcr	,	V_81
accu1	,	V_227
accu0	,	V_226
vsync_level	,	V_355
DISPC_SYSSTATUS	,	V_432
dispc_mgr_set_lcd_type_tft	,	F_210
val	,	V_2
dispc_ovl_set_ba0_uv	,	F_93
work	,	V_487
"out_height %d\n"	,	L_33
DISPC_CPR_COEF_B	,	F_131
DISPC_CPR_COEF_G	,	F_130
DISPC_DATA_CYCLE2	,	V_442
DISPC_DATA_CYCLE1	,	V_441
OVL_WINDOW_SKIP	,	F_37
DISPC_DATA_CYCLE3	,	V_443
DISPC_CPR_COEF_R	,	F_129
FLD_GET	,	F_118
mgr_fld_write	,	F_7
buf_unit	,	V_175
ENODEV	,	V_519
OMAP_DSS_CHANNEL_LCD	,	V_136
"failed to unregister %x isr\n"	,	L_44
vbp	,	V_349
"can't ioremap DISPC\n"	,	L_77
reg_field	,	V_9
__raw_writel	,	F_2
dispc_read_plane_fifo_sizes	,	F_136
vinc_start	,	V_183
dispc_mgr_get_clock_div	,	F_256
DISPC_OVL_PICTURE_SIZE	,	F_101
maxdownscale	,	V_271
replication	,	V_286
ovl	,	V_94
dispc_ovl_get_burst_size	,	F_122
"scrw %d, width %d\n"	,	L_16
dss_collect_irq_stats	,	F_263
EINVAL	,	V_264
venc_get_pixel_clock	,	F_239
omap_rev	,	F_224
dsi_get_dsidev_from_id	,	F_236
__init	,	T_11
REG_GET	,	F_6
dispc_ovl_enable	,	F_188
DISPC_OVL_SIZE	,	F_100
hor_end	,	V_190
data	,	V_294
dispc_irq_wait_handler	,	F_270
"LCD3"	,	L_63
OMAP_DSS_COLOR_RGBA32	,	V_120
pix_inc	,	V_246
DISPC_IRQ_MASK_ERROR	,	V_508
OMAP_DSS_COLOR_RGB24P	,	V_116
v1_n	,	V_215
OMAP_DSS_COLOR_RGB24U	,	V_115
v1_m	,	V_214
pcd_max	,	V_452
resource	,	V_514
accu_table	,	V_216
cpr_coefs	,	V_334
omap_dss_get_overlay	,	F_104
DISPC_CONFIG	,	V_143
PTR_ERR	,	F_285
"vsync_level %d hsync_level %d data_pclk_edge %d de_level %d sync_pclk_edge %d\n"	,	L_48
OMAP_DSS_COLOR_RGBA16	,	V_110
chroma_vinc	,	V_206
_dispc_setup_color_conv_coef	,	F_85
"%dx%d, cmode %x, rot %d, mir %d, ilace %d chan %d repl %d\n"	,	L_31
DISPC_MGR_FLD_STNTFT	,	V_318
"fck"	,	L_81
BURST_SIZE_X8	,	V_141
schedule_work	,	F_265
dispc_enable_fifomerge	,	F_143
DISPC_DIVISOR	,	V_387
CVAL	,	F_86
vfp	,	V_348
"start"	,	L_42
dss_mgr_is_lcd	,	F_128
cur_pd	,	V_457
DISPC_OVL_ACCU0	,	F_149
h_accu2_0	,	V_201
DISPC_OVL_ACCU1	,	F_151
h_accu2_1	,	V_202
vert_start	,	V_191
msecs_to_jiffies	,	F_196
ctx_loss_cnt	,	V_40
_dispc_mgr_set_lcd_timings	,	F_226
FEAT_PARAM_DSS_PCD	,	V_458
IRQF_SHARED	,	V_520
spin_lock	,	F_260
value	,	V_58
inc	,	V_104
dss_get_generic_clk_source_name	,	F_243
irqreturn_t	,	T_10
"LCD2"	,	L_62
"DISPC IRQ: 0x%x: "	,	L_70
FLD_MOD	,	F_116
pixel_clock	,	V_373
resource_size	,	F_280
OVL_POSITION	,	F_30
dispc_lcd_enable_signal_polarity	,	F_206
fir_vinc	,	V_60
dispc_ovl_set_pos	,	F_97
dispc_ovl_write_firv_reg	,	F_73
DISPC_CONTROL3	,	V_439
DISPC_CONTROL2	,	V_437
KERN_DEBUG	,	V_475
