Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ACC_MAC_SIG_tb_behav xil_defaultlib.ACC_MAC_SIG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 20 for port 'b' [C:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.srcs/sources_1/new/acc.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder22
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.ACC_unit_acc_0_0
Compiling module xil_defaultlib.acc_ctrl
Compiling module xil_defaultlib.ACC_unit_acc_ctrl_0_0
Compiling module xil_defaultlib.ACC_unit
Compiling module xil_defaultlib.ACC_unit_wrapper
Compiling module xil_defaultlib.ACC_MAC_SIG_ACC_unit_wrapper_0_0
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add(WIDTH=16)
Compiling module xil_defaultlib.add(WIDTH=17)
Compiling module xil_defaultlib.add(WIDTH=18)
Compiling module xil_defaultlib.add(WIDTH=19)
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.ACC_MAC_SIG_MAC_0_0
Compiling module xil_defaultlib.ip_wrapper
Compiling module xil_defaultlib.ACC_MAC_SIG_ip_wrapper_0_0
Compiling module xil_defaultlib.addrConv
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dataConv
Compiling module xil_defaultlib.saturationLogic
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.ACC_MAC_SIG_sigmoid_0_0
Compiling module xil_defaultlib.ACC_MAC_SIG
Compiling module xil_defaultlib.ACC_MAC_SIG_wrapper
Compiling module xil_defaultlib.ACC_MAC_SIG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ACC_MAC_SIG_tb_behav
