// Seed: 2129926947
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_5 = 1;
  assign module_1.id_2 = 0;
  assign id_4 = -1'b0;
  assign id_3 = -1;
endmodule
macromodule module_1 (
    input wire id_0,
    output uwire id_1,
    output wire id_2,
    input wand id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    id_25,
    output wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri void id_11,
    output supply1 id_12,
    input wor id_13,
    inout wor id_14,
    input tri1 id_15,
    input wor id_16,
    input wor id_17,
    input wand id_18,
    output wire id_19,
    input supply1 id_20,
    output wor id_21,
    input tri0 id_22,
    output tri1 id_23
);
  wire id_26;
  assign id_14 = -1'b0;
  wire id_27, id_28;
  tri id_29;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_27,
      id_28
  );
  wire id_30;
  supply1 id_31, id_32;
  assign id_29 = id_0;
  wire id_33;
  tri0 id_34 = id_3;
  assign id_32 = (id_22);
endmodule
