

================================================================
== Vitis HLS Report for 'Conv'
================================================================
* Date:           Thu Apr 20 21:07:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  |      Trip      |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  |      Count     | Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3  |        ?|        ?|           ?|          -|          -|  0 ~ 4261413375|        no|
        | + VITIS_LOOP_48_4_VITIS_LOOP_50_5                 |        ?|        ?|  9 ~ 327707|          -|          -|               ?|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 62 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 61 
54 --> 55 
55 --> 56 
56 --> 57 61 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 46 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i32 1"   --->   Operation 74 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 75 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 76 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cout = alloca i32 1"   --->   Operation 77 'alloca' 'cout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten51 = alloca i32 1"   --->   Operation 78 'alloca' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out"   --->   Operation 79 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias"   --->   Operation 80 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W"   --->   Operation 81 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in"   --->   Operation 82 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%relu_en_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu_en"   --->   Operation 83 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %mode"   --->   Operation 84 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%Sy_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sy"   --->   Operation 85 'read' 'Sy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%Sx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sx"   --->   Operation 86 'read' 'Sx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%Ky_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Ky"   --->   Operation 87 'read' 'Ky_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%Kx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Kx"   --->   Operation 88 'read' 'Kx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%CHout_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHout"   --->   Operation 89 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%Win_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Win"   --->   Operation 90 'read' 'Win_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%Hin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Hin"   --->   Operation 91 'read' 'Hin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHin"   --->   Operation 92 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 93 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln41 = store i48 0, i48 %indvar_flatten51" [conv_core.cpp:41]   --->   Operation 94 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln41 = store i16 0, i16 %cout" [conv_core.cpp:41]   --->   Operation 95 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln41 = store i32 0, i32 %indvar_flatten12" [conv_core.cpp:41]   --->   Operation 96 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln41 = store i16 0, i16 %i" [conv_core.cpp:41]   --->   Operation 97 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln41 = store i16 0, i16 %lhs_V_1" [conv_core.cpp:41]   --->   Operation 98 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1559 = zext i8 %Kx_read"   --->   Operation 99 'zext' 'zext_ln1559' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln1559 = add i9 %zext_ln1559, i9 511"   --->   Operation 100 'add' 'add_ln1559' <Predicate = (mode_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1559, i32 8"   --->   Operation 101 'bitselect' 'tmp_4' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.91ns)   --->   "%sub_ln1559 = sub i9 1, i9 %zext_ln1559"   --->   Operation 102 'sub' 'sub_ln1559' <Predicate = (mode_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1559_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1559, i32 1, i32 8"   --->   Operation 103 'partselect' 'trunc_ln1559_1' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.91ns)   --->   "%sub_ln1559_1 = sub i8 0, i8 %trunc_ln1559_1"   --->   Operation 104 'sub' 'sub_ln1559_1' <Predicate = (mode_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%trunc_ln1559_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1559, i32 1, i32 8"   --->   Operation 105 'partselect' 'trunc_ln1559_2' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%pad_x_V = select i1 %tmp_4, i8 %sub_ln1559_1, i8 %trunc_ln1559_2"   --->   Operation 106 'select' 'pad_x_V' <Predicate = (mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1559_1 = zext i8 %Ky_read"   --->   Operation 107 'zext' 'zext_ln1559_1' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln1559_1 = add i9 %zext_ln1559_1, i9 511"   --->   Operation 108 'add' 'add_ln1559_1' <Predicate = (mode_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1559_1, i32 8"   --->   Operation 109 'bitselect' 'tmp_5' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln1559_2 = sub i9 1, i9 %zext_ln1559_1"   --->   Operation 110 'sub' 'sub_ln1559_2' <Predicate = (mode_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1559_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1559_2, i32 1, i32 8"   --->   Operation 111 'partselect' 'trunc_ln1559_4' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.91ns)   --->   "%sub_ln1559_3 = sub i8 0, i8 %trunc_ln1559_4"   --->   Operation 112 'sub' 'sub_ln1559_3' <Predicate = (mode_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%trunc_ln1559_5 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1559_1, i32 1, i32 8"   --->   Operation 113 'partselect' 'trunc_ln1559_5' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%pad_y_V = select i1 %tmp_5, i8 %sub_ln1559_3, i8 %trunc_ln1559_5"   --->   Operation 114 'select' 'pad_y_V' <Predicate = (mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.24ns) (out node of the LUT)   --->   "%pad_x_V_1 = select i1 %mode_read, i8 %pad_x_V, i8 0" [conv_core.cpp:7]   --->   Operation 115 'select' 'pad_x_V_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.24ns) (out node of the LUT)   --->   "%pad_y_V_1 = select i1 %mode_read, i8 %pad_y_V, i8 0" [conv_core.cpp:7]   --->   Operation 116 'select' 'pad_y_V_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_x_V_1, i1 0"   --->   Operation 117 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1559_2 = zext i9 %shl_ln"   --->   Operation 118 'zext' 'zext_ln1559_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1559_3 = zext i16 %Win_read"   --->   Operation 119 'zext' 'zext_ln1559_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.07ns)   --->   "%add_ln1559_2 = add i17 %zext_ln1559_2, i17 %zext_ln1559_3"   --->   Operation 120 'add' 'add_ln1559_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1559_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_y_V_1, i1 0"   --->   Operation 121 'bitconcatenate' 'shl_ln1559_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1559_7 = zext i9 %shl_ln1559_1"   --->   Operation 122 'zext' 'zext_ln1559_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1559_8 = zext i16 %Hin_read"   --->   Operation 123 'zext' 'zext_ln1559_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.07ns)   --->   "%add_ln1559_3 = add i17 %zext_ln1559_7, i17 %zext_ln1559_8"   --->   Operation 124 'add' 'add_ln1559_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1559_4 = zext i17 %add_ln1559_2"   --->   Operation 125 'zext' 'zext_ln1559_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1559_5 = zext i8 %Kx_read"   --->   Operation 126 'zext' 'zext_ln1559_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.10ns)   --->   "%sub_ln1559_4 = sub i18 %zext_ln1559_4, i18 %zext_ln1559_5"   --->   Operation 127 'sub' 'sub_ln1559_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1559_6 = zext i8 %Sx_read"   --->   Operation 128 'zext' 'zext_ln1559_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [22/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 129 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1559_9 = zext i17 %add_ln1559_3"   --->   Operation 130 'zext' 'zext_ln1559_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1559_10 = zext i8 %Ky_read"   --->   Operation 131 'zext' 'zext_ln1559_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.10ns)   --->   "%sub_ln1559_5 = sub i18 %zext_ln1559_9, i18 %zext_ln1559_10"   --->   Operation 132 'sub' 'sub_ln1559_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1559_11 = zext i8 %Sy_read"   --->   Operation 133 'zext' 'zext_ln1559_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [22/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 134 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 135 [21/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 135 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [21/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 136 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.71>
ST_5 : Operation 137 [20/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 137 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [20/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 138 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.71>
ST_6 : Operation 139 [19/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 139 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [19/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 140 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.71>
ST_7 : Operation 141 [18/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 141 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [18/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 142 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.71>
ST_8 : Operation 143 [17/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 143 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [17/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 144 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.71>
ST_9 : Operation 145 [16/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 145 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [16/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 146 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.71>
ST_10 : Operation 147 [15/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 147 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [15/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 148 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.71>
ST_11 : Operation 149 [14/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 149 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [14/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 150 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.71>
ST_12 : Operation 151 [13/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 151 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [13/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 152 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.71>
ST_13 : Operation 153 [12/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 153 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [12/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 154 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.71>
ST_14 : Operation 155 [11/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 155 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [11/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 156 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.71>
ST_15 : Operation 157 [10/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 157 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [10/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 158 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.71>
ST_16 : Operation 159 [9/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 159 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [9/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 160 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.71>
ST_17 : Operation 161 [8/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 161 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [8/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 162 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.71>
ST_18 : Operation 163 [7/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 163 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [7/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 164 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.71>
ST_19 : Operation 165 [6/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 165 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [6/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 166 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.71>
ST_20 : Operation 167 [5/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 167 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [5/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 168 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.71>
ST_21 : Operation 169 [4/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 169 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [4/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 170 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.71>
ST_22 : Operation 171 [3/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 171 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [3/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 172 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.71>
ST_23 : Operation 173 [2/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 173 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [2/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 174 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.79>
ST_24 : Operation 175 [1/22] (3.71ns)   --->   "%sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6"   --->   Operation 175 'sdiv' 'sdiv_ln1559' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i16 %sdiv_ln1559"   --->   Operation 176 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (2.07ns)   --->   "%Wout_V = add i16 %trunc_ln232, i16 1"   --->   Operation 177 'add' 'Wout_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/22] (3.71ns)   --->   "%sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11"   --->   Operation 178 'sdiv' 'sdiv_ln1559_1' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.22>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln232_1 = trunc i16 %sdiv_ln1559_1"   --->   Operation 179 'trunc' 'trunc_ln232_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (2.07ns)   --->   "%Hout_V = add i16 %trunc_ln232_1, i16 1"   --->   Operation 180 'add' 'Hout_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%Wout_V_cast = zext i16 %Wout_V"   --->   Operation 181 'zext' 'Wout_V_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i16 %Hout_V" [conv_core.cpp:6]   --->   Operation 182 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast" [conv_core.cpp:6]   --->   Operation 183 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 184 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast" [conv_core.cpp:6]   --->   Operation 184 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 185 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast" [conv_core.cpp:6]   --->   Operation 185 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 186 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast" [conv_core.cpp:6]   --->   Operation 186 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%CHout_cast = zext i16 %CHout_read"   --->   Operation 187 'zext' 'CHout_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln6_2 = zext i32 %mul_ln6_1" [conv_core.cpp:6]   --->   Operation 188 'zext' 'zext_ln6_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [2/2] (6.91ns)   --->   "%mul_ln6_2 = mul i48 %CHout_cast, i48 %zext_ln6_2" [conv_core.cpp:6]   --->   Operation 189 'mul' 'mul_ln6_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21" [conv_core.cpp:6]   --->   Operation 190 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHin"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Hin"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Win"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHout"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Kx"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Ky"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sx"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sy"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mode"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu_en"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i8 %Sy_read"   --->   Operation 232 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%conv3_i12_i542 = zext i8 %pad_y_V_1" [conv_core.cpp:7]   --->   Operation 233 'zext' 'conv3_i12_i542' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i8 %Sx_read"   --->   Operation 234 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1541_1 = zext i8 %pad_x_V_1"   --->   Operation 235 'zext' 'zext_ln1541_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%conv_i_i394 = zext i16 %CHin_read"   --->   Operation 236 'zext' 'conv_i_i394' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %Win_read"   --->   Operation 237 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%Kx_cast7 = zext i8 %Kx_read"   --->   Operation 238 'zext' 'Kx_cast7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%CHin_cast10 = zext i16 %CHin_read"   --->   Operation 239 'zext' 'CHin_cast10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%CHout_cast6 = zext i16 %CHout_read"   --->   Operation 240 'zext' 'CHout_cast6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (2.42ns)   --->   "%cmp_i_i3952218 = icmp_eq  i16 %CHin_read, i16 0"   --->   Operation 241 'icmp' 'cmp_i_i3952218' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %Ky_read" [conv_core.cpp:6]   --->   Operation 242 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (4.17ns)   --->   "%mul_ln6 = mul i16 %zext_ln6, i16 %Kx_cast7" [conv_core.cpp:6]   --->   Operation 243 'mul' 'mul_ln6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 244 [1/2] (6.91ns)   --->   "%mul_ln6_2 = mul i48 %CHout_cast, i48 %zext_ln6_2" [conv_core.cpp:6]   --->   Operation 244 'mul' 'mul_ln6_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [1/1] (2.42ns)   --->   "%icmp_ln1073 = icmp_eq  i16 %Wout_V, i16 0"   --->   Operation 245 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_48_4" [conv_core.cpp:41]   --->   Operation 246 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 2.15>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i"   --->   Operation 247 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i_3"   --->   Operation 248 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 249 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 2.15>
ST_32 : Operation 250 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 250 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.15>
ST_33 : Operation 251 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 251 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 252 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 252 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 253 [1/1] (0.00ns)   --->   "%ret_V_cast = zext i32 %ret_V"   --->   Operation 253 'zext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 254 [2/2] (6.91ns)   --->   "%mul_i = mul i48 %ret_V_cast, i48 %CHout_cast"   --->   Operation 254 'mul' 'mul_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 255 [1/2] (6.91ns)   --->   "%mul_i = mul i48 %ret_V_cast, i48 %CHout_cast"   --->   Operation 255 'mul' 'mul_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.94>
ST_37 : Operation 256 [1/1] (0.00ns)   --->   "%cout_1 = load i16 %cout" [conv_core.cpp:41]   --->   Operation 256 'load' 'cout_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%indvar_flatten51_load = load i48 %indvar_flatten51"   --->   Operation 257 'load' 'indvar_flatten51_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1073 = zext i16 %cout_1"   --->   Operation 258 'zext' 'zext_ln1073' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %cout_1, i2 0" [conv_core.cpp:41]   --->   Operation 259 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%p_cast18 = zext i18 %tmp_3" [conv_core.cpp:41]   --->   Operation 260 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (3.52ns)   --->   "%empty = add i64 %p_cast18, i64 %bias_read" [conv_core.cpp:41]   --->   Operation 261 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [conv_core.cpp:41]   --->   Operation 262 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 263 [1/1] (3.10ns)   --->   "%add_ln587 = add i48 %mul_i, i48 %zext_ln1073"   --->   Operation 263 'add' 'add_ln587' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 264 [1/1] (2.83ns)   --->   "%icmp_ln1073_1 = icmp_eq  i48 %indvar_flatten51_load, i48 %mul_ln6_2"   --->   Operation 264 'icmp' 'icmp_ln1073_1' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 265 [1/1] (3.10ns)   --->   "%add_ln1073_1 = add i48 %indvar_flatten51_load, i48 1"   --->   Operation 265 'add' 'add_ln1073_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln1073 = br i1 %icmp_ln1073_1, void %for.inc106.loopexit, void %for.end108.loopexit"   --->   Operation 266 'br' 'br_ln1073' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_V_1_load = load i16 %lhs_V_1"   --->   Operation 267 'load' 'lhs_V_1_load' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 268 [1/1] (0.00ns)   --->   "%indvar_flatten12_load_1 = load i32 %indvar_flatten12"   --->   Operation 268 'load' 'indvar_flatten12_load_1' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 269 [1/1] (2.47ns)   --->   "%icmp_ln1073_2 = icmp_eq  i32 %indvar_flatten12_load_1, i32 %mul_ln6_1"   --->   Operation 269 'icmp' 'icmp_ln1073_2' <Predicate = (!icmp_ln1073_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 270 [1/1] (2.07ns)   --->   "%add_ln41 = add i16 %cout_1, i16 1" [conv_core.cpp:41]   --->   Operation 270 'add' 'add_ln41' <Predicate = (!icmp_ln1073_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 271 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln41, i2 0" [conv_core.cpp:41]   --->   Operation 271 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 272 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = zext i18 %p_mid" [conv_core.cpp:41]   --->   Operation 272 'zext' 'p_cast18_mid1' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 273 [1/1] (3.52ns)   --->   "%p_mid129 = add i64 %p_cast18_mid1, i64 %bias_read" [conv_core.cpp:41]   --->   Operation 273 'add' 'p_mid129' <Predicate = (!icmp_ln1073_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid129, i32 2, i32 63" [conv_core.cpp:41]   --->   Operation 274 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 275 [1/1] (1.34ns)   --->   "%select_ln1073_2 = select i1 %icmp_ln1073_2, i62 %p_cast_mid1, i62 %p_cast"   --->   Operation 275 'select' 'select_ln1073_2' <Predicate = (!icmp_ln1073_1)> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1073 = sext i62 %select_ln1073_2"   --->   Operation 276 'sext' 'sext_ln1073' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1073"   --->   Operation 277 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (2.42ns)   --->   "%icmp_ln1073_3 = icmp_eq  i16 %lhs_V_1_load, i16 %Wout_V"   --->   Operation 278 'icmp' 'icmp_ln1073_3' <Predicate = (!icmp_ln1073_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 279 [1/1] (0.99ns)   --->   "%select_ln1073_5 = select i1 %icmp_ln1073_2, i1 %icmp_ln1073, i1 %icmp_ln1073_3"   --->   Operation 279 'select' 'select_ln1073_5' <Predicate = (!icmp_ln1073_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %select_ln1073_5, i1 %icmp_ln1073_2" [conv_core.cpp:43]   --->   Operation 280 'or' 'or_ln43' <Predicate = (!icmp_ln1073_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43, i16 0, i16 %lhs_V_1_load" [conv_core.cpp:43]   --->   Operation 281 'select' 'select_ln43' <Predicate = (!icmp_ln1073_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node sub_ln1541)   --->   "%mul_ln1541 = mul i16 %select_ln43, i16 %zext_ln1541"   --->   Operation 282 'mul' 'mul_ln1541' <Predicate = (!icmp_ln1073_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [conv_core.cpp:79]   --->   Operation 283 'ret' 'ret_ln79' <Predicate = (icmp_ln1073_1)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 284 [1/1] (0.80ns)   --->   "%select_ln1073 = select i1 %icmp_ln1073_2, i16 0, i16 %i_3"   --->   Operation 284 'select' 'select_ln1073' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 285 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 286 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5"   --->   Operation 286 'mul' 'ret_V_1273' <Predicate = (!icmp_ln1073_2 & !select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 287 [1/1] (2.07ns)   --->   "%i_4 = add i16 %select_ln1073, i16 1" [conv_core.cpp:43]   --->   Operation 287 'add' 'i_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 288 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5" [conv_core.cpp:43]   --->   Operation 288 'mul' 'ret_V_12_mid1' <Predicate = (select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 289 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i16 %i_4" [conv_core.cpp:43]   --->   Operation 289 'zext' 'i_cast_mid1' <Predicate = (select_ln1073_5)> <Delay = 0.00>
ST_38 : Operation 290 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [conv_core.cpp:43]   --->   Operation 290 'mul' 'ret_V_mid1' <Predicate = (select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 291 [1/1] (0.80ns)   --->   "%select_ln1073_6 = select i1 %select_ln1073_5, i16 %i_4, i16 %select_ln1073"   --->   Operation 291 'select' 'select_ln1073_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 292 [2/3] (1.05ns) (grouped into DSP with root node sub_ln1541)   --->   "%mul_ln1541 = mul i16 %select_ln43, i16 %zext_ln1541"   --->   Operation 292 'mul' 'mul_ln1541' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 293 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 293 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 294 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5"   --->   Operation 294 'mul' 'ret_V_1273' <Predicate = (!icmp_ln1073_2 & !select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 295 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5" [conv_core.cpp:43]   --->   Operation 295 'mul' 'ret_V_12_mid1' <Predicate = (select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 296 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [conv_core.cpp:43]   --->   Operation 296 'mul' 'ret_V_mid1' <Predicate = (select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 297 [1/3] (0.00ns) (grouped into DSP with root node sub_ln1541)   --->   "%mul_ln1541 = mul i16 %select_ln43, i16 %zext_ln1541"   --->   Operation 297 'mul' 'mul_ln1541' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 298 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln1541 = sub i16 %mul_ln1541, i16 %zext_ln1541_1"   --->   Operation 298 'sub' 'sub_ln1541' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 299 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 299 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 300 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5"   --->   Operation 300 'mul' 'ret_V_1273' <Predicate = (!icmp_ln1073_2 & !select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 301 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5" [conv_core.cpp:43]   --->   Operation 301 'mul' 'ret_V_12_mid1' <Predicate = (select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 302 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [conv_core.cpp:43]   --->   Operation 302 'mul' 'ret_V_mid1' <Predicate = (select_ln1073_5)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 303 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln1541 = sub i16 %mul_ln1541, i16 %zext_ln1541_1"   --->   Operation 303 'sub' 'sub_ln1541' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 304 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 305 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5"   --->   Operation 305 'mul' 'ret_V_1273' <Predicate = (!icmp_ln1073_2 & !select_ln1073_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%select_ln1073_3 = select i1 %icmp_ln1073_2, i16 0, i16 %ret_V_1273"   --->   Operation 306 'select' 'select_ln1073_3' <Predicate = (!select_ln1073_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 307 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5" [conv_core.cpp:43]   --->   Operation 307 'mul' 'ret_V_12_mid1' <Predicate = (select_ln1073_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%select_ln43_1 = select i1 %select_ln1073_5, i16 %ret_V_12_mid1, i16 %select_ln1073_3" [conv_core.cpp:43]   --->   Operation 308 'select' 'select_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 309 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln43 = sub i16 %select_ln43_1, i16 %conv3_i12_i542" [conv_core.cpp:43]   --->   Operation 309 'sub' 'sub_ln43' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 310 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [conv_core.cpp:43]   --->   Operation 310 'mul' 'ret_V_mid1' <Predicate = (select_ln1073_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 311 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 311 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 312 [1/1] (0.00ns)   --->   "%ret_V_cast_mid1 = zext i32 %ret_V_mid1" [conv_core.cpp:43]   --->   Operation 312 'zext' 'ret_V_cast_mid1' <Predicate = (select_ln1073_5)> <Delay = 0.00>
ST_42 : Operation 313 [2/2] (6.91ns)   --->   "%mul_i_mid1 = mul i48 %ret_V_cast_mid1, i48 %CHout_cast" [conv_core.cpp:43]   --->   Operation 313 'mul' 'mul_i_mid1' <Predicate = (select_ln1073_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 314 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 314 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 315 [1/2] (6.91ns)   --->   "%mul_i_mid1 = mul i48 %ret_V_cast_mid1, i48 %CHout_cast" [conv_core.cpp:43]   --->   Operation 315 'mul' 'mul_i_mid1' <Predicate = (select_ln1073_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 316 [1/1] (0.80ns)   --->   "%select_ln1073_1 = select i1 %icmp_ln1073_2, i16 %add_ln41, i16 %cout_1"   --->   Operation 316 'select' 'select_ln1073_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%zext_ln1073_1 = zext i16 %add_ln41"   --->   Operation 317 'zext' 'zext_ln1073_1' <Predicate = (icmp_ln1073_2 & !select_ln1073_5)> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (0.00ns)   --->   "%select_ln1073_2_cast = zext i16 %select_ln1073_1"   --->   Operation 318 'zext' 'select_ln1073_2_cast' <Predicate = (select_ln1073_5)> <Delay = 0.00>
ST_44 : Operation 319 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 319 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln1073_4 = select i1 %icmp_ln1073_2, i48 %zext_ln1073_1, i48 %add_ln587"   --->   Operation 320 'select' 'select_ln1073_4' <Predicate = (!select_ln1073_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 321 [1/1] (3.10ns)   --->   "%add_ln587_2 = add i48 %mul_i_mid1, i48 %select_ln1073_2_cast"   --->   Operation 321 'add' 'add_ln587_2' <Predicate = (select_ln1073_5)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 322 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %select_ln1073_5, i48 %add_ln587_2, i48 %select_ln1073_4" [conv_core.cpp:43]   --->   Operation 322 'select' 'select_ln43_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3_str"   --->   Operation 323 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4261413375, i64 0"   --->   Operation 324 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 325 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 325 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln1073 = bitcast i32 %gmem_addr_read"   --->   Operation 326 'bitcast' 'bitcast_ln1073' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_2_VITIS_LOOP_45_3_str"   --->   Operation 327 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_core.cpp:45]   --->   Operation 328 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 329 [1/1] (1.58ns)   --->   "%br_ln48 = br void %for.body46" [conv_core.cpp:48]   --->   Operation 329 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 330 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void %for.inc106.loopexit, i16 %add_ln1073_2, void %for.inc81"   --->   Operation 330 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 331 [1/1] (0.00ns)   --->   "%ii = phi i8 0, void %for.inc106.loopexit, i8 %select_ln47_2, void %for.inc81" [conv_core.cpp:47]   --->   Operation 331 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 332 [1/1] (0.00ns)   --->   "%jj_1 = phi i8 0, void %for.inc106.loopexit, i8 %jj, void %for.inc81"   --->   Operation 332 'phi' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 333 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 0, void %for.inc106.loopexit, i32 %sum_3, void %for.inc81"   --->   Operation 333 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 334 [1/1] (0.00ns)   --->   "%ii_cast19 = zext i8 %ii" [conv_core.cpp:47]   --->   Operation 334 'zext' 'ii_cast19' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 335 [1/1] (2.07ns)   --->   "%h_V = add i16 %sub_ln43, i16 %ii_cast19" [conv_core.cpp:43]   --->   Operation 335 'add' 'h_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 336 [1/1] (0.00ns)   --->   "%h_V_cast = sext i16 %h_V" [conv_core.cpp:43]   --->   Operation 336 'sext' 'h_V_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 337 [1/1] (2.42ns)   --->   "%icmp_ln54 = icmp_slt  i17 %h_V_cast, i17 %zext_ln1559_8" [conv_core.cpp:54]   --->   Operation 337 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 338 [1/1] (2.42ns)   --->   "%icmp_ln1073_4 = icmp_eq  i16 %indvar_flatten, i16 %mul_ln6"   --->   Operation 338 'icmp' 'icmp_ln1073_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 339 [1/1] (2.07ns)   --->   "%add_ln1073_2 = add i16 %indvar_flatten, i16 1"   --->   Operation 339 'add' 'add_ln1073_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln1073 = br i1 %icmp_ln1073_4, void %for.inc84.loopexit, void %for.end86.loopexit"   --->   Operation 340 'br' 'br_ln1073' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (1.55ns)   --->   "%icmp_ln1073_6 = icmp_eq  i8 %jj_1, i8 %Kx_read"   --->   Operation 341 'icmp' 'icmp_ln1073_6' <Predicate = (!icmp_ln1073_4)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 342 [1/1] (1.91ns)   --->   "%add_ln48 = add i8 %ii, i8 1" [conv_core.cpp:48]   --->   Operation 342 'add' 'add_ln48' <Predicate = (!icmp_ln1073_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [1/1] (0.00ns)   --->   "%ii_cast19_mid1 = zext i8 %add_ln48" [conv_core.cpp:48]   --->   Operation 343 'zext' 'ii_cast19_mid1' <Predicate = (!icmp_ln1073_4)> <Delay = 0.00>
ST_46 : Operation 344 [1/1] (2.07ns)   --->   "%h_V_mid1 = add i16 %sub_ln43, i16 %ii_cast19_mid1" [conv_core.cpp:43]   --->   Operation 344 'add' 'h_V_mid1' <Predicate = (!icmp_ln1073_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [1/1] (0.80ns)   --->   "%select_ln47_1 = select i1 %icmp_ln1073_6, i16 %h_V_mid1, i16 %h_V" [conv_core.cpp:47]   --->   Operation 345 'select' 'select_ln47_1' <Predicate = (!icmp_ln1073_4)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%h_V_cast_mid1 = sext i16 %h_V_mid1" [conv_core.cpp:43]   --->   Operation 346 'sext' 'h_V_cast_mid1' <Predicate = (!icmp_ln1073_4)> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i16 %select_ln47_1" [conv_core.cpp:47]   --->   Operation 347 'sext' 'sext_ln47' <Predicate = (!icmp_ln1073_4)> <Delay = 0.00>
ST_46 : Operation 348 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 348 'mul' 'mul_ln47' <Predicate = (!icmp_ln1073_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 349 [1/1] (1.24ns)   --->   "%select_ln47_2 = select i1 %icmp_ln1073_6, i8 %add_ln48, i8 %ii" [conv_core.cpp:47]   --->   Operation 349 'select' 'select_ln47_2' <Predicate = (!icmp_ln1073_4)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 350 [1/1] (2.42ns)   --->   "%icmp_ln54_1 = icmp_slt  i17 %h_V_cast_mid1, i17 %zext_ln1559_8" [conv_core.cpp:54]   --->   Operation 350 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln1073_4)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 351 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i32 %indvar_flatten12"   --->   Operation 351 'load' 'indvar_flatten12_load' <Predicate = (icmp_ln1073_4 & !icmp_ln1073_2)> <Delay = 0.00>
ST_46 : Operation 352 [5/5] (7.25ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1073" [conv_core.cpp:70]   --->   Operation 352 'fadd' 'sum' <Predicate = (icmp_ln1073_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i16 %select_ln43"   --->   Operation 353 'zext' 'zext_ln1540' <Predicate = (icmp_ln1073_4)> <Delay = 0.00>
ST_46 : Operation 354 [3/3] (1.05ns) (grouped into DSP with root node add_ln74_1)   --->   "%ret_V_1 = mul i32 %zext_ln1540, i32 %CHout_cast6"   --->   Operation 354 'mul' 'ret_V_1' <Predicate = (icmp_ln1073_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 355 [1/1] (2.07ns)   --->   "%j = add i16 %select_ln43, i16 1" [conv_core.cpp:45]   --->   Operation 355 'add' 'j' <Predicate = (icmp_ln1073_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 356 [1/1] (2.55ns)   --->   "%add_ln1073 = add i32 %indvar_flatten12_load, i32 1"   --->   Operation 356 'add' 'add_ln1073' <Predicate = (icmp_ln1073_4 & !icmp_ln1073_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 357 [1/1] (0.69ns)   --->   "%select_ln1073_7 = select i1 %icmp_ln1073_2, i32 1, i32 %add_ln1073"   --->   Operation 357 'select' 'select_ln1073_7' <Predicate = (icmp_ln1073_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 358 [1/1] (1.58ns)   --->   "%store_ln45 = store i48 %add_ln1073_1, i48 %indvar_flatten51" [conv_core.cpp:45]   --->   Operation 358 'store' 'store_ln45' <Predicate = (icmp_ln1073_4)> <Delay = 1.58>
ST_46 : Operation 359 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 %select_ln1073_1, i16 %cout" [conv_core.cpp:45]   --->   Operation 359 'store' 'store_ln45' <Predicate = (icmp_ln1073_4)> <Delay = 1.58>
ST_46 : Operation 360 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln1073_7, i32 %indvar_flatten12" [conv_core.cpp:45]   --->   Operation 360 'store' 'store_ln45' <Predicate = (icmp_ln1073_4)> <Delay = 1.58>
ST_46 : Operation 361 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 %select_ln1073_6, i16 %i" [conv_core.cpp:45]   --->   Operation 361 'store' 'store_ln45' <Predicate = (icmp_ln1073_4)> <Delay = 1.58>
ST_46 : Operation 362 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 %j, i16 %lhs_V_1" [conv_core.cpp:45]   --->   Operation 362 'store' 'store_ln45' <Predicate = (icmp_ln1073_4)> <Delay = 1.58>

State 47 <SV = 46> <Delay = 6.74>
ST_47 : Operation 363 [1/1] (1.24ns)   --->   "%select_ln47 = select i1 %icmp_ln1073_6, i8 0, i8 %jj_1" [conv_core.cpp:47]   --->   Operation 363 'select' 'select_ln47' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 364 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 364 'mul' 'mul_ln47' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %select_ln47_2" [conv_core.cpp:47]   --->   Operation 365 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 366 [1/1] (4.17ns)   --->   "%mul_ln47_2 = mul i16 %zext_ln47_2, i16 %Kx_cast7" [conv_core.cpp:47]   --->   Operation 366 'mul' 'mul_ln47_2' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%select_ln47_3 = select i1 %icmp_ln1073_6, i1 %icmp_ln54_1, i1 %icmp_ln54" [conv_core.cpp:47]   --->   Operation 367 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %select_ln47"   --->   Operation 368 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 369 [1/1] (2.07ns)   --->   "%w_V = add i16 %sub_ln1541, i16 %zext_ln232"   --->   Operation 369 'add' 'w_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i16 %w_V"   --->   Operation 370 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%or_ln54 = or i16 %w_V, i16 %select_ln47_1" [conv_core.cpp:54]   --->   Operation 371 'or' 'or_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %or_ln54, i32 15" [conv_core.cpp:54]   --->   Operation 372 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%xor_ln54 = xor i1 %tmp_6, i1 1" [conv_core.cpp:54]   --->   Operation 373 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 374 [1/1] (2.42ns)   --->   "%icmp_ln1073_5 = icmp_slt  i17 %sext_ln232_1, i17 %zext_ln1559_3"   --->   Operation 374 'icmp' 'icmp_ln1073_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_1)   --->   "%and_ln54 = and i1 %icmp_ln1073_5, i1 %xor_ln54" [conv_core.cpp:54]   --->   Operation 375 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 376 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln54_1 = and i1 %and_ln54, i1 %select_ln47_3" [conv_core.cpp:54]   --->   Operation 376 'and' 'and_ln54_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.15>
ST_48 : Operation 377 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 377 'mul' 'mul_ln47' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 378 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 378 'mul' 'mul_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 6.91>
ST_50 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i32 %mul_ln47" [conv_core.cpp:47]   --->   Operation 379 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 380 [2/2] (6.91ns)   --->   "%mul_ln47_1 = mul i48 %sext_ln47_1, i48 %rhs_V_2" [conv_core.cpp:47]   --->   Operation 380 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i16 %mul_ln47_2" [conv_core.cpp:47]   --->   Operation 381 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 382 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 382 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i16 %w_V"   --->   Operation 383 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 384 [3/3] (1.05ns) (grouped into DSP with root node add_ln232_1)   --->   "%mul_ln232 = mul i32 %sext_ln232, i32 %conv_i_i394"   --->   Operation 384 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 6.91>
ST_51 : Operation 385 [1/2] (6.91ns)   --->   "%mul_ln47_1 = mul i48 %sext_ln47_1, i48 %rhs_V_2" [conv_core.cpp:47]   --->   Operation 385 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 386 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 386 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 387 [2/3] (1.05ns) (grouped into DSP with root node add_ln232_1)   --->   "%mul_ln232 = mul i32 %sext_ln232, i32 %conv_i_i394"   --->   Operation 387 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 2.15>
ST_52 : Operation 388 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 388 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 389 [1/3] (0.00ns) (grouped into DSP with root node add_ln232_1)   --->   "%mul_ln232 = mul i32 %sext_ln232, i32 %conv_i_i394"   --->   Operation 389 'mul' 'mul_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 390 [1/1] (0.00ns) (grouped into DSP with root node add_ln232_1)   --->   "%sext_ln232_2 = sext i32 %mul_ln232"   --->   Operation 390 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln232_1 = add i48 %mul_ln47_1, i48 %sext_ln232_2"   --->   Operation 391 'add' 'add_ln232_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 5.62>
ST_53 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_4_VITIS_LOOP_50_5_str"   --->   Operation 392 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 393 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394" [conv_core.cpp:47]   --->   Operation 393 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 394 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_core.cpp:47]   --->   Operation 394 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln232_1 = add i48 %mul_ln47_1, i48 %sext_ln232_2"   --->   Operation 395 'add' 'add_ln232_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln232_1, i2 0"   --->   Operation 396 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i50 %shl_ln2"   --->   Operation 397 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 398 [1/1] (3.52ns)   --->   "%add_ln232_2 = add i64 %sext_ln232_3, i64 %feature_in_read"   --->   Operation 398 'add' 'add_ln232_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 399 [1/1] (1.58ns)   --->   "%br_ln54 = br i1 %and_ln54_1, void %for.inc81, void %Input_Channel" [conv_core.cpp:54]   --->   Operation 399 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>
ST_53 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln232_2_cast = zext i8 %select_ln47" [conv_core.cpp:47]   --->   Operation 400 'zext' 'trunc_ln232_2_cast' <Predicate = (and_ln54_1)> <Delay = 0.00>
ST_53 : Operation 401 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10" [conv_core.cpp:47]   --->   Operation 401 'mul' 'ret_V_2' <Predicate = (and_ln54_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 2.15>
ST_54 : Operation 402 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10" [conv_core.cpp:47]   --->   Operation 402 'mul' 'ret_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 2.15>
ST_55 : Operation 403 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10" [conv_core.cpp:47]   --->   Operation 403 'mul' 'ret_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.55>
ST_56 : Operation 404 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10" [conv_core.cpp:47]   --->   Operation 404 'mul' 'ret_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i24 %ret_V_2" [conv_core.cpp:47]   --->   Operation 405 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln57 = br i1 %cmp_i_i3952218, void %for.body63.lr.ph, void %for.inc81" [conv_core.cpp:57]   --->   Operation 406 'br' 'br_ln57' <Predicate = true> <Delay = 1.58>
ST_56 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln232_2, i32 2, i32 63" [conv_core.cpp:57]   --->   Operation 407 'partselect' 'trunc_ln4' <Predicate = (!cmp_i_i3952218)> <Delay = 0.00>
ST_56 : Operation 408 [1/1] (2.55ns)   --->   "%tmp = add i32 %mul_ln47_3, i32 %zext_ln47" [conv_core.cpp:47]   --->   Operation 408 'add' 'tmp' <Predicate = (!cmp_i_i3952218)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.91>
ST_57 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_cast = zext i32 %tmp" [conv_core.cpp:47]   --->   Operation 409 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 410 [2/2] (6.91ns)   --->   "%tmp13 = mul i48 %tmp_cast, i48 %CHout_cast" [conv_core.cpp:47]   --->   Operation 410 'mul' 'tmp13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.91>
ST_58 : Operation 411 [1/2] (6.91ns)   --->   "%tmp13 = mul i48 %tmp_cast, i48 %CHout_cast" [conv_core.cpp:47]   --->   Operation 411 'mul' 'tmp13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.58>
ST_59 : Operation 412 [2/2] (1.58ns)   --->   "%call_ln57 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i32 %gmem, i16 %CHin_read, i62 %trunc_ln4, i16 %CHout_read, i16 %select_ln1073_1, i48 %tmp13, i64 %W_read, i32 %sum_2_loc" [conv_core.cpp:57]   --->   Operation 412 'call' 'call_ln57' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 413 [1/2] (0.00ns)   --->   "%call_ln57 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i32 %gmem, i16 %CHin_read, i62 %trunc_ln4, i16 %CHout_read, i16 %select_ln1073_1, i48 %tmp13, i64 %W_read, i32 %sum_2_loc" [conv_core.cpp:57]   --->   Operation 413 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 1.91>
ST_61 : Operation 414 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 414 'load' 'sum_2_loc_load' <Predicate = (and_ln54_1 & !cmp_i_i3952218)> <Delay = 0.00>
ST_61 : Operation 415 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 415 'br' 'br_ln0' <Predicate = (and_ln54_1 & !cmp_i_i3952218)> <Delay = 1.58>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %sum_2_loc_load, void %for.body63.lr.ph, i32 %sum_1, void %Input_Channel, i32 %sum_1, void %for.inc84.loopexit"   --->   Operation 416 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (1.91ns)   --->   "%jj = add i8 %select_ln47, i8 1" [conv_core.cpp:50]   --->   Operation 417 'add' 'jj' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body46" [conv_core.cpp:50]   --->   Operation 418 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>

State 62 <SV = 46> <Delay = 7.25>
ST_62 : Operation 419 [4/5] (7.25ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1073" [conv_core.cpp:70]   --->   Operation 419 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 420 [2/3] (1.05ns) (grouped into DSP with root node add_ln74_1)   --->   "%ret_V_1 = mul i32 %zext_ln1540, i32 %CHout_cast6"   --->   Operation 420 'mul' 'ret_V_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 47> <Delay = 7.25>
ST_63 : Operation 421 [3/5] (7.25ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1073" [conv_core.cpp:70]   --->   Operation 421 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 422 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%ret_V_1 = mul i32 %zext_ln1540, i32 %CHout_cast6"   --->   Operation 422 'mul' 'ret_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 423 [1/1] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%zext_ln74 = zext i32 %ret_V_1" [conv_core.cpp:74]   --->   Operation 423 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 424 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i48 %select_ln43_2, i48 %zext_ln74" [conv_core.cpp:74]   --->   Operation 424 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 48> <Delay = 7.25>
ST_64 : Operation 425 [2/5] (7.25ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1073" [conv_core.cpp:70]   --->   Operation 425 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 426 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i48 %select_ln43_2, i48 %zext_ln74" [conv_core.cpp:74]   --->   Operation 426 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln74_1, i2 0" [conv_core.cpp:74]   --->   Operation 427 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i50 %shl_ln1" [conv_core.cpp:74]   --->   Operation 428 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 429 [1/1] (3.52ns)   --->   "%add_ln74 = add i64 %zext_ln74_1, i64 %feature_out_read" [conv_core.cpp:74]   --->   Operation 429 'add' 'add_ln74' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74, i32 2, i32 63" [conv_core.cpp:74]   --->   Operation 430 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i62 %trunc_ln3" [conv_core.cpp:74]   --->   Operation 431 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 432 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln74" [conv_core.cpp:74]   --->   Operation 432 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 65 <SV = 49> <Delay = 7.30>
ST_65 : Operation 433 [1/5] (7.25ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1073" [conv_core.cpp:70]   --->   Operation 433 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 434 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv_core.cpp:74]   --->   Operation 434 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 50> <Delay = 5.43>
ST_66 : Operation 435 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum, i32 0" [conv_core.cpp:71]   --->   Operation 435 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 51> <Delay = 6.40>
ST_67 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %sum" [conv_core.cpp:71]   --->   Operation 436 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln71, i32 23, i32 30" [conv_core.cpp:71]   --->   Operation 437 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %bitcast_ln71" [conv_core.cpp:71]   --->   Operation 438 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 439 [1/1] (1.55ns)   --->   "%icmp_ln71 = icmp_ne  i8 %tmp_1, i8 255" [conv_core.cpp:71]   --->   Operation 439 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 440 [1/1] (2.44ns)   --->   "%icmp_ln71_1 = icmp_eq  i23 %trunc_ln71, i23 0" [conv_core.cpp:71]   --->   Operation 440 'icmp' 'icmp_ln71_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln71 = or i1 %icmp_ln71_1, i1 %icmp_ln71" [conv_core.cpp:71]   --->   Operation 441 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 442 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum, i32 0" [conv_core.cpp:71]   --->   Operation 442 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln71_1 = and i1 %or_ln71, i1 %tmp_2" [conv_core.cpp:71]   --->   Operation 443 'and' 'and_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln71 = and i1 %and_ln71_1, i1 %relu_en_read" [conv_core.cpp:71]   --->   Operation 444 'and' 'and_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 445 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %and_ln71, i32 0, i32 %bitcast_ln71" [conv_core.cpp:74]   --->   Operation 445 'select' 'select_ln74' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 52> <Delay = 7.30>
ST_68 : Operation 446 [1/1] (7.30ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %select_ln74, i4 15" [conv_core.cpp:74]   --->   Operation 446 'write' 'write_ln74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 53> <Delay = 7.30>
ST_69 : Operation 447 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [conv_core.cpp:74]   --->   Operation 447 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 54> <Delay = 7.30>
ST_70 : Operation 448 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [conv_core.cpp:74]   --->   Operation 448 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 55> <Delay = 7.30>
ST_71 : Operation 449 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [conv_core.cpp:74]   --->   Operation 449 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 56> <Delay = 7.30>
ST_72 : Operation 450 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [conv_core.cpp:74]   --->   Operation 450 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 57> <Delay = 7.30>
ST_73 : Operation 451 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [conv_core.cpp:74]   --->   Operation 451 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_48_4" [conv_core.cpp:45]   --->   Operation 452 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten51') [20]  (0 ns)
	'store' operation ('store_ln41', conv_core.cpp:41) of constant 0 on local variable 'indvar_flatten51' [137]  (1.59 ns)

 <State 2>: 7.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln1559') [81]  (1.92 ns)
	'sub' operation ('sub_ln1559_1') [83]  (1.92 ns)
	'select' operation ('pad_x.V') [85]  (0 ns)
	'select' operation ('pad_x.V', conv_core.cpp:7) [94]  (1.25 ns)
	'add' operation ('add_ln1559_2') [99]  (2.08 ns)

 <State 3>: 5.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln1559_4') [102]  (2.11 ns)
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 4>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 5>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 6>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 7>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 8>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 9>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 10>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 11>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 12>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 13>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 14>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 15>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 16>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 17>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 18>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 19>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 20>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 21>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 22>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 23>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)

 <State 24>: 5.79ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1559') [104]  (3.72 ns)
	'add' operation ('Wout.V') [106]  (2.08 ns)

 <State 25>: 4.23ns
The critical path consists of the following:
	'add' operation ('Hout.V') [117]  (2.08 ns)
	'mul' operation of DSP[133] ('mul_ln6_1', conv_core.cpp:6) [133]  (2.15 ns)

 <State 26>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('mul_ln6_1', conv_core.cpp:6) [133]  (2.15 ns)

 <State 27>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('mul_ln6_1', conv_core.cpp:6) [133]  (2.15 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln6_2', conv_core.cpp:6) [135]  (6.91 ns)

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln6_2', conv_core.cpp:6) [135]  (6.91 ns)

 <State 31>: 2.15ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [144]  (0 ns)
	'mul' operation of DSP[153] ('ret.V') [153]  (2.15 ns)

 <State 32>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('ret.V') [153]  (2.15 ns)

 <State 33>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('ret.V') [153]  (2.15 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i') [155]  (6.91 ns)

 <State 36>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i') [155]  (6.91 ns)

 <State 37>: 6.94ns
The critical path consists of the following:
	'load' operation ('cout', conv_core.cpp:41) on local variable 'cout' [145]  (0 ns)
	'add' operation ('add_ln41', conv_core.cpp:41) [167]  (2.08 ns)
	'add' operation ('p_mid129', conv_core.cpp:41) [173]  (3.52 ns)
	'select' operation ('select_ln1073_2') [175]  (1.35 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [179]  (7.3 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum_2_loc_load') [208]  (0 ns)
	'fadd' operation ('sum', conv_core.cpp:70) [273]  (7.26 ns)

 <State 47>: 6.75ns
The critical path consists of the following:
	'select' operation ('select_ln47', conv_core.cpp:47) [219]  (1.25 ns)
	'add' operation ('w.V') [238]  (2.08 ns)
	'icmp' operation ('icmp_ln1073_5') [250]  (2.43 ns)
	'and' operation ('and_ln54', conv_core.cpp:54) [251]  (0 ns)
	'and' operation ('and_ln54_1', conv_core.cpp:54) [252]  (0.993 ns)

 <State 48>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[226] ('mul_ln47', conv_core.cpp:47) [226]  (2.15 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47_1', conv_core.cpp:47) [228]  (6.91 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47_1', conv_core.cpp:47) [228]  (6.91 ns)

 <State 52>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[233] ('mul_ln47_3', conv_core.cpp:47) [233]  (2.15 ns)

 <State 53>: 5.62ns
The critical path consists of the following:
	'add' operation of DSP[243] ('add_ln232_1') [243]  (2.1 ns)
	'add' operation ('add_ln232_2') [246]  (3.52 ns)

 <State 54>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('ret_V_2', conv_core.cpp:47) [256]  (2.15 ns)

 <State 55>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('ret_V_2', conv_core.cpp:47) [256]  (2.15 ns)

 <State 56>: 2.55ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('ret_V_2', conv_core.cpp:47) [256]  (0 ns)
	'add' operation ('tmp', conv_core.cpp:47) [261]  (2.55 ns)

 <State 57>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp13', conv_core.cpp:47) [263]  (6.91 ns)

 <State 58>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp13', conv_core.cpp:47) [263]  (6.91 ns)

 <State 59>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln57', conv_core.cpp:57) to 'Conv_Pipeline_Input_Channel' [264]  (1.59 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 1.92ns
The critical path consists of the following:
	'add' operation ('jj', conv_core.cpp:50) [269]  (1.92 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core.cpp:70) [273]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core.cpp:70) [273]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv_core.cpp:70) [273]  (7.26 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_1_req', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [294]  (7.3 ns)

 <State 66>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', conv_core.cpp:71) [280]  (5.43 ns)

 <State 67>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', conv_core.cpp:71) [280]  (5.43 ns)
	'and' operation ('and_ln71_1', conv_core.cpp:71) [281]  (0 ns)
	'and' operation ('and_ln71', conv_core.cpp:71) [282]  (0 ns)
	'select' operation ('select_ln74', conv_core.cpp:74) [290]  (0.978 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln74', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [295]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [296]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [296]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [296]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [296]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', conv_core.cpp:74) on port 'gmem' (conv_core.cpp:74) [296]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
