OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.20.12/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.20.12/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.20.12/tmp/routing/16-global.def
[INFO ODB-0128] Design: manual_macro_placement_test
[INFO ODB-0130]     Created 74 pins.
[INFO ODB-0131]     Created 5194 components and 19524 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19310 connections.
[INFO ODB-0133]     Created 143 nets and 214 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.20.12/tmp/routing/16-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   manual_macro_placement_test
Die area:                 ( 0 0 ) ( 312060 322780 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     5194
Number of terminals:      74
Number of snets:          2
Number of nets:           143

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 38.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 28019.
[INFO DRT-0033] mcon shape region query size = 78102.
[INFO DRT-0033] met1 shape region query size = 11130.
[INFO DRT-0033] via shape region query size = 3165.
[INFO DRT-0033] met2 shape region query size = 2027.
[INFO DRT-0033] via2 shape region query size = 2532.
[INFO DRT-0033] met3 shape region query size = 2019.
[INFO DRT-0033] via3 shape region query size = 2532.
[INFO DRT-0033] met4 shape region query size = 766.
[INFO DRT-0033] via4 shape region query size = 47.
[INFO DRT-0033] met5 shape region query size = 61.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 108 pins.
[INFO DRT-0081]   Complete 28 unique inst patterns.
[INFO DRT-0084]   Complete 63 groups.
#scanned instances     = 5194
#unique  instances     = 38
#stdCellGenAp          = 318
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 216
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 142
#instTermValidViaApCnt = 0
#macroGenAp            = 361
#macroValidPlanarAp    = 361
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.79 (MB), peak = 115.27 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     772

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 45 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 46 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 142.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 191.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 203.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 96.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 23.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 368 vertical wires in 1 frboxes and 287 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 31 vertical wires in 1 frboxes and 30 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.75 (MB), peak = 128.07 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.75 (MB), peak = 128.07 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 172.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 205.48 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 257.26 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 210.96 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 232.91 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 213.40 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 240.47 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 280.12 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 252.98 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 209.88 (MB).
[INFO DRT-0199]   Number of violations = 87.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 465.79 (MB), peak = 477.54 (MB)
Total wire length = 20072 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6535 um.
Total wire length on LAYER met2 = 7750 um.
Total wire length on LAYER met3 = 2867 um.
Total wire length on LAYER met4 = 2919 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 506.
Up-via summary (total 506):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    238
           met2     86
           met3     40
           met4      0
----------------------
                   506


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 482.54 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:00, memory = 516.83 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:00, memory = 541.07 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 480.93 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 486.35 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 473.06 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 506.32 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 536.75 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 504.55 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 465.52 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 465.64 (MB), peak = 553.79 (MB)
Total wire length = 19893 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6476 um.
Total wire length on LAYER met2 = 7651 um.
Total wire length on LAYER met3 = 2866 um.
Total wire length on LAYER met4 = 2898 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 502.
Up-via summary (total 502):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    232
           met2     88
           met3     40
           met4      0
----------------------
                   502


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 465.64 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.71 (MB), peak = 553.79 (MB)
Total wire length = 19893 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6476 um.
Total wire length on LAYER met2 = 7651 um.
Total wire length on LAYER met3 = 2867 um.
Total wire length on LAYER met4 = 2898 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 502.
Up-via summary (total 502):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    232
           met2     88
           met3     40
           met4      0
----------------------
                   502


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 465.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.71 (MB), peak = 553.79 (MB)
Total wire length = 19895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6476 um.
Total wire length on LAYER met2 = 7677 um.
Total wire length on LAYER met3 = 2870 um.
Total wire length on LAYER met4 = 2870 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 504.
Up-via summary (total 504):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    232
           met2     90
           met3     40
           met4      0
----------------------
                   504


[INFO DRT-0198] Complete detail routing.
Total wire length = 19895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6476 um.
Total wire length on LAYER met2 = 7677 um.
Total wire length on LAYER met3 = 2870 um.
Total wire length on LAYER met4 = 2870 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 504.
Up-via summary (total 504):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    232
           met2     90
           met3     40
           met4      0
----------------------
                   504


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 465.71 (MB), peak = 553.79 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.20.12/results/routing/manual_macro_placement_test.def
