The following files were generated for 'CNT_VIO' in directory
C:\Users\susu\Documents\mygithub\FPGA\Counter_6bit_Scope\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * CNT_VIO.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * CNT_VIO.cdc
   * CNT_VIO.constraints/CNT_VIO.ucf
   * CNT_VIO.constraints/CNT_VIO.xdc
   * CNT_VIO.ngc
   * CNT_VIO.ucf
   * CNT_VIO.v
   * CNT_VIO.veo
   * CNT_VIO.xdc
   * CNT_VIO_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * CNT_VIO.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * CNT_VIO.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * CNT_VIO.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * CNT_VIO.gise
   * CNT_VIO.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * CNT_VIO_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * CNT_VIO_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

