{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516888084221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516888084221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 19:18:03 2018 " "Processing started: Thu Jan 25 19:18:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516888084221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1516888084221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Up_Counter -c Up_Counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Up_Counter -c Up_Counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1516888084221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1516888084663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1516888084663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Up_Counter " "Found entity 1: Up_Counter" {  } { { "Up_Counter.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516888099980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1516888099980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "E:/FPGA/Verilog_Design/Test/Up_Counter/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516888099981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1516888099981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_PLL " "Found entity 1: Counter_PLL" {  } { { "Counter_PLL.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/Counter_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516888099984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1516888099984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file test_up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Up_Counter " "Found entity 1: Test_Up_Counter" {  } { { "Test_Up_Counter.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/Test_Up_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516888099986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1516888099986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out Up_Counter.v(15) " "Verilog HDL Implicit Net warning at Up_Counter.v(15): created implicit net for \"out\"" {  } { { "Up_Counter.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1516888099986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Up_Counter " "Elaborating entity \"Up_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1516888100015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out up_counter.v(15) " "Verilog HDL or VHDL warning at up_counter.v(15): object \"out\" assigned a value but never read" {  } { { "up_counter.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/up_counter.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1516888100020 "|Up_Counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 up_counter.v(15) " "Verilog HDL assignment warning at up_counter.v(15): truncated value with size 8 to match size of target (1)" {  } { { "up_counter.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/up_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1516888100020 "|Up_Counter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout up_counter.v(11) " "Output port \"cout\" at up_counter.v(11) has no driver" {  } { { "up_counter.v" "" { Text "E:/FPGA/Verilog_Design/Test/Up_Counter/up_counter.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1516888100020 "|Up_Counter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516888100153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 19:18:20 2018 " "Processing ended: Thu Jan 25 19:18:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516888100153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516888100153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516888100153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1516888100153 ""}
