
synthesis -f "ballplayer_ballplayer_impl_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Sun Mar 09 08:03:35 2025


Command Line:  synthesis -f ballplayer_ballplayer_impl_lattice.synproj -gui -msgset E:/code/FPGA/ballplayer/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = template.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/code/FPGA/ballplayer (searchpath added)
-p E:/software/Diamond/ispfpga/xo2c00/data (searchpath added)
-p E:/code/FPGA/ballplayer/ballplayer_impl (searchpath added)
-p E:/code/FPGA/ballplayer (searchpath added)
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_init.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_show_pic.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_write.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pic_ram.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/PLL/pll.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/adc081s101_driver.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/adjuster.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/debounce.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/divide.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/segment.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/template.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/PLL24M/PLL24M.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/segment/segment_led.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/control.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/beep.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/fre_div.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/jumping.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/hand_control.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_draw_line.v
Verilog design file = E:/code/FPGA/ballplayer/line_ram.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/draw_line.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pos_edge_detect.v
Verilog design file = E:/code/FPGA/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v
NGD file = ballplayer_ballplayer_impl.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v(44): " arg1="lcd_init" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v" arg3="44"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v(53): " arg1="lcd_init" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v" arg3="53"  />
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_show_pic.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_write.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/pic_ram.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/pll/pll.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/adc081s101_driver.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/debounce.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/divide.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/template.v. VERI-1482
    <postMsg mid="35901372" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v(93): " arg1="led" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v" arg3="93"  />
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/pll24m/pll24m.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/segment/segment_led.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/beep.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/fre_div.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/hand_control.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_draw_line.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/line_ram.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/draw_line.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/pos_edge_detect.v. VERI-1482
Analyzing Verilog file e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v. VERI-1482
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): template
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v(1): " arg1="template" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/pll24m/pll24m.v(8): " arg1="PLL24M" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/pll24m/pll24m.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=2,CLKOP_DIV=22,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=21,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/adc081s101_driver.v(18): " arg1="adc081s101_driver" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/adc081s101_driver.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v(1): " arg1="adjuster" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/debounce.v(18): " arg1="debounce(N=2)" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/debounce.v" arg3="18"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v(22): " arg1="32" arg2="2" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v" arg4="22"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v(24): " arg1="32" arg2="2" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v" arg4="24"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v(18): " arg1="segment" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v" arg3="18"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v(25): " arg1="seg" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v" arg3="25"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v(28): " arg1="32" arg2="4" arg3="seg_data_1" arg4="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v" arg5="28"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v(28): " arg1="32" arg2="4" arg3="seg_data_2" arg4="e:/code/fpga/ballplayer/ballplayer_impl/source/adjuster.v" arg5="28"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v(18): " arg1="rpr0521rs_driver" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/hand_control.v(1): " arg1="hand_control" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/hand_control.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(1): " arg1="jumping" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/fre_div.v(1): " arg1="fre_div(N=219089)" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/fre_div.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/fre_div.v(25): " arg1="32" arg2="24" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/fre_div.v" arg4="25"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(67): " arg1="15" arg2="9" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg4="67"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(81): " arg1="32" arg2="15" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg4="81"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(101): " arg1="32" arg2="6" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg4="101"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(122): " arg1="29" arg2="11" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg4="122"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(144): " arg1="15" arg2="9" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg4="144"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(145): " arg1="32" arg2="15" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg4="145"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v(124): " arg1="32" arg2="9" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v" arg4="124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd.v(1): " arg1="lcd" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/pll/pll.v(8): " arg1="pll" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/pll/pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=8,CLKOP_DIV=5,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=4,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_write.v(1): " arg1="lcd_write" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_write.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v(1): " arg1="control" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v(78): " arg1="32" arg2="4" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v" arg4="78"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v(85): " arg1="32" arg2="4" arg3="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/control.v" arg4="85"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v(3): " arg1="lcd_init" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_init.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_show_pic.v(2): " arg1="lcd_show_pic" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_show_pic.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/draw_line.v(1): " arg1="draw_line" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/draw_line.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/pos_edge_detect.v(1): " arg1="edge_detect" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/pos_edge_detect.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_draw_line.v(1): " arg1="lcd_draw_line(COLOR=16&apos;b1111111111111111,SIZE_LENGTH_MAX=3&apos;b111)" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_draw_line.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_draw_line.v(1): " arg1="lcd_draw_line(COLOR=16&apos;b1011110001000000,SIZE_LENGTH_MAX=1&apos;b0)" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_draw_line.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/pic_ram.v(2): " arg1="pic_ram" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/pic_ram.v" arg3="2"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v(56): " arg1="over_flag" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/template.v" arg3="56"  />
Last elaborated design is template()
Loading NGL library 'E:/software/Diamond/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/software/Diamond/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/software/Diamond/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/software/Diamond/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = template.
    <postMsg mid="35931038" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v(25): " arg1="seg_original_ramnet" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/segment.v" arg3="25"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/lcd_write_inst/cnt1" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/lcd_write_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/control_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 0001

 001 -> 0010

 010 -> 0100

 100 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/lcd_init_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000001 -> 000001

 000010 -> 000010

 000100 -> 000100

 001000 -> 001000

 010000 -> 010000

 100000 -> 100000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/lcd_show_pic_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_length_num"  />
SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/software/diamond/ispfpga/bin/nt64/scuba.exe -w -n mult_15u_15u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 15 -widthb 15 -widthp 30 -pl_stages 0 
    Circuit name     : mult_15u_15u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[14:0], B[14:0]
	Outputs      : P[29:0]
    I/O buffer       : not inserted
    EDIF output      : mult_15u_15u.edn
    Verilog output   : mult_15u_15u.v
    Verilog template : mult_15u_15u_tmpl.v
    Verilog testbench: tb_mult_15u_15u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_15u_15u.srp
    Estimated Resource Usage:
            LUT : 294

END   SCUBA Module Synthesis
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_15u_15u.v. VERI-1482
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[8]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[4]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[1]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[7]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[2]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[6]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[8]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[8]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[3]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[2]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[5]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[1]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[3]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[4]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[7]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[5]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[1]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[6]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[5]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[3]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[2]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a1[4]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a2[7]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\/a0[6]"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(67): " arg1="a[14]" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="67"  />
SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/software/diamond/ispfpga/bin/nt64/scuba.exe -w -n mult_11u_15u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 11 -widthb 15 -widthp 26 -pl_stages 0 
    Circuit name     : mult_11u_15u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[10:0], B[14:0]
	Outputs      : P[25:0]
    I/O buffer       : not inserted
    EDIF output      : mult_11u_15u.edn
    Verilog output   : mult_11u_15u.v
    Verilog template : mult_11u_15u_tmpl.v
    Verilog testbench: tb_mult_11u_15u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_11u_15u.srp
    Estimated Resource Usage:
            LUT : 212

END   SCUBA Module Synthesis
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_11u_15u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(67): " arg1="a[10]" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="67"  />
SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/software/diamond/ispfpga/bin/nt64/scuba.exe -w -n mult_32u_3u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 32 -widthb 3 -widthp 35 -pl_stages 0 
    Circuit name     : mult_32u_3u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[31:0], B[2:0]
	Outputs      : P[34:0]
    I/O buffer       : not inserted
    EDIF output      : mult_32u_3u.edn
    Verilog output   : mult_32u_3u.v
    Verilog template : mult_32u_3u_tmpl.v
    Verilog testbench: tb_mult_32u_3u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_32u_3u.srp
    Estimated Resource Usage:
            LUT : 103

END   SCUBA Module Synthesis
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_32u_3u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(81): " arg1="a[31]" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="81"  />
SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/software/diamond/ispfpga/bin/nt64/scuba.exe -w -n mult_32u_3u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 32 -widthb 3 -widthp 35 -pl_stages 0 
    Circuit name     : mult_32u_3u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[31:0], B[2:0]
	Outputs      : P[34:0]
    I/O buffer       : not inserted
    EDIF output      : mult_32u_3u.edn
    Verilog output   : mult_32u_3u.v
    Verilog template : mult_32u_3u_tmpl.v
    Verilog testbench: tb_mult_32u_3u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_32u_3u.srp
    Estimated Resource Usage:
            LUT : 103

END   SCUBA Module Synthesis
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_32u_3u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_32u_3u.v(8): " arg1="mult_32u_3u" arg2="mult_32u_3u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(122): " arg1="a[31]" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="122"  />
SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/software/diamond/ispfpga/bin/nt64/scuba.exe -w -n mult_15u_15u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 15 -widthb 15 -widthp 30 -pl_stages 0 
    Circuit name     : mult_15u_15u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[14:0], B[14:0]
	Outputs      : P[29:0]
    I/O buffer       : not inserted
    EDIF output      : mult_15u_15u.edn
    Verilog output   : mult_15u_15u.v
    Verilog template : mult_15u_15u_tmpl.v
    Verilog testbench: tb_mult_15u_15u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_15u_15u.srp
    Estimated Resource Usage:
            LUT : 294

END   SCUBA Module Synthesis
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_15u_15u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_15u_15u.v(8): " arg1="mult_15u_15u" arg2="mult_15u_15u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(144): " arg1="a[14]" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="144"  />
SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : e:/software/diamond/ispfpga/bin/nt64/scuba.exe -w -n mult_15u_15u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 15 -widthb 15 -widthp 30 -pl_stages 0 
    Circuit name     : mult_15u_15u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[14:0], B[14:0]
	Outputs      : P[29:0]
    I/O buffer       : not inserted
    EDIF output      : mult_15u_15u.edn
    Verilog output   : mult_15u_15u.v
    Verilog template : mult_15u_15u_tmpl.v
    Verilog testbench: tb_mult_15u_15u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_15u_15u.srp
    Estimated Resource Usage:
            LUT : 294

END   SCUBA Module Synthesis
Analyzing Verilog file E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_15u_15u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_15u_15u.v(8): " arg1="mult_15u_15u" arg2="mult_15u_15u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v(144): " arg1="a[14]" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/jumping.v" arg3="144"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v(216): " arg1="\u7/num_delay_i0_i0" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v" arg3="216"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_show_pic.v(154): " arg1="\lcd1/lcd_show_pic_inst/temp_i239" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/lcd/lcd_show_pic.v" arg3="154"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v(216): " arg1="\u7/num_delay_i0_i6" arg2="e:/code/fpga/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v" arg3="216"  />
GSR instance connected to net rst_c.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i0_8952_8953_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i8_8959_8960_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i7_8966_8967_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i6_8973_8974_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i5_8980_8981_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i4_8987_8988_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i3_8994_8995_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i2_9001_9002_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\jump/init_position_i1_9008_9009_set"  />
Duplicate register/latch removal. \u7/reg_data_i0_i7 is a one-to-one match with \u7/reg_data_i0_i6.
Duplicate register/latch removal. \u7/reg_data_i0_i2 is a one-to-one match with \u7/reg_data_i0_i7.
Duplicate register/latch removal. \u7/data_wr_i0_i5 is a one-to-one match with \u7/data_wr_i0_i4.
Duplicate register/latch removal. \lcd1/lcd_show_pic_inst/data_i3 is a one-to-one match with \lcd1/lcd_show_pic_inst/data_i5.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in template_drc.log.
Loading NGL library 'E:/software/Diamond/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/software/Diamond/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/software/Diamond/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/software/Diamond/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   2318 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file ballplayer_ballplayer_impl.ngd.

################### Begin Area Report (template)######################
Number of register bits => 668 of 4635 (14 % )
AND2 => 52
BB => 1
CCU2D => 269
EHXPLLJ => 2
FADD2B => 106
FD1P3AX => 174
FD1P3AY => 5
FD1P3DX => 61
FD1P3IX => 169
FD1P3JX => 9
FD1S1D => 9
FD1S3AX => 71
FD1S3AY => 14
FD1S3BX => 18
FD1S3DX => 24
FD1S3IX => 113
FD1S3JX => 1
GSR => 1
IB => 6
L6MUX21 => 3
LUT4 => 1018
MULT2 => 83
OB => 28
PFUMX => 78
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 16
  Net : lcd1/pll_u1/clk_50MHz, loads : 270
  Net : clk_c, loads : 184
  Net : jump/fre_500us/clk_out, loads : 103
  Net : u7/clk_c_enable_20, loads : 50
  Net : pll_u2/clk_24MHz, loads : 27
  Net : u7/clk_400khz, loads : 26
  Net : u7/dat_valid, loads : 23
  Net : adc_driver/pic_y_8__N_785, loads : 3
  Net : adc_driver/pic_y_8__N_789, loads : 3
  Net : adc_driver/pic_y_8__N_790, loads : 3
  Net : adc_driver/pic_y_8__N_787, loads : 3
  Net : adc_driver/pic_y_8__N_791, loads : 3
  Net : adc_driver/pic_y_8__N_786, loads : 3
  Net : adc_driver/pic_y_8__N_792, loads : 3
  Net : adc_driver/pic_y_8__N_788, loads : 3
  Net : adc_driver/pic_y_8__N_782, loads : 3
Clock Enable Nets
Number of Clock Enables: 82
Top 10 highest fanout Clock Enables:
  Net : u8/count, loads : 36
  Net : u7/clk_c_enable_121, loads : 25
  Net : jump/clk_out_enable_39, loads : 24
  Net : jump/clk_out_enable_25, loads : 15
  Net : jump/current_state_0, loads : 15
  Net : lcd1/lcd_write_inst/clk_50MHz_enable_46, loads : 15
  Net : u7/clk_c_enable_39, loads : 14
  Net : lcd1/lcd_show_pic_inst/clk_50MHz_enable_89, loads : 10
  Net : lcd1/lcd_show_pic_inst/clk_50MHz_enable_167, loads : 10
  Net : lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157, loads : 9
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : adc_driver/n21688, loads : 66
  Net : u7/state_0, loads : 63
  Net : u7/state_1, loads : 47
  Net : u7/state_2, loads : 41
  Net : jump/n22446, loads : 40
  Net : jump/stop_flag_N_1026, loads : 38
  Net : adj/k_0, loads : 37
  Net : jump/time_count_up_1, loads : 37
  Net : jump/time_count_up_0, loads : 37
  Net : jump/n21537, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets \u7/clk_400khz]          |  200.000 MHz|  132.732 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \jump/clk_out]           |  200.000 MHz|   43.550 MHz|    15 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk_24MHz]               |  200.000 MHz|   85.712 MHz|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets dat_valid]               |  200.000 MHz|   84.991 MHz|    13 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_c_enable_20]         |  200.000 MHz|   73.665 MHz|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \lcd1/clk_50MHz]         |  200.000 MHz|   69.113 MHz|    13 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   55.853 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


7 constraints not met.


Peak Memory Usage: 115.328  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.734  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "ballplayer_ballplayer_impl.ngd" -o "ballplayer_ballplayer_impl_map.ncd" -pr "ballplayer_ballplayer_impl.prf" -mp "ballplayer_ballplayer_impl.mrp" -lpf "E:/code/FPGA/ballplayer/ballplayer_impl/ballplayer_ballplayer_impl.lpf" -lpf "E:/code/FPGA/ballplayer/ballplayer.lpf"  -c 0           
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ballplayer_ballplayer_impl.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    668 out of  4635 (14%)
      PFU registers:          668 out of  4320 (15%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       992 out of  2160 (46%)
      SLICEs as Logic/ROM:    992 out of  2160 (46%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        458 out of  2160 (21%)
   Number of LUT4s:        1962 out of  4320 (45%)
      Number used as logic LUTs:        1046
      Number used as distributed RAM:     0
      Number used as ripple logic:      916
      Number used as shift registers:     0
   Number of PIO sites used: 35 + 4(JTAG) out of 105 (37%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  2 out of 2 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  16
     Net clk_c: 114 loads, 114 rising, 0 falling (Driver: PIO clk )
     Net lcd1/clk_50MHz: 171 loads, 171 rising, 0 falling (Driver: lcd1/pll_u1/PLLInst_0 )
     Net jump/clk_out: 75 loads, 75 rising, 0 falling (Driver: jump/fre_500us/clk_out_13 )
     Net pic_y_8__N_791: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_168_2_lut_3_lut )
     Net pic_y_8__N_782: 1 loads, 1 rising, 0 falling (Driver: adc_driver/pic_y_8__I_0_189_2_lut_3_lut )
     Net pic_y_8__N_792: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_169_2_lut_3_lut )
     Net pic_y_8__N_785: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_162_2_lut_3_lut )
     Net pic_y_8__N_786: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_163_2_lut_3_lut )
     Net pic_y_8__N_787: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_164_2_lut_3_lut )
     Net pic_y_8__N_788: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_165_2_lut_3_lut )
     Net pic_y_8__N_789: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_166_2_lut_3_lut )
     Net pic_y_8__N_790: 1 loads, 1 rising, 0 falling (Driver: adc_driver/reset_N_784_I_0_167_2_lut_3_lut )
     Net clk_c_enable_20: 27 loads, 27 rising, 0 falling (Driver: u7/dat_valid_276_rep_352 )
     Net clk_24MHz: 20 loads, 20 rising, 0 falling (Driver: pll_u2/PLLInst_0 )
     Net dat_valid: 14 loads, 14 rising, 0 falling (Driver: u7/dat_valid_276 )
     Net u7/clk_400khz: 6 loads, 6 rising, 0 falling (Driver: u7/clk_400khz_254 )
   Number of Clock Enables:  82
     Net lcd1/lcd_write_inst/clk_50MHz_enable_46: 8 loads, 8 LSLICEs
     Net clk_50MHz_enable_43: 2 loads, 2 LSLICEs
     Net lcd1/lcd_write_inst/clk_50MHz_enable_168: 1 loads, 1 LSLICEs
     Net lcd1/lcd_write_inst/clk_50MHz_enable_111: 1 loads, 1 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_173: 5 loads, 5 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_89: 6 loads, 6 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_167: 6 loads, 6 LSLICEs
     Net clk_50MHz_enable_30: 2 loads, 2 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_35: 1 loads, 1 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_151: 5 loads, 5 LSLICEs
     Net lcd1/lcd_show_pic_inst/state_3_N_1666_1: 1 loads, 1 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_165: 5 loads, 5 LSLICEs
     Net lcd1/lcd_show_pic_inst/clk_50MHz_enable_156: 2 loads, 2 LSLICEs
     Net clk_50MHz_enable_79: 10 loads, 10 LSLICEs
     Net lcd1/lcd_init_inst/clk_50MHz_enable_48: 1 loads, 1 LSLICEs
     Net lcd1/lcd_init_inst/lcd_rst_high_flag: 1 loads, 1 LSLICEs
     Net lcd1/lcd_init_inst/clk_50MHz_enable_135: 3 loads, 3 LSLICEs
     Net lcd1/lcd_draw_line_inst/clk_50MHz_enable_110: 5 loads, 5 LSLICEs
     Net lcd1/lcd_draw_line_inst/clk_50MHz_enable_129: 5 loads, 5 LSLICEs
     Net lcd1/lcd_draw_line_inst/clk_50MHz_enable_42: 1 loads, 1 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_172: 2 loads, 2 LSLICEs
     Net clk_50MHz_enable_100: 6 loads, 6 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153: 5 loads, 5 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152: 5 loads, 5 LSLICEs
     Net clk_50MHz_enable_61: 6 loads, 6 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_113: 2 loads, 2 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157: 6 loads, 6 LSLICEs
     Net jump/clk_out_enable_25: 8 loads, 8 LSLICEs
     Net jump/current_state_0: 8 loads, 8 LSLICEs
     Net jump/n22446: 13 loads, 13 LSLICEs
     Net jump/clk_out_enable_46: 4 loads, 4 LSLICEs
     Net clk_c_enable_20: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_9: 4 loads, 4 LSLICEs
     Net adc_driver/clk_24MHz_enable_4: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_14: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_12: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_13: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_15: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_11: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_16: 1 loads, 1 LSLICEs
     Net adc_driver/clk_24MHz_enable_10: 1 loads, 1 LSLICEs
     Net clk_400khz_enable_5: 1 loads, 1 LSLICEs
     Net u8/count: 19 loads, 19 LSLICEs
     Net u8/clk_c_enable_20_enable_5: 4 loads, 4 LSLICEs
     Net adj/clk_c_enable_84: 1 loads, 1 LSLICEs
     Net adj/deb/clk_c_enable_8: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_121: 13 loads, 13 LSLICEs
     Net u7/clk_c_enable_61: 4 loads, 4 LSLICEs
     Net u7/clk_c_enable_63: 4 loads, 4 LSLICEs
     Net u7/clk_c_enable_13: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_14: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_15: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_74: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_77: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_90: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_78: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_91: 3 loads, 3 LSLICEs
     Net u7/clk_c_enable_81: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_41: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_105: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_92: 3 loads, 3 LSLICEs
     Net u7/clk_c_enable_85: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_21: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_19: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_114: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_18: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_98: 3 loads, 3 LSLICEs
     Net u7/clk_c_enable_106: 2 loads, 2 LSLICEs
     Net u7/clk_c_enable_103: 3 loads, 3 LSLICEs
     Net u7/clk_c_enable_39: 7 loads, 7 LSLICEs
     Net u7/clk_c_enable_64: 3 loads, 3 LSLICEs
     Net u7/clk_c_enable_65: 1 loads, 1 LSLICEs
     Net u7/i2c_sda_N_652: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_83: 2 loads, 2 LSLICEs
     Net u7/clk_400khz_enable_4: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_110: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_86: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_89: 1 loads, 1 LSLICEs
     Net u7/clk_400khz_enable_2: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_104: 1 loads, 1 LSLICEs
     Net u7/clk_400khz_enable_3: 1 loads, 1 LSLICEs
     Net u7/clk_c_enable_111: 1 loads, 1 LSLICEs
   Number of LSRs:  62
     Net lcd1/n21602: 1 loads, 1 LSLICEs
     Net lcd1/lcd_write_inst/n21599: 3 loads, 3 LSLICEs
     Net lcd1/lcd_write_inst/state_1: 9 loads, 9 LSLICEs
     Net lcd1/lcd_write_inst/mosi_N_1143: 1 loads, 1 LSLICEs
     Net lcd1/lcd_write_inst/state_3: 1 loads, 1 LSLICEs
     Net wr_done: 2 loads, 2 LSLICEs
     Net state_2_adj_2666: 1 loads, 1 LSLICEs
     Net lcd1/lcd_write_inst/state_0: 1 loads, 1 LSLICEs
     Net lcd1/lcd_write_inst/n10899: 3 loads, 3 LSLICEs
     Net lcd1/state_1: 3 loads, 3 LSLICEs
     Net lcd1/lcd_show_pic_inst/n10903: 5 loads, 5 LSLICEs
     Net lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975: 6 loads, 6 LSLICEs
     Net length_num_flag: 3 loads, 3 LSLICEs
     Net lcd1/lcd_show_pic_inst/n10860: 1 loads, 1 LSLICEs
     Net lcd1/lcd_show_pic_inst/n16264: 5 loads, 5 LSLICEs
     Net lcd1/lcd_show_pic_inst/n10897: 2 loads, 2 LSLICEs
     Net the1_wr_done: 6 loads, 6 LSLICEs
     Net lcd1/state_2_adj_2657: 4 loads, 4 LSLICEs
     Net lcd1/lcd_init_inst/state_0: 1 loads, 1 LSLICEs
     Net lcd1/lcd_init_inst/cnt_150ms_22__N_1318: 12 loads, 12 LSLICEs
     Net state_4: 10 loads, 10 LSLICEs
     Net lcd1/state_2_adj_2659: 4 loads, 4 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10893: 2 loads, 2 LSLICEs
     Net state_3_adj_2669: 6 loads, 6 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889: 5 loads, 5 LSLICEs
     Net state_3_adj_2671: 6 loads, 6 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10882: 2 loads, 2 LSLICEs
     Net lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10870: 2 loads, 2 LSLICEs
     Net n21688: 39 loads, 39 LSLICEs
     Net pic_y_8__N_814: 3 loads, 3 LSLICEs
     Net pic_y_8__N_791: 2 loads, 2 LSLICEs
     Net pic_y_8__N_782: 2 loads, 2 LSLICEs
     Net pic_y_8__N_793: 3 loads, 3 LSLICEs
     Net pic_y_8__N_792: 2 loads, 2 LSLICEs
     Net pic_y_8__N_785: 2 loads, 2 LSLICEs
     Net pic_y_8__N_786: 2 loads, 2 LSLICEs
     Net pic_y_8__N_787: 2 loads, 2 LSLICEs
     Net pic_y_8__N_788: 2 loads, 2 LSLICEs
     Net pic_y_8__N_789: 2 loads, 2 LSLICEs
     Net pic_y_8__N_790: 2 loads, 2 LSLICEs
     Net pic_y_8__N_811: 3 loads, 3 LSLICEs
     Net pic_y_8__N_796: 3 loads, 3 LSLICEs
     Net pic_y_8__N_799: 3 loads, 3 LSLICEs
     Net pic_y_8__N_802: 3 loads, 3 LSLICEs
     Net pic_y_8__N_805: 3 loads, 3 LSLICEs
     Net pic_y_8__N_808: 3 loads, 3 LSLICEs
     Net pic_y_8__N_817: 3 loads, 3 LSLICEs
     Net jump/fre_500us/n19858: 1 loads, 1 LSLICEs
     Net jump/fre_500us/n10900: 13 loads, 13 LSLICEs
     Net adc_driver/cnt_7__N_48: 5 loads, 5 LSLICEs
     Net u8/n3945: 6 loads, 6 LSLICEs
     Net u8/n10853: 4 loads, 4 LSLICEs
     Net adj/deb/cnt_17__N_165: 10 loads, 10 LSLICEs
     Net u7/n10930: 12 loads, 12 LSLICEs
     Net u7/n10901: 6 loads, 6 LSLICEs
     Net u7/n10876: 1 loads, 1 LSLICEs
     Net u7/n74: 1 loads, 1 LSLICEs
     Net u7/n10854: 3 loads, 3 LSLICEs
     Net u7/n10927: 2 loads, 2 LSLICEs
     Net u7/n16979: 3 loads, 3 LSLICEs
     Net u7/n10921: 2 loads, 2 LSLICEs
     Net u7/n11817: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net state_0: 64 loads
     Net jump/n22446: 52 loads
     Net state_1: 48 loads
     Net state_2: 43 loads
     Net n21688: 39 loads
     Net jump/stop_flag_N_1026: 38 loads
     Net k_0: 38 loads
     Net jump/n21537: 37 loads
     Net jump/time_count_up_0: 37 loads
     Net jump/time_count_up_1: 37 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 66 MB

Dumping design to file ballplayer_ballplayer_impl_map.ncd.

ncd2vdb "ballplayer_ballplayer_impl_map.ncd" ".vdbs/ballplayer_ballplayer_impl_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.

trce -f "ballplayer_ballplayer_impl.mt" -o "ballplayer_ballplayer_impl.tw1" "ballplayer_ballplayer_impl_map.ncd" "ballplayer_ballplayer_impl.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ballplayer_ballplayer_impl_map.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ballplayer_ballplayer_impl.tw1 -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl_map.ncd ballplayer_ballplayer_impl.prf 
Design file:     ballplayer_ballplayer_impl_map.ncd
Preference file: ballplayer_ballplayer_impl.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 59980952
Cumulative negative slack: 59980952

Constraints cover 2484713 paths, 3 nets, and 4173 connections (58.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:03:44 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ballplayer_ballplayer_impl.tw1 -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl_map.ncd ballplayer_ballplayer_impl.prf 
Design file:     ballplayer_ballplayer_impl_map.ncd
Preference file: ballplayer_ballplayer_impl.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2484713 paths, 3 nets, and 4377 connections (61.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 59980952 (setup), 0 (hold)
Cumulative negative slack: 59980952 (59980952+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 72 MB


ldbanno "ballplayer_ballplayer_impl_map.ncd" -n Verilog -o "ballplayer_ballplayer_impl_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the ballplayer_ballplayer_impl_map design file.


Loading design for application ldbanno from file ballplayer_ballplayer_impl_map.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Converting design ballplayer_ballplayer_impl_map.ncd into .ldb format.
Writing Verilog netlist to file ballplayer_ballplayer_impl_mapvo.vo
Writing SDF timing to file ballplayer_ballplayer_impl_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 80 MB

ldbanno "ballplayer_ballplayer_impl_map.ncd" -n VHDL -o "ballplayer_ballplayer_impl_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the ballplayer_ballplayer_impl_map design file.


Loading design for application ldbanno from file ballplayer_ballplayer_impl_map.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Converting design ballplayer_ballplayer_impl_map.ncd into .ldb format.
Writing VHDL netlist to file ballplayer_ballplayer_impl_mapvho.vho
Writing SDF timing to file ballplayer_ballplayer_impl_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 79 MB

mpartrce -p "ballplayer_ballplayer_impl.p2t" -f "ballplayer_ballplayer_impl.p3t" -tf "ballplayer_ballplayer_impl.pt" "ballplayer_ballplayer_impl_map.ncd" "ballplayer_ballplayer_impl.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ballplayer_ballplayer_impl_map.ncd"
Sun Mar 09 08:03:47 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset E:/code/FPGA/ballplayer/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 ballplayer_ballplayer_impl_map.ncd ballplayer_ballplayer_impl.dir/5_1.ncd ballplayer_ballplayer_impl.prf
Preference file: ballplayer_ballplayer_impl.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ballplayer_ballplayer_impl_map.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   35+4(JTAG)/280     14% used
                  35+4(JTAG)/105     37% bonded

   SLICE            992/2160         45% used

   GSR                1/1           100% used
   PLL                2/2           100% used


17 potential circuit loops found in timing analysis.
Number of Signals: 2745
Number of Connections: 7139
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   35 out of 35 pins locked (100% locked).

    <postMsg mid="61091048" type="Warning" dynamic="2" navigation="0" arg0="pll_u2/PLLInst_0" arg1="LPLL"  />
    <postMsg mid="61091048" type="Warning" dynamic="2" navigation="0" arg0="pll_u2/PLLInst_0" arg1="LPLL"  />
    <postMsg mid="61091048" type="Warning" dynamic="2" navigation="0" arg0="pll_u2/PLLInst_0" arg1="LPLL"  />
    <postMsg mid="61091062" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="61091050" type="Warning" dynamic="4" navigation="0" arg0="clk" arg1="pll_u2/PLLInst_0" arg2="C1" arg3="PL4A"  />
The following 5 signals are selected to use the primary clock routing resources:
    lcd1/clk_50MHz (driver: lcd1/pll_u1/PLLInst_0, clk load #: 170)
    clk_24MHz (driver: pll_u2/PLLInst_0, clk load #: 19)
    clk_c (driver: clk, clk load #: 114)
    jump/clk_out (driver: jump/fre_500us/SLICE_507, clk load #: 75)
    dat_valid (driver: u7/SLICE_1045, clk load #: 14)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 8 signals are selected to use the secondary clock routing resources:
    clk_c_enable_20 (driver: u7/SLICE_1045, clk load #: 27, sr load #: 0, ce load #: 1)
    n21688 (driver: adc_driver/SLICE_458, clk load #: 0, sr load #: 39, ce load #: 0)
    u8/count (driver: u8/SLICE_765, clk load #: 0, sr load #: 0, ce load #: 19)
    jump/n22446 (driver: jump/SLICE_955, clk load #: 0, sr load #: 0, ce load #: 13)
    jump/fre_500us/n10900 (driver: jump/SLICE_955, clk load #: 0, sr load #: 13, ce load #: 0)
    u7/clk_c_enable_121 (driver: u7/SLICE_985, clk load #: 0, sr load #: 0, ce load #: 13)
    lcd1/lcd_init_inst/cnt_150ms_22__N_1318 (driver: lcd1/lcd_init_inst/SLICE_656, clk load #: 0, sr load #: 12, ce load #: 0)
    u7/n10930 (driver: u7/SLICE_985, clk load #: 0, sr load #: 12, ce load #: 0)

Signal rst_c is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 30 secs 

Starting Placer Phase 1.
..................
Placer score = 1974950.
Finished Placer Phase 1.  REAL time: 36 secs 

Starting Placer Phase 2.
.
Placer score =  2021479
Finished Placer Phase 2.  REAL time: 37 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 2 out of 2 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "lcd1/clk_50MHz" from CLKOP on comp "lcd1/pll_u1/PLLInst_0" on PLL site "LPLL", clk load = 170
  PRIMARY "clk_24MHz" from CLKOP on comp "pll_u2/PLLInst_0" on PLL site "RPLL", clk load = 19
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 114
  PRIMARY "jump/clk_out" from Q0 on comp "jump/fre_500us/SLICE_507" on site "R2C16A", clk load = 75
  PRIMARY "dat_valid" from Q0 on comp "u7/SLICE_1045" on site "R13C2B", clk load = 14
  SECONDARY "clk_c_enable_20" from Q1 on comp "u7/SLICE_1045" on site "R13C2B", clk load = 27, ce load = 1, sr load = 0
  SECONDARY "n21688" from F1 on comp "adc_driver/SLICE_458" on site "R12C15C", clk load = 0, ce load = 0, sr load = 39
  SECONDARY "u8/count" from Q0 on comp "u8/SLICE_765" on site "R20C21D", clk load = 0, ce load = 19, sr load = 0
  SECONDARY "jump/n22446" from Q0 on comp "jump/SLICE_955" on site "R2C14A", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "jump/fre_500us/n10900" from F0 on comp "jump/SLICE_955" on site "R2C14A", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "u7/clk_c_enable_121" from F0 on comp "u7/SLICE_985" on site "R13C17A", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "lcd1/lcd_init_inst/cnt_150ms_22__N_1318" from F1 on comp "lcd1/lcd_init_inst/SLICE_656" on site "R12C15A", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "u7/n10930" from F1 on comp "u7/SLICE_985" on site "R13C17A", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 5 out of 8 (62%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   35 + 4(JTAG) out of 280 (13.9%) PIO sites used.
   35 + 4(JTAG) out of 105 (37.1%) bonded PIO sites used.
   Number of PIO comps: 35; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 11 / 26 ( 42%) | 2.5V       | -         |
| 1        | 10 / 26 ( 38%) | 2.5V       | -         |
| 2        | 5 / 28 ( 17%)  | 2.5V       | -         |
| 3        | 1 / 7 ( 14%)   | 2.5V       | -         |
| 4        | 4 / 8 ( 50%)   | 2.5V       | -         |
| 5        | 4 / 10 ( 40%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 28 secs 

Dumping design to file ballplayer_ballplayer_impl.dir/5_1.ncd.

17 potential circuit loops found in timing analysis.
0 connections routed; 7139 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=pic_y_8__N_791 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_782 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_792 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_785 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_786 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_787 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_788 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_789 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_790 loads=3 clock_loads=1&#xA;   Signal=u7/clk_400khz loads=25 clock_loads=6"  />

Completed router resource preassignment. Real time: 54 secs 

Start NBR router at 08:04:41 03/09/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

17 potential circuit loops found in timing analysis.
Start NBR special constraint process at 08:04:41 03/09/25

Start NBR section for initial routing at 08:04:43 03/09/25
Level 1, iteration 1
68(0.03%) conflicts; 5539(77.59%) untouched conns; 4393612 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.752ns/-4393.613ns; real time: 57 secs 
Level 2, iteration 1
27(0.01%) conflicts; 5480(76.76%) untouched conns; 4499483 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.031ns/-4499.484ns; real time: 58 secs 
Level 3, iteration 1
16(0.01%) conflicts; 5480(76.76%) untouched conns; 4506728 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.068ns/-4506.729ns; real time: 1 mins 
Level 4, iteration 1
162(0.07%) conflicts; 0(0.00%) untouched conn; 4554473 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.788ns/-4554.473ns; real time: 1 mins 1 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 08:04:48 03/09/25
Level 4, iteration 1
75(0.03%) conflicts; 0(0.00%) untouched conn; 4559274 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.785ns/-4559.274ns; real time: 1 mins 2 secs 
Level 4, iteration 2
54(0.02%) conflicts; 0(0.00%) untouched conn; 4601241 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.785ns/-4601.241ns; real time: 1 mins 3 secs 
Level 4, iteration 3
32(0.01%) conflicts; 0(0.00%) untouched conn; 4600110 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.785ns/-4600.110ns; real time: 1 mins 4 secs 
Level 4, iteration 4
23(0.01%) conflicts; 0(0.00%) untouched conn; 4600110 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.785ns/-4600.110ns; real time: 1 mins 4 secs 
Level 4, iteration 5
21(0.01%) conflicts; 0(0.00%) untouched conn; 4601167 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.785ns/-4601.167ns; real time: 1 mins 5 secs 
Level 4, iteration 6
18(0.01%) conflicts; 0(0.00%) untouched conn; 4601167 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -21.785ns/-4601.167ns; real time: 1 mins 5 secs 
Level 4, iteration 7
12(0.00%) conflicts; 0(0.00%) untouched conn; 4641745 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4641.745ns; real time: 1 mins 6 secs 
Level 4, iteration 8
8(0.00%) conflicts; 0(0.00%) untouched conn; 4641745 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4641.745ns; real time: 1 mins 6 secs 
Level 4, iteration 9
8(0.00%) conflicts; 0(0.00%) untouched conn; 4654688 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4654.688ns; real time: 1 mins 7 secs 
Level 4, iteration 10
9(0.00%) conflicts; 0(0.00%) untouched conn; 4654688 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4654.688ns; real time: 1 mins 7 secs 
Level 4, iteration 11
8(0.00%) conflicts; 0(0.00%) untouched conn; 4652916 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4652.916ns; real time: 1 mins 8 secs 
Level 4, iteration 12
5(0.00%) conflicts; 0(0.00%) untouched conn; 4652916 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4652.916ns; real time: 1 mins 8 secs 
Level 4, iteration 13
5(0.00%) conflicts; 0(0.00%) untouched conn; 4653262 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4653.262ns; real time: 1 mins 9 secs 
Level 4, iteration 14
3(0.00%) conflicts; 0(0.00%) untouched conn; 4653262 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.051ns/-4653.262ns; real time: 1 mins 10 secs 
Level 4, iteration 15
3(0.00%) conflicts; 0(0.00%) untouched conn; 4674353 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.160ns/-4674.354ns; real time: 1 mins 10 secs 
Level 4, iteration 16
2(0.00%) conflicts; 0(0.00%) untouched conn; 4674353 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.160ns/-4674.354ns; real time: 1 mins 10 secs 
Level 4, iteration 17
0(0.00%) conflict; 0(0.00%) untouched conn; 4677785 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.160ns/-4677.785ns; real time: 1 mins 11 secs 

Start NBR section for performance tuning (iteration 1) at 08:04:58 03/09/25
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 4663990 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.094ns/-4663.991ns; real time: 1 mins 12 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 4667394 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.094ns/-4667.395ns; real time: 1 mins 12 secs 

Start NBR section for re-routing at 08:04:59 03/09/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 4667394 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -22.094ns/-4667.395ns; real time: 1 mins 12 secs 

Start NBR section for post-routing at 08:04:59 03/09/25
17 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 460 (6.44%)
  Estimated worst slack<setup> : -22.094ns
  Timing score<setup> : 75106248
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=pic_y_8__N_791 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_782 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_792 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_785 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_786 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_787 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_788 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_789 loads=3 clock_loads=1&#xA;   Signal=pic_y_8__N_790 loads=3 clock_loads=1&#xA;   Signal=u7/clk_400khz loads=25 clock_loads=6"  />

17 potential circuit loops found in timing analysis.
17 potential circuit loops found in timing analysis.
17 potential circuit loops found in timing analysis.
Total CPU time 1 mins 1 secs 
Total REAL time: 1 mins 18 secs 
Completely routed.
End of route.  7139 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 75106248 

Dumping design to file ballplayer_ballplayer_impl.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -22.094
PAR_SUMMARY::Timing score<setup/<ns>> = 75106.248
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 1 secs 
Total REAL time to completion: 1 mins 18 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ballplayer_ballplayer_impl.pt" -o "ballplayer_ballplayer_impl.twr" "ballplayer_ballplayer_impl.ncd" "ballplayer_ballplayer_impl.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:05:05 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o ballplayer_ballplayer_impl.twr -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl.ncd ballplayer_ballplayer_impl.prf 
Design file:     ballplayer_ballplayer_impl.ncd
Preference file: ballplayer_ballplayer_impl.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 75106248
Cumulative negative slack: 75106248

Constraints cover 2484713 paths, 3 nets, and 4473 connections (62.66% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sun Mar 09 08:05:06 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o ballplayer_ballplayer_impl.twr -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl.ncd ballplayer_ballplayer_impl.prf 
Design file:     ballplayer_ballplayer_impl.ncd
Preference file: ballplayer_ballplayer_impl.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2484713 paths, 3 nets, and 4462 connections (62.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 75106248 (setup), 0 (hold)
Cumulative negative slack: 75106248 (75106248+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 73 MB


iotiming  "ballplayer_ballplayer_impl.ncd" "ballplayer_ballplayer_impl.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
17 potential circuit loops found in timing analysis.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
17 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
17 potential circuit loops found in timing analysis.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
17 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
17 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
17 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
17 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
17 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

ibisgen "ballplayer_ballplayer_impl.pad" "E:/software/Diamond/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.14.0.75.2

Sun Mar 09 08:05:08 2025

Comp: adc_clk
 Site: J13
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: adc_cs
 Site: G14
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: adc_dat
 Site: H12
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: ball_release_button
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: i2c_scl
 Site: C8
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: i2c_sda
 Site: B8
 Type: BIDI
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: key_down
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key_up
 Site: M14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: lcd_blk
 Site: G13
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: lcd_cs
 Site: N6
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: lcd_dc
 Site: P8
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: lcd_mosi
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: lcd_rst
 Site: N8
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: lcd_sclk
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led
 Site: N13
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: rst
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: seg_led_1[0]
 Site: A10
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[1]
 Site: C11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[2]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[3]
 Site: E1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[4]
 Site: E2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[5]
 Site: A9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[6]
 Site: B9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[7]
 Site: F1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_1[8]
 Site: C9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[0]
 Site: C12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[1]
 Site: B14
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[2]
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[3]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[4]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[5]
 Site: B12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[6]
 Site: A11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[7]
 Site: K1
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_led_2[8]
 Site: A12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: E:\code\FPGA\ballplayer\ballplayer_impl\IBIS\ballplayer_ballplay~.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "ballplayer_ballplayer_impl.ncd" -n Verilog  -o "ballplayer_ballplayer_impl_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the ballplayer_ballplayer_impl design file.


Loading design for application ldbanno from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Converting design ballplayer_ballplayer_impl.ncd into .ldb format.
Loading preferences from ballplayer_ballplayer_impl.prf.
Writing Verilog netlist to file ballplayer_ballplayer_impl_vo.vo
Writing SDF timing to file ballplayer_ballplayer_impl_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 84 MB

ldbanno "ballplayer_ballplayer_impl.ncd" -n VHDL -o "ballplayer_ballplayer_impl_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the ballplayer_ballplayer_impl design file.


Loading design for application ldbanno from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Converting design ballplayer_ballplayer_impl.ncd into .ldb format.
Loading preferences from ballplayer_ballplayer_impl.prf.
Writing VHDL netlist to file ballplayer_ballplayer_impl_vho.vho
Writing SDF timing to file ballplayer_ballplayer_impl_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 85 MB

tmcheck -par "ballplayer_ballplayer_impl.par" 

bitgen -f "ballplayer_ballplayer_impl.t2b" -w "ballplayer_ballplayer_impl.ncd"  "ballplayer_ballplayer_impl.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ballplayer_ballplayer_impl.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "ballplayer_ballplayer_impl.bit".
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 281 MB

tmcheck -par "ballplayer_ballplayer_impl.par" 

bitgen -f "ballplayer_ballplayer_impl.t2b" -w "ballplayer_ballplayer_impl.ncd"  -jedec "ballplayer_ballplayer_impl.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ballplayer_ballplayer_impl.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "ballplayer_ballplayer_impl.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 554240 bits for this design


Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 281 MB
