/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,lahainap";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. LahianaP SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x1b7 0x10000 0x1f6 0x10000>;

	__symbols__ {
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@3";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		L1B = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L1C_AO = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		L1D = "/soc/rsc@18200000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		L1E = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		L2B = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L2E = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L3B = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L3E = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L4E = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5B = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		L5B_AO = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L5E = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6B = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L6E = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		L7B = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L7E = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		L8B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9B = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		LLCC_1 = "/soc/mem_dump/llcc_1_dcache";
		LLCC_2 = "/soc/mem_dump/llcc_2_dcache";
		LLCC_3 = "/soc/mem_dump/llcc_3_dcache";
		LLCC_4 = "/soc/mem_dump/llcc_4_dcache";
		LLCC_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@2";
		S10B = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		S10C = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		S11B = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		S12B = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		S1C = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		S1E = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		S2C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		S2E = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		S3C = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		S3E = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		S5B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		S5B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		S6B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		S6C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		S8C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		S8C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		S9B_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		S9B_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		VDD_EBI_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		VDD_LPI_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		VDD_MMCX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		VDD_MM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		VDD_MM_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		VDD_MODEM_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		VDD_MXA_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		VDD_MXA_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-mmcx-sup-level";
		VDD_MXC_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		VDD_MXC_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-mmcx-sup-level";
		adsp_heap = "/soc/qcom,ion/qcom,ion-heap@22";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@1519d000";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		anoc_1_pcie_tbu = "/soc/apps-smmu@15000000/anoc_1_pcie_tbu@151a1000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		apc1_cluster = "/soc/qcom,cpufreq-hw/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		apps_bcm_voter = "/soc/rsc@18200000/bcm_voter";
		apps_rsc = "/soc/rsc@18200000";
		apps_smmu = "/soc/apps-smmu@15000000";
		arch_timer = "/soc/timer";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		bluetooth = "/soc/bt_qca6490";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bps0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@3ac0000/qca6490";
		c400_scandump = "/soc/mem_dump/c400_scandump";
		c500_scandump = "/soc/mem_dump/c500_scandump";
		c600_scandump = "/soc/mem_dump/c600_scandump";
		c700_scandump = "/soc/mem_dump/c700_scandump";
		cam_a5 = "/soc/qcom,a5";
		cam_bps = "/soc/qcom,bps";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad07004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b070";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@ad09004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad0c120";
		cam_cci0 = "/soc/qcom,cci0";
		cam_cci1 = "/soc/qcom,cci1";
		cam_csid0 = "/soc/qcom,csid0";
		cam_csid1 = "/soc/qcom,csid1";
		cam_csid2 = "/soc/qcom,csid2";
		cam_csid_lite0 = "/soc/qcom,csid-lite0";
		cam_csid_lite1 = "/soc/qcom,csid-lite1";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_csiphy4 = "/soc/qcom,csiphy4";
		cam_csiphy5 = "/soc/qcom,csiphy5";
		cam_csiphy_tpg0 = "/soc/qcom,tpg0@ac97000";
		cam_csiphy_tpg1 = "/soc/qcom,tpg1@ac98000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_jpeg_dma = "/soc/qcom,jpegdma";
		cam_jpeg_enc = "/soc/qcom,jpegenc";
		cam_sensor_active_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs0";
		cam_sensor_active_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_active_ext_regs1";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_suspend_ext_regs0 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs0";
		cam_sensor_suspend_ext_regs1 = "/soc/pinctrl@f000000/cam_sensor_suspend_ext_regs1";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_vfe0 = "/soc/qcom,ife0";
		cam_vfe1 = "/soc/qcom,ife1";
		cam_vfe2 = "/soc/qcom,ife2";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		cdsp_mem = "/reserved-memory/cdsp_region";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap@80c00000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-nsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-nsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		chan0_shbuf = "/reserved-memory/neuron_block@0";
		chan1_shbuf = "/reserved-memory/neuron_block@1";
		clk_virt = "/soc/interconnect";
		clock_aop = "/soc/qcom,aopclk";
		clock_apsscc = "/soc/syscon@182a0000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_debugcc = "/soc/qcom,cc-debug";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_gpucc = "/soc/qcom,gpucc@3d90000";
		clock_mccc = "/soc/syscon@90ba000";
		clock_rpmh = "/soc/rsc@18200000/qcom,rpmhclk";
		clock_videocc = "/soc/qcom,videocc@abf0000";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@15199000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@15195000";
		config_noc = "/soc/interconnect@1500000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu00_config1 = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config1";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu01_config1 = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config1";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu02_config1 = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config1";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu03_config1 = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config1";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_l3_tbl = "/soc/qcom,cpu0-cpu-l3-tbl";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu0-hotplug";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu10_config1 = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config1";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu11_config1 = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config1";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu12_config1 = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config1";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu13_config1 = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config1";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu14_config1 = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config1";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu15_config1 = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config1";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu16_config1 = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config1";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu17_config1 = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config1";
		cpu1_cpu_l3_lat = "/soc/qcom,cpu1-cpu-l3-lat";
		cpu1_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu1-cpu-l3-latmon";
		cpu1_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu1-hotplug";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_cpu_l3_lat = "/soc/qcom,cpu2-cpu-l3-lat";
		cpu2_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu2-cpu-l3-latmon";
		cpu2_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu2-hotplug";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_cpu_l3_lat = "/soc/qcom,cpu3-cpu-l3-lat";
		cpu3_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu3-cpu-l3-latmon";
		cpu3_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu3-hotplug";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-computemon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu4_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-l3-latmon";
		cpu4_cpu_l3_tbl = "/soc/qcom,cpu4-cpu-l3-tbl";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latfloor = "/soc/qcom,cpu4-cpu-llcc-latfloor";
		cpu4_cpu_llcc_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		cpu4_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu4-hotplug";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu4_llcc_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-computemon";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		cpu4_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu4-qoslatmon";
		cpu5_cpu_l3_lat = "/soc/qcom,cpu5-cpu-l3-lat";
		cpu5_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu5-cpu-l3-latmon";
		cpu5_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu5-hotplug";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu6_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu6-hotplug";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_cpu_ddr_latfloor = "/soc/qcom,cpu7-cpu-ddr-latfloor";
		cpu7_cpu_ddr_qoslatfloor = "/soc/qcom,cpu7-cpu-ddr-qoslatfloor";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latfloor = "/soc/qcom,cpu7-cpu-l3-latfloor";
		cpu7_cpu_l3_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu7_hotplug = "/soc/qcom,cpufreq-hw/qcom,cpu-hotplug/cpu7-hotplug";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu7_l3_computemon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-l3-computemon";
		cpu7_llcc_ddr_latmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-llcc-ddr-latmon";
		cpu7_qoslatmon = "/soc/qcom,memlat-cpugrp/qcom,cpu7-qoslatmon";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		cpu_pmu = "/soc/cpu-pmu";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@6001000";
		cti0 = "/soc/cti@6010000";
		cti0_apss = "/soc/cti@78e0000";
		cti0_ddr0 = "/soc/cti@6e02000";
		cti0_ddr1 = "/soc/cti@6e0c000";
		cti0_dlct = "/soc/cti@6c2a000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti0_swao = "/soc/cti@6b00000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti1_apss = "/soc/cti@78f0000";
		cti1_ddr0 = "/soc/cti@6e03000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		cti1_dlct = "/soc/cti@6c2b000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti1_swao = "/soc/cti@6b01000";
		cti2 = "/soc/cti@6012000";
		cti2_apss = "/soc/cti@7900000";
		cti2_ddr0 = "/soc/cti@6e04000";
		cti2_ddr1 = "/soc/cti@6e0e000";
		cti2_dlct = "/soc/cti@6c2c000";
		cti2_swao = "/soc/cti@6b02000";
		cti3 = "/soc/cti@6013000";
		cti3_swao = "/soc/cti@6b03000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti_ddr_ch02 = "/soc/cti@6e11000";
		cti_ddr_ch13 = "/soc/cti@6e21000";
		cti_iris = "/soc/cti@6831000";
		cti_lpass = "/soc/cti@6845000";
		cti_lpass_q6 = "/soc/cti@6b2b000";
		cti_mdss = "/soc/cti@6c61000";
		cti_titan = "/soc/cti@6c13000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		custom0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-rd";
		custom0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom0-wr";
		custom1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-rd";
		custom1_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/custom1-wr";
		cx_pe = "/soc/cx_rdpm_pe@0x00635000";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config4";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe-step/trips/cx-pe-config5";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hsif0_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif0-rx/qcom,msm-dai-q6-tdm-hsif0-rx-0";
		dai_hsif0_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif0-tx/qcom,msm-dai-q6-tdm-hsif0-tx-0";
		dai_hsif1_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif1-rx/qcom,msm-dai-q6-tdm-hsif1-rx-0";
		dai_hsif1_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif1-tx/qcom,msm-dai-q6-tdm-hsif1-tx-0";
		dai_hsif2_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif2-rx/qcom,msm-dai-q6-tdm-hsif2-rx-0";
		dai_hsif2_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif2-tx/qcom,msm-dai-q6-tdm-hsif2-tx-0";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-1";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_pri_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-1";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_sep_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sep-rx/qcom,msm-dai-q6-tdm-sep-rx-0";
		dai_sep_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sep-tx/qcom,msm-dai-q6-tdm-sep-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-1";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dai_tert_tdm_tx_1 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-1";
		dc_noc = "/soc/interconnect@90e0000";
		dcc = "/soc/dcc_v2@117f000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		demura_memory_0 = "/reserved-memory/demura_region_0";
		demura_memory_1 = "/reserved-memory/demura_region_1";
		dfps_data_memory = "/reserved-memory/dfps_data_region";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@e1000000";
		disp_rsc = "/soc/rsc@af20000";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		epss_l3_cpu = "/soc/l3_cpu@18590000";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/out-ports/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@a94000/fsa4480@42";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/in-ports/port@0/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/in-ports/port@1/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/in-ports/port@2/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/in-ports/port@3/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/in-ports/port@4/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/in-ports/port@5/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/in-ports/port@6/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/in-ports/port@7/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/in-ports/port@0/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/in-ports/port@3/endpoint";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/out-ports/port/endpoint";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/out-ports/port/endpoint";
		funnel_center_in_tpdm_dlct = "/soc/funnel@6c2d000/in-ports/port@6/endpoint";
		funnel_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/in-ports/port@7/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e05000";
		funnel_ddr_0_in_funnel_ddr_ch02 = "/soc/funnel@6e05000/in-ports/port@0/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch13 = "/soc/funnel@6e05000/in-ports/port@1/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e05000/in-ports/port@2/endpoint";
		funnel_ddr_0_in_tpdm_shrm = "/soc/funnel@6e05000/in-ports/port@3/endpoint";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e05000/out-ports/port/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@6e12000";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@6e12000/in-ports/port@0/endpoint";
		funnel_ddr_ch02_out_funnel_ddr_0 = "/soc/funnel@6e12000/out-ports/port/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@6e22000";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@6e22000/in-ports/port@0/endpoint";
		funnel_ddr_ch13_out_funnel_ddr_0 = "/soc/funnel@6e22000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@6c2d000";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/in-ports/port@2/endpoint";
		funnel_dl_center_in_funnel_dlwt = "/soc/funnel@6c2d000/in-ports/port@5/endpoint";
		funnel_dl_center_in_funnel_lpass = "/soc/funnel@6c2d000/in-ports/port@3/endpoint";
		funnel_dl_center_out_qatb = "/soc/funnel@6c2d000/out-ports/port@c/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_in_funnel_video = "/soc/funnel@6c0b000/in-ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_mdss = "/soc/funnel@6c0b000/in-ports/port@1/endpoint";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/in-ports/port@3/endpoint";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/in-ports/port@0/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@69c2000/in-ports/port@0/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/out-ports/port/endpoint";
		funnel_dl_turing_out_qatb = "/soc/funnel@6985000/out-ports/port@2/endpoint";
		funnel_dl_west = "/soc/funnel@6c3a000";
		funnel_dlwt_0_in_tpdm_rdpm = "/soc/funnel@6c3a000/in-ports/port@0/endpoint";
		funnel_dlwt_0_in_tpdm_rdpm_mx = "/soc/funnel@6c3a000/in-ports/port@1/endpoint";
		funnel_dlwt_out_funnel_dl_center = "/soc/funnel@6c3a000/out-ports/port/endpoint";
		funnel_dup_turing = "/soc/funnel@6986000";
		funnel_dup_turing_in_turing_etm = "/soc/funnel@6986000/in-ports/port@3/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@6042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@6042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/in-ports/port@5/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/in-ports/port@0/endpoint";
		funnel_lpass_lpi = "/soc/funnel@6b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@6b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@6b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_swao = "/soc/funnel@6b44000/out-ports/port/endpoint";
		funnel_lpass_out_funnel_dl_center = "/soc/funnel@6846000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/in-ports/port@1/endpoint";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/in-ports/port@3/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/in-ports/port@0/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/in-ports/port@0/endpoint";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/out-ports/port/endpoint";
		funnel_mq6_dup = "/soc/funnel@680d000";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel@680d000/in-ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel@680d000/in-ports/port@2/endpoint";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel@680d000/out-ports/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/in-ports/port@0/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/out-ports/port/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_funnel_lpass_lpi = "/soc/funnel@6b04000/in-ports/port@5/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/in-ports/port@7/endpoint";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@6b04000/in-ports/port@3/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/in-ports/port@6/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@6985000";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6985000/in-ports/port@1/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6985000/in-ports/port@0/endpoint";
		funnel_video = "/soc/funnel@6832000";
		funnel_video_in_tpdm_video = "/soc/funnel@6832000/in-ports/port@0/endpoint";
		funnel_video_out_funnel_dl_mm = "/soc/funnel@6832000/out-ports/port/endpoint";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@152128";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_ufs_card_gdsc = "/soc/qcom,gdsc@175004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@110004";
		gem_noc = "/soc/interconnect@9100000";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_modem = "/soc/qcom,glink/modem";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_spss = "/soc/qcom,glink/spss";
		gmu = "/soc/qcom,gmu@3d69000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d9158c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_speed_bin = "/soc/qfprom@784000/gpu_speed_bin@17b";
		gpuss0_config = "/soc/thermal-zones/gpuss-0-step/trips/active-config0";
		gpuss1_config = "/soc/thermal-zones/gpuss-1-step/trips/active-config0";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		hyp_reserved_mem = "/reserved-memory/qheebsp_dbg_vm_hyp_region@d0000000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		i3c0 = "/soc/i3c-master@a80000";
		i3c1 = "/soc/i3c-master@a84000";
		i3c2 = "/soc/i3c-master@880000";
		i3c3 = "/soc/i3c-master@884000";
		icp0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/icp0-all-rd";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		ife2_linear_pdaf_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-linear-pdaf-wr";
		ife2_rdi_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-all-rd";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife2_ubwc_stats_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife2-ubwc-stats-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@6b0e000";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		ipe0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ipe0_in_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		kgsl_ddr_qos = "/soc/qcom,kgsl-ddr-qos";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		kryo_erp = "/soc/erp";
		lahaina_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level1_rt0_wr3 = "/soc/qcom,cam-cpas/camera-bus-nodes/level1-nodes/level1-rt0-wr3";
		level2_nrt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt1_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_rt0_rd = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@33c0000";
		lsm = "/soc/qcom,msm-lsm-client";
		lt9611_pins = "/soc/pinctrl@f000000/lt9611_pins";
		mc_virt = "/soc/interconnect@1580000";
		mdmss10_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config0";
		mdmss11_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config1";
		mdmss12_config = "/soc/thermal-zones/mdmss-1-step/trips/active-config2";
		mdmss20_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config0";
		mdmss21_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config1";
		mdmss22_config = "/soc/thermal-zones/mdmss-2-step/trips/active-config2";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		memlat_cpugrp = "/soc/qcom,memlat-cpugrp";
		memshare_mem = "/reserved-memory/memshare_region";
		memtimer = "/soc/timer@17c20000";
		mmss_noc = "/soc/interconnect@1740000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@15191000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151a5000";
		mnoc_sf_1_tbu = "/soc/apps-smmu@15000000/mnoc_sf_1_tbu@151a9000";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin0_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0_dsc";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin1_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1_dsc";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin2_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2_dsc";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_mmw_skin3_dsc = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3_dsc";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_dsc";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_pa_fr1_dsc = "/soc/qmi-tmd-devices/modem/modem_pa_fr1_dsc";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_skin_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_lte_dsc";
		modem_skin_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_skin_nr_dsc";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mx_pe = "/soc/mx_rdpm_pe@0x00637000";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe-step/trips/mx-pe-config3";
		nfc_clk_req_active = "/soc/pinctrl@f000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@f000000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_fwdl_active = "/soc/pinctrl@f000000/nfc/nfc_fwdl_active";
		nfc_fwdl_suspend = "/soc/pinctrl@f000000/nfc/nfc_fwdl_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nsp_noc = "/soc/interconnect@a0c0000";
		nspss0_config = "/soc/thermal-zones/nspss-0-step/trips/active-config0";
		nspss0_config1 = "/soc/thermal-zones/nspss-0-step/trips/active-config1";
		nspss1_config = "/soc/thermal-zones/nspss-1-step/trips/active-config0";
		nspss1_config1 = "/soc/thermal-zones/nspss-1-step/trips/active-config1";
		nspss2_config = "/soc/thermal-zones/nspss-2-step/trips/active-config0";
		nspss2_config1 = "/soc/thermal-zones/nspss-2-step/trips/active-config1";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a10040";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@86100000";
		pil_camera_mem = "/reserved-memory/pil_camera_region@85200000";
		pil_cdsp_mem = "/reserved-memory/pil_cdsp_region@8c900000";
		pil_cvp_mem = "/reserved-memory/pil_cvp_region@85c00000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@8e71a000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@8e700000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@8e710000";
		pil_modem = "/soc/qcom,mss@8a800000";
		pil_modem_mem = "/reserved-memory/modem_region@8f000000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@89a00000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@8e800000";
		pil_trustedvm_mem = "/reserved-memory/pil_trustedvm_region@d0800000";
		pil_video_mem = "/reserved-memory/pil_video_region@85700000";
		pm8008i_active = "/soc/pinctrl@f000000/pm8008i_active";
		pm8008j_active = "/soc/pinctrl@f000000/pm8008j_active";
		pm8350_l1 = "/soc/rsc@18200000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		pm8350_l2 = "/soc/rsc@18200000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		pm8350_l3 = "/soc/rsc@18200000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		pm8350_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8350-l4-level";
		pm8350_l5 = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		pm8350_l5_ao = "/soc/rsc@18200000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		pm8350_l6 = "/soc/rsc@18200000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		pm8350_l7 = "/soc/rsc@18200000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pm8350_l8_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		pm8350_l9 = "/soc/rsc@18200000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350_s10 = "/soc/rsc@18200000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pm8350_s11 = "/soc/rsc@18200000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		pm8350_s12 = "/soc/rsc@18200000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pm8350_s5_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level";
		pm8350_s5_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8350-s5-level-ao";
		pm8350_s6_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8350-s6-level";
		pm8350_s9_level = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level";
		pm8350_s9_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxclvl/regulator-pm8350-s9-level-ao";
		pm8350b_l1 = "/soc/rsc@18200000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		pm8350c_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l1_ao = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8350c-l1-ao";
		pm8350c_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_s1 = "/soc/rsc@18200000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s10 = "/soc/rsc@18200000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		pm8350c_s2_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8350c-s2-level";
		pm8350c_s3 = "/soc/rsc@18200000/rpmh-regulator-smpc3/regulator-pm8350c-s3";
		pm8350c_s4_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_s6_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		pm8350c_s8_level = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level";
		pm8350c_s8_level_ao = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s8-level-ao";
		pmr735a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		pmr735a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pmr735a_s1 = "/soc/rsc@18200000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		pmr735a_s2 = "/soc/rsc@18200000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_s3 = "/soc/rsc@18200000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		pop_trip1 = "/soc/thermal-zones/pop-mem-step/trips/pop-trip1";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qatb_in_funnel_dl_center = "/soc/funnel@6005000/in-ports/port@2/endpoint";
		qatb_in_funnel_dl_turing = "/soc/funnel@6005000/in-ports/port@3/endpoint";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_hwkm = "/soc/hwkm@10c0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_rng = "/soc/qrng@10d3000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qfprom = "/soc/qfprom@784000";
		qmi_sensor = "/soc/qmi-ts-sensors";
		qmi_tmd = "/soc/qmi-tmd-devices";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		qrtr_shbuf = "/reserved-memory/qrtr-shmem";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se10_spi_sleep_cs = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep_cs";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c = "/soc/i2c@880000";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_i3c_active = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_active";
		qupv3_se14_i3c_pins = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins";
		qupv3_se14_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i3c_pins/qupv3_se14_i3c_sleep";
		qupv3_se14_spi = "/soc/spi@880000";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c = "/soc/i2c@884000";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		qupv3_se15_spi = "/soc/spi@884000";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_i2c = "/soc/i2c@888000";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi = "/soc/spi@888000";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c = "/soc/i2c@88c000";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi = "/soc/spi@88c000";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_4uart = "/soc/qcom,qup_uart@890000";
		qupv3_se18_4uart_pins = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins";
		qupv3_se18_ctsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_ctsrx";
		qupv3_se18_default_cts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_cts";
		qupv3_se18_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_rtsrx";
		qupv3_se18_default_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_default_tx";
		qupv3_se18_rts = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_rts";
		qupv3_se18_tx = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/qupv3_se18_tx";
		qupv3_se19_i2c = "/soc/i2c@894000";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi = "/soc/spi@894000";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_2uart = "/soc/qcom,qup_uart@988000";
		qupv3_se2_2uart_active = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_active";
		qupv3_se2_2uart_pins = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins";
		qupv3_se2_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_sleep";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_2uart = "/soc/qcom,qup_uart@98c000";
		qupv3_se3_2uart_active = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_active";
		qupv3_se3_2uart_pins = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins";
		qupv3_se3_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se3_2uart_pins/qupv3_se3_2uart_sleep";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@994000";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@994000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_2uart = "/soc/qcom,qup_uart@998000";
		qupv3_se6_2uart_active = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_active";
		qupv3_se6_2uart_pins = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins";
		qupv3_se6_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_2uart_sleep";
		qupv3_se6_default_txrx = "/soc/pinctrl@f000000/qupv3_se6_2uart_pins/qupv3_se6_default_txrx";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c = "/soc/i2c@99c000";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi = "/soc/spi@99c000";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_i3c_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_active";
		qupv3_se8_i3c_pins = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins";
		qupv3_se8_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sleep";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		refgen = "/soc/refgen-regulator@88e7000";
		removed_mem = "/reserved-memory/removed_region@d8800000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/out-ports/port@0/endpoint";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/in-ports/port/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/in-ports/port/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/out-ports/port@1/endpoint";
		reserved_memory = "/reserved-memory";
		reserved_xbl_uefi_log = "/reserved-memory/res_xbl_uefi_log_region@80880000";
		routing = "/soc/qcom,msm-pcm-routing";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sdhc_2 = "/soc/sdhci@8804000";
		sdsp_mem = "/reserved-memory/sdsp_region";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		secure_display_memory = "/reserved-memory/secure_display_region";
		sleep_clk = "/soc/clocks/sleep-clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		slim_aud = "/soc/slim@3ac0000";
		smb1398_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1398-debug@d";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@80900000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-qvrexternal5-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-nsp/qcom,smp2p-rdbg5-out";
		snoop_l3_bw = "/soc/qcom,snoop-l3-bw";
		snoop_l3_bwmon = "/soc/qcom,snoop-l3-bwmon@9091000";
		soc = "/soc";
		sp_mem = "/reserved-memory/sp_region";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		splash_memory = "/reserved-memory/splash_region";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b12000";
		spmi_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug";
		spss_gpio_vreg = "/soc/rsc@18200000/rpmh-regulator-gpiosp/regulator-spss-gpio-vreg";
		spss_utils = "/soc/qcom,spss_utils";
		spss_vreg = "/soc/rsc@18200000/rpmh-regulator-vregsp/regulator-spss-vreg";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/out-ports/port/endpoint";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/out-ports/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@6b0f000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_noc = "/soc/interconnect@1680000";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_hsif0_rx = "/soc/qcom,msm-dai-tdm-hsif0-rx";
		tdm_hsif0_tx = "/soc/qcom,msm-dai-tdm-hsif0-tx";
		tdm_hsif1_rx = "/soc/qcom,msm-dai-tdm-hsif1-rx";
		tdm_hsif1_tx = "/soc/qcom,msm-dai-tdm-hsif1-tx";
		tdm_hsif2_rx = "/soc/qcom,msm-dai-tdm-hsif2-rx";
		tdm_hsif2_tx = "/soc/qcom,msm-dai-tdm-hsif2-tx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_sep_rx = "/soc/qcom,msm-dai-tdm-sep-rx";
		tdm_sep_tx = "/soc/qcom,msm-dai-tdm-sep-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@f000000";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/in-ports/port/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/in-ports/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_10_in_tpdm_ddr_ch02 = "/soc/tpda@6004000/in-ports/port@a/endpoint";
		tpda_11_in_tpdm_ddr_ch13 = "/soc/tpda@6004000/in-ports/port@b/endpoint";
		tpda_12_in_tpdm_ddr = "/soc/tpda@6004000/in-ports/port@c/endpoint";
		tpda_13_in_tpdm_shrm = "/soc/tpda@6004000/in-ports/port@d/endpoint";
		tpda_14_in_tpdm_rdpm = "/soc/tpda@6004000/in-ports/port@e/endpoint";
		tpda_15_in_tpdm_rdpm_mx = "/soc/tpda@6004000/in-ports/port@f/endpoint";
		tpda_19_in_tpdm_dlct = "/soc/tpda@6004000/in-ports/port@13/endpoint";
		tpda_20_in_tpdm_ipcc = "/soc/tpda@6004000/in-ports/port@14/endpoint";
		tpda_21_in_tpdm_turing = "/soc/tpda@6004000/in-ports/port@15/endpoint";
		tpda_22_in_tpdm_llm_turing = "/soc/tpda@6004000/in-ports/port@16/endpoint";
		tpda_5_in_tpdm_video = "/soc/tpda@6004000/in-ports/port@5/endpoint";
		tpda_6_in_tpdm_mdss = "/soc/tpda@6004000/in-ports/port@6/endpoint";
		tpda_8_in_tpdm_mm = "/soc/tpda@6004000/in-ports/port@8/endpoint";
		tpda_9_in_tpdm_lpass = "/soc/tpda@6004000/in-ports/port@9/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/in-ports/port@3/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/in-ports/port@0/endpoint";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/in-ports/port@0/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/out-ports/port/endpoint";
		tpda_dl_south = "/soc/tpda@69c1000";
		tpda_dl_south_in_tpdm_dl_south = "/soc/tpda@69c1000/in-ports/port@0/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@69c1000/out-ports/port/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/in-ports/port@17/endpoint";
		tpda_in_tpdm_gcc = "/soc/tpda@6004000/in-ports/port@1a/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/in-ports/port@1f/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/in-ports/port@18/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/in-ports/port@19/endpoint";
		tpda_in_tpdm_spdm = "/soc/tpda@6004000/in-ports/port@1c/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/in-ports/port@1b/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_in_tpdm_modem_0 = "/soc/tpda@6803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem_1 = "/soc/tpda@6803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/out-ports/port/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/out-ports/port/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/in-ports/port@4/endpoint";
		tpda_swao_in_tpdm_swao_p0 = "/soc/tpda@6b08000/in-ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao_p1 = "/soc/tpda@6b08000/in-ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao_p2 = "/soc/tpda@6b08000/in-ports/port@2/endpoint";
		tpda_swao_in_tpdm_swao_p3 = "/soc/tpda@6b08000/in-ports/port@3/endpoint";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@7860000";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@7861000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_ch02 = "/soc/tpdm@6e10000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@6e10000/out-ports/port/endpoint";
		tpdm_ddr_ch02_out_tpda10 = "/soc/funnel@6c2d000/out-ports/port@4/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@6e20000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@6e20000/out-ports/port/endpoint";
		tpdm_ddr_ch13_out_tpda11 = "/soc/funnel@6c2d000/out-ports/port@5/endpoint";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/out-ports/port/endpoint";
		tpdm_ddr_out_tpda12 = "/soc/funnel@6c2d000/out-ports/port@6/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/out-ports/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_tpda_dl_south = "/soc/tpdm@69c0000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_center = "/soc/tpdm@6c28000/out-ports/port/endpoint";
		tpdm_dlct_out_tpda19 = "/soc/funnel@6c2d000/out-ports/port@a/endpoint";
		tpdm_gcc = "/soc/tpdm@682c000";
		tpdm_gcc_out_tpda = "/soc/tpdm@682c000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_ipcc_out_funnel_center = "/soc/tpdm@6c29000/out-ports/port/endpoint";
		tpdm_ipcc_out_tpda20 = "/soc/funnel@6c2d000/out-ports/port@b/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/out-ports/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/out-ports/port/endpoint";
		tpdm_llm_turing_out_tpda22 = "/soc/funnel@6985000/out-ports/port@1/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_lpi = "/soc/tpdm@6b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm@6b46000/out-ports/port/endpoint";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/out-ports/port/endpoint";
		tpdm_lpass_out_tpda_9 = "/soc/funnel@6c2d000/out-ports/port@3/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_mm = "/soc/tpdm@6c60000/out-ports/port/endpoint";
		tpdm_mdss_out_tpda6 = "/soc/funnel@6c2d000/out-ports/port@1/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/out-ports/port/endpoint";
		tpdm_mm_out_tpda8 = "/soc/funnel@6c2d000/out-ports/port@2/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem = "/soc/tpdm@6800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6801000";
		tpdm_modem_1_out_tpda_modem = "/soc/tpdm@6801000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@6841000";
		tpdm_prng_out_tpda = "/soc/tpdm@6841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@6c38000";
		tpdm_rdpm_mx = "/soc/tpdm@6c39000";
		tpdm_rdpm_mx_out_funnel_dlwt_0 = "/soc/tpdm@6c39000/out-ports/port/endpoint";
		tpdm_rdpm_mx_out_tpda15 = "/soc/funnel@6c2d000/out-ports/port@9/endpoint";
		tpdm_rdpm_out_funnel_dlwt_0 = "/soc/tpdm@6c38000/out-ports/port/endpoint";
		tpdm_rdpm_out_tpda14 = "/soc/funnel@6c2d000/out-ports/port@8/endpoint";
		tpdm_shrm = "/soc/tpdm@6e01000";
		tpdm_shrm_out_funnel_ddr_0 = "/soc/tpdm@6e01000/out-ports/port/endpoint";
		tpdm_shrm_out_tpda13 = "/soc/funnel@6c2d000/out-ports/port@7/endpoint";
		tpdm_spdm = "/soc/tpdm@600f000";
		tpdm_spdm_out_tpda = "/soc/tpdm@600f000/out-ports/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0d000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0d000/out-ports/port/endpoint";
		tpdm_swao_p0 = "/soc/tpdm@6b09000";
		tpdm_swao_p0_out_tpda_swao = "/soc/tpdm@6b09000/out-ports/port/endpoint";
		tpdm_swao_p1 = "/soc/tpdm@6b0a000";
		tpdm_swao_p1_out_tpda_swao = "/soc/tpdm@6b0a000/out-ports/port/endpoint";
		tpdm_swao_p2 = "/soc/tpdm@6b0b000";
		tpdm_swao_p2_out_tpda_swao = "/soc/tpdm@6b0b000/out-ports/port/endpoint";
		tpdm_swao_p3 = "/soc/tpdm@6b0c000";
		tpdm_swao_p3_out_tpda_swao = "/soc/tpdm@6b0c000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/out-ports/port/endpoint";
		tpdm_turing_out_tpda21 = "/soc/funnel@6985000/out-ports/port@0/endpoint";
		tpdm_video = "/soc/tpdm@6830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@6830000/out-ports/port/endpoint";
		tpdm_video_out_tpda5 = "/soc/funnel@6c2d000/out-ports/port@0/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/out-ports/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		turing_dup_out_turing = "/soc/funnel@6986000/out-ports/port/endpoint";
		turing_etm_out_funnel_dup_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		turing_in_turing_dup = "/soc/funnel@6985000/in-ports/port@4/endpoint";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
		usb2_id_det_default = "/soc/pinctrl@f000000/qupv3_se18_4uart_pins/usb2_id_det_default";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb2_phy1 = "/soc/hsphy@88e4000";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/port/endpoint";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@3370000";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		wcnss_en_sleep = "/soc/pinctrl@f000000/wcnss_en_sleep";
		wdog = "/soc/qcom,wdt@17c10000";
		wil6210 = "/soc/qcom,wil6210";
		wil6210_pci = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci";
		wil6210_pci_iommu_group = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci/wil6210_pci_iommu_group";
		wil6210_refclk_en_pin = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default/wil6210_refclk_en_pin";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@80600000";
		xo_board = "/soc/clocks/xo-board";
	};

	aliases {
		hsuart0 = "/soc/qcom,qup_uart@890000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		sdhc1 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@98c000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
	};

	chosen {
		bootargs = "log_buf_len=256K rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xf>;
				};

				core1 {
					cpu = <0x10>;
				};

				core2 {
					cpu = <0x11>;
				};

				core3 {
					cpu = <0x12>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x16>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xf>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			reg = <0x0 0x0>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x5>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x6>;
				};
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x7>;
			phandle = <0x10>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			reg = <0x0 0x100>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x8>;
			phandle = <0x11>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			reg = <0x0 0x200>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x12>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			reg = <0x0 0x300>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x79a>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xa>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x203>;
			enable-method = "psci";
			next-level-cache = <0xb>;
			phandle = <0x13>;
			qcom,freq-domain = <0x3 0x1 0x4>;
			reg = <0x0 0x400>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x79a>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xa>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x203>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x14>;
			qcom,freq-domain = <0x3 0x1 0x4>;
			reg = <0x0 0x500>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xc>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x79a>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xa>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x203>;
			enable-method = "psci";
			next-level-cache = <0xd>;
			phandle = <0x15>;
			qcom,freq-domain = <0x3 0x1 0x4>;
			reg = <0x0 0x600>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xd>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x800>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xa>;
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x34d>;
			enable-method = "psci";
			next-level-cache = <0xe>;
			phandle = <0x16>;
			qcom,freq-domain = <0x3 0x2 0x4>;
			reg = <0x0 0x700>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xe>;
			};
		};
	};

	firmware {
		phandle = <0x2d5>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};
		};

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x2 0x13000>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x2c4>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x96>;
			reusable;
			size = <0x0 0xc00000>;
		};

		cdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x285>;
			reusable;
			size = <0x0 0x400000>;
		};

		cdsp_secure_heap@80c00000 {
			no-map;
			phandle = <0xe0>;
			reg = <0x0 0x80c00000 0x0 0x4600000>;
		};

		cnss_wlan_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x28e>;
			reusable;
			size = <0x0 0x1400000>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			phandle = <0x2c9>;
			reg = <0x0 0x80b00000 0x0 0x100000>;
		};

		demura_region_0 {
			label = "demura hfc region 0";
			phandle = <0x2d2>;
			reg = <0x0 0x0 0x0 0x0>;
		};

		demura_region_1 {
			label = "demura hfc region 1";
			phandle = <0x2d3>;
			reg = <0x0 0x0 0x0 0x0>;
		};

		dfps_data_region {
			label = "dfps_data_region";
			phandle = <0x29b>;
			reg = <0x0 0xec900000 0x0 0x100000>;
		};

		disp_rdump_region@e1000000 {
			label = "disp_rdump_region";
			phandle = <0x2d4>;
			reg = <0xe1000000 0x1400000>;
		};

		hyp_region@80000000 {
			no-map;
			phandle = <0x2c5>;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xdfffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xca>;
			reusable;
			size = <0x0 0x3000000>;
		};

		memshare_region {
			alignment = <0x0 0x100000>;
			alloc-ranges = <0x0 0x0 0x0 0xdfffffff>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x2c>;
			size = <0x0 0x800000>;
		};

		modem_region@8f000000 {
			no-map;
			phandle = <0xb7>;
			reg = <0x0 0x8f000000 0x0 0x10000000>;
		};

		neuron_block@0 {
			no-map;
			phandle = <0x2ce>;
		};

		neuron_block@1 {
			no-map;
			phandle = <0x2cf>;
		};

		pil_adsp_region@86100000 {
			no-map;
			phandle = <0xbc>;
			reg = <0x0 0x86100000 0x0 0x3900000>;
		};

		pil_camera_region@85200000 {
			no-map;
			phandle = <0x2aa>;
			reg = <0x0 0x85200000 0x0 0x500000>;
		};

		pil_cdsp_region@8c900000 {
			no-map;
			phandle = <0xbf>;
			reg = <0x0 0x8c900000 0x0 0x1e00000>;
		};

		pil_cvp_region@85c00000 {
			no-map;
			phandle = <0xc9>;
			reg = <0x0 0x85c00000 0x0 0x500000>;
		};

		pil_gpu_region@8e71a000 {
			no-map;
			phandle = <0x296>;
			reg = <0x0 0x8e71a000 0x0 0x2000>;
		};

		pil_ipa_fw_region@8e700000 {
			no-map;
			phandle = <0x2ca>;
			reg = <0x0 0x8e700000 0x0 0x10000>;
		};

		pil_ipa_gsi_region@8e710000 {
			no-map;
			phandle = <0xc6>;
			reg = <0x0 0x8e710000 0x0 0xa000>;
		};

		pil_slpi_region@89a00000 {
			no-map;
			phandle = <0xcb>;
			reg = <0x0 0x89a00000 0x0 0x2f00000>;
		};

		pil_spss_region@8e800000 {
			no-map;
			phandle = <0xce>;
			reg = <0x0 0x8e800000 0x0 0x100000>;
		};

		pil_trustedvm_region@d0800000 {
			no-map;
			phandle = <0x2cc>;
		};

		pil_video_region@85700000 {
			no-map;
			phandle = <0xc5>;
			reg = <0x0 0x85700000 0x0 0x500000>;
		};

		qheebsp_dbg_vm_hyp_region@d0000000 {
			no-map;
			phandle = <0x2cb>;
		};

		qrtr-shmem {
			no-map;
			phandle = <0x2cd>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xcf>;
			reusable;
			size = <0x0 0x1800000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xe3>;
			reusable;
			size = <0x0 0x1000000>;
		};

		removed_region@d8800000 {
			no-map;
			phandle = <0x2d0>;
			reg = <0x0 0xd8800000 0x0 0xa000000>;
		};

		res_xbl_uefi_log_region@80880000 {
			no-map;
			phandle = <0x2c8>;
			reg = <0x0 0x80880000 0x0 0x14000>;
		};

		reserved-memory@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x2c7>;
			reg = <0x0 0x80860000 0x0 0x20000>;
		};

		sdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xdf>;
			reusable;
			size = <0x0 0x800000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xe4>;
			reusable;
			size = <0x0 0xa400000>;
		};

		smem_region@80900000 {
			no-map;
			phandle = <0x92>;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		sp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xe1>;
			reusable;
			size = <0x0 0x1000000>;
		};

		splash_region {
			label = "cont_splash_region";
			phandle = <0x2d1>;
			reg = <0x0 0xea600000 0x0 0x2300000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xe2>;
			reusable;
			size = <0x0 0x1000000>;
		};

		xbl_aop_region@80600000 {
			no-map;
			phandle = <0x2c6>;
			reg = <0x0 0x80600000 0x0 0x260000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x2d6>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mbox-names = "aop";
			mboxes = <0x2d 0x0>;
		};

		apps-smmu@15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interconnects = <0x8e 0x2 0x8f 0x211>;
			interrupts = <0x0 0x40 0x4 0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x19c 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x1a5 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4 0x0 0x2b9 0x4 0x0 0x2c3 0x4>;
			phandle = <0x28>;
			qcom,active-only;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x1000 0x3ff 0x303 0x1400 0x3ff 0x303 0x126 0x34c0 0x303 0x12d 0x24c0 0x303 0x144 0x2420 0x303 0x148 0x3420 0x303 0x149 0x34a0 0x303 0x14c 0x34a0 0x303 0x16f 0x3480 0x303 0x2142 0x4a0 0x303 0x2143 0x14a0 0x303 0x2147 0x420 0x303 0x2161 0x400 0x303 0x2165 0x480 0x303 0x216b 0x1400 0x303 0x216e 0x400 0x303 0x2000 0x4ff 0x103 0x2100 0x403 0x103 0x2104 0x400 0x103 0x2120 0x403 0x103 0x2124 0x400 0x103 0x215c 0x401 0x103>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";

			adsp_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x429>;
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_1_pcie_tbu@151a1000 {
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x2e 0xd>;
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x8e 0x2 0x8f 0x211>;
				phandle = <0x42a>;
				qcom,active-only;
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x151a1000 0x1000 0x15182238 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x8e 0x2 0x8f 0x211>;
				phandle = <0x423>;
				qcom,active-only;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0x8e 0x2 0x8f 0x211>;
				phandle = <0x424>;
				qcom,active-only;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_dsp_0_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xc0 0x29 0x8a 0x200>;
				phandle = <0x428>;
				qcom,active-only;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_dsp_1_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xc0 0x29 0x8a 0x200>;
				phandle = <0x427>;
				qcom,active-only;
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
			};

			mnoc_hf_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xc4 0x27 0x8a 0x200>;
				phandle = <0x425>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xe6>;
			};

			mnoc_hf_1_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xc4 0x27 0x8a 0x200>;
				phandle = <0x426>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xe7>;
			};

			mnoc_sf_0_tbu@151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xc4 0x11 0x8a 0x200>;
				phandle = <0x42b>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x2000 0x400>;
				reg = <0x151a5000 0x1000 0x15182240 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xe8>;
			};

			mnoc_sf_1_tbu@151a9000 {
				compatible = "qcom,qsmmuv500-tbu";
				interconnects = <0xc4 0x11 0x8a 0x200>;
				phandle = <0x42c>;
				qcom,active-only;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x2400 0x400>;
				reg = <0x151a9000 0x1000 0x15182248 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xe9>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x28 0x7e1 0x0>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x28 0x7e0 0x0>;
			qcom,iommu-dma = "disabled";
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						phandle = <0x106>;
						remote-endpoint = <0x1b5>;
					};
				};
			};
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			phandle = <0x417>;
			pinctrl-0 = <0xdb>;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <0x90 0x41 0x0>;
			qcom,bt-sw-ctrl-gpio = <0x90 0x99 0x0>;
			qcom,bt-vdd-aon-config = <0xf7120 0xf7120 0x0 0x1>;
			qcom,bt-vdd-aon-supply = <0xd5>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x2ab980 0x0 0x1>;
			qcom,bt-vdd-asd-supply = <0xd9>;
			qcom,bt-vdd-dig-config = <0xf7120 0xf7120 0x0 0x1>;
			qcom,bt-vdd-dig-supply = <0xd5>;
			qcom,bt-vdd-rfa1-config = <0x1cfde0 0x1dc900 0x0 0x1>;
			qcom,bt-vdd-rfa1-supply = <0xd7>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x14c080 0x0 0x1>;
			qcom,bt-vdd-rfa2-supply = <0xd8>;
			qcom,tcs_offset_ipa = <0x4d0>;
			qcom,wl-reset-gpio = <0x90 0x40 0x0>;
			reg = <0xb2e5510 0x690>;
			reg-names = "tcs_cmd";
		};

		cache-controller@9200000 {
			cap-based-alloc-and-pwr-collapse;
			clock-names = "qdss_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,lahaina-llcc", "qcom,llcc-v2";
			reg = <0x9200000 0x1d0000 0x9600000 0x50000>;
			reg-names = "llcc_base", "llcc_broadcast_base";
		};

		clocks {

			sleep-clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x3ba>;
			};

			xo-board {
				#clock-cells = <0x0>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x3b9>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x4>;
			phandle = <0x2f7>;
			qcom,irq-is-percpu;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x102>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@6b0f000 {
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0xfc>;
			qcom,blk-size = <0x1>;
			qcom,msr-support;
			qcom,timestamp-support;
			reg = <0x6b0f000 0x1000 0x6b0f0f8 0x50>;
			reg-names = "csr-base", "msr-base";
		};

		cti@6010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x101>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x481>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x482>;
			pinctrl-0 = <0x1cb>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x0>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x483>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x484>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x485>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x486>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x487>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x488>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x489>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x48a>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x48b>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x48c>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x48d>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x48e>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x48f>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6831000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-iris_dl_cti";
			phandle = <0x498>;
			reg = <0x6831000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6845000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x499>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6982000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti";
			phandle = <0x49f>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
		};

		cti@698b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x4a0>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b00000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti0";
			phandle = <0xfd>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b01000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti1";
			phandle = <0x49d>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti2";
			phandle = <0x49e>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti3";
			phandle = <0xfe>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x49a>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c09000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x47c>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c0a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti1";
			phandle = <0x47d>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c13000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-sierra_a6_cti";
			phandle = <0x49c>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c2a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti0";
			phandle = <0x47e>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti1";
			phandle = <0x47f>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti2";
			phandle = <0x480>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c61000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mdss_dl_cti";
			phandle = <0x49b>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x474>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			phandle = <0x475>;
			reg = <0x6e03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e04000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			phandle = <0x476>;
			reg = <0x6e04000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x477>;
			reg = <0x6e0c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			phandle = <0x478>;
			reg = <0x6e0d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			phandle = <0x479>;
			reg = <0x6e0e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e11000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			phandle = <0x47a>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			phandle = <0x47b>;
			reg = <0x6e21000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7020000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0xf>;
			phandle = <0x490>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7120000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x10>;
			phandle = <0x491>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7220000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x11>;
			phandle = <0x492>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7320000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x12>;
			phandle = <0x493>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7420000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x13>;
			phandle = <0x494>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7520000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x14>;
			phandle = <0x495>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7620000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x15>;
			phandle = <0x496>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7720000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x16>;
			phandle = <0x497>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78e0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x471>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x472>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7900000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x473>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
		};

		cx_rdpm_pe@0x00635000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xf3 0x4>;
			phandle = <0x82>;
			reg = <0x635000 0x1000>;
		};

		cx_sdpm@0x00634000 {
			cam_cc_csi0phytiimer-supply = <0x2a0>;
			clock-names = "cam_cc_csi0phytiimer", "ufs_phy";
			clocks = <0x31 0x10 0x2e 0xa1>;
			compatible = "qcom,sdpm";
			csr-id = <0x5 0x7>;
			reg = <0x634000 0x1000>;
		};

		dcc_v2@117f000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x12000>;
			phandle = <0x2f6>;
			qcom,transaction_timeout = <0x0>;
			reg = <0x117f000 0x1000 0x1112000 0x6000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list1 {
				qcom,curr-link-list = <0x6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x1 0x18080010 0x1 0x0 0x0 0x144018 0x1 0x0 0x1 0x144018 0x1 0x0 0x0 0x144018 0x1 0x0 0x0 0x91a9020 0x1 0x0 0x3 0x5 0x1 0x0 0x0 0x9102008 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9142008 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9102408 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9142408 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9103808 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x9103810 0x1 0x0 0x0 0x9103814 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9103888 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x9103890 0x1 0x0 0x0 0x9103894 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143808 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x9143810 0x1 0x0 0x0 0x9143814 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143888 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x9143890 0x1 0x0 0x0 0x9143894 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182808 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x9182810 0x1 0x0 0x0 0x9182814 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182888 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x9182890 0x1 0x0 0x0 0x9182894 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9103008 0x1 0x0 0x0 0x910300c 0x1 0x0 0x1 0x9103028 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9103010 0x1 0x0 0x0 0x9103014 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9103408 0x1 0x0 0x0 0x910340c 0x1 0x0 0x1 0x9103428 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9103410 0x1 0x0 0x0 0x9103414 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143008 0x1 0x0 0x0 0x914300c 0x1 0x0 0x1 0x9143028 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9143010 0x1 0x0 0x0 0x9143014 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143408 0x1 0x0 0x0 0x914340c 0x1 0x0 0x1 0x9143428 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9143410 0x1 0x0 0x0 0x9143414 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182008 0x1 0x0 0x0 0x918200c 0x1 0x0 0x1 0x9182028 0x1 0x1 0x2 0xb 0x0 0x0 0x0 0x9182010 0x1 0x0 0x0 0x9182014 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182408 0x1 0x0 0x0 0x918240c 0x1 0x0 0x1 0x9182428 0x1 0x1 0x2 0xb 0x0 0x0 0x0 0x9182410 0x1 0x0 0x0 0x9182414 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x18000024 0x1 0x0 0x0 0x18000040 0x4 0x0 0x0 0x18010024 0x1 0x0 0x0 0x18010040 0x4 0x0 0x0 0x18020024 0x1 0x0 0x0 0x18020040 0x4 0x0 0x0 0x18030024 0x1 0x0 0x0 0x18030040 0x4 0x0 0x0 0x18040024 0x1 0x0 0x0 0x18040040 0x4 0x0 0x0 0x18050024 0x1 0x0 0x0 0x18050040 0x4 0x0 0x0 0x18060024 0x1 0x0 0x0 0x18060040 0x4 0x0 0x0 0x18070024 0x1 0x0 0x0 0x18070040 0x4 0x0 0x0 0x18080024 0x1 0x0 0x0 0x18080040 0x3 0x0 0x0 0x180800f8 0x1 0x0 0x0 0x18080104 0x1 0x0 0x0 0x1808011c 0x1 0x0 0x0 0x18080128 0x1 0x0 0x0 0x18080168 0x1 0x0 0x0 0x18080198 0x1 0x0 0x0 0x9050078 0x1 0x0 0x0 0x9050110 0x8 0x0 0x0 0x9080058 0x2 0x0 0x0 0x90800c8 0x1 0x0 0x0 0x90800d4 0x1 0x0 0x0 0x90800e0 0x1 0x0 0x0 0x90800ec 0x1 0x0 0x0 0x90800f8 0x1 0x0 0x0 0x9084030 0x1 0x0 0x0 0x9084038 0x2 0x0 0x0 0x90840e4 0x1 0x0 0x0 0x90840f4 0x1 0x0 0x0 0x9084104 0x2 0x0 0x0 0x9084194 0x1 0x0 0x0 0x9084804 0x1 0x0 0x0 0x908480c 0x1 0x0 0x0 0x9084844 0x1 0x0 0x0 0x9084850 0x2 0x0 0x0 0x9084860 0x3 0x0 0x0 0x9084888 0x1 0x0 0x0 0x908488c 0x1 0x0 0x0 0x9084900 0x1 0x0 0x0 0x908409c 0x1 0x0 0x0 0x90840a0 0x1 0x0 0x0 0x908426c 0x1 0x0 0x0 0x908439c 0x1 0x0 0x0 0x9085124 0x1 0x0 0x0 0x90ba280 0x1 0x0 0x0 0x90ba288 0x7 0x0 0x0 0x9258610 0x4 0x0 0x0 0x92d8610 0x4 0x0 0x0 0x9358610 0x4 0x0 0x0 0x93d8610 0x4 0x0 0x0 0x9220344 0x8 0x0 0x0 0x9220370 0x6 0x0 0x0 0x9220480 0x1 0x0 0x0 0x9222400 0x1 0x0 0x0 0x922240c 0x1 0x0 0x0 0x9223214 0x2 0x0 0x0 0x9223220 0x3 0x0 0x0 0x9223308 0x1 0x0 0x0 0x9223318 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x9236040 0x6 0x0 0x0 0x92360b0 0x1 0x0 0x0 0x923a004 0x4 0x0 0x0 0x923e030 0x2 0x0 0x0 0x9241000 0x1 0x0 0x0 0x9242028 0x1 0x0 0x0 0x9242044 0x3 0x0 0x0 0x9242070 0x1 0x0 0x0 0x9248030 0x1 0x0 0x0 0x9248048 0x8 0x0 0x0 0x92a0344 0x8 0x0 0x0 0x92a0370 0x6 0x0 0x0 0x92a0480 0x1 0x0 0x0 0x92a2400 0x1 0x0 0x0 0x92a240c 0x1 0x0 0x0 0x92a3214 0x2 0x0 0x0 0x92a3220 0x3 0x0 0x0 0x92a3308 0x1 0x0 0x0 0x92a3318 0x1 0x0 0x0 0x92b2100 0x1 0x0 0x0 0x92b6040 0x6 0x0 0x0 0x92b60b0 0x1 0x0 0x0 0x92ba004 0x4 0x0 0x0 0x92be030 0x2 0x0 0x0 0x92c1000 0x1 0x0 0x0 0x92c2028 0x1 0x0 0x0 0x92c2044 0x3 0x0 0x0 0x92c2070 0x1 0x0 0x0 0x92c8030 0x1 0x0 0x0 0x92c8048 0x8 0x0 0x0 0x9320344 0x8 0x0 0x0 0x9320370 0x6 0x0 0x0 0x9320480 0x1 0x0 0x0 0x9322400 0x1 0x0 0x0 0x932240c 0x1 0x0 0x0 0x9323214 0x2 0x0 0x0 0x9323220 0x3 0x0 0x0 0x9323308 0x1 0x0 0x0 0x9323318 0x1 0x0 0x0 0x9332100 0x1 0x0 0x0 0x9336040 0x6 0x0 0x0 0x93360b0 0x1 0x0 0x0 0x933a004 0x4 0x0 0x0 0x933e030 0x2 0x0 0x0 0x9341000 0x1 0x0 0x0 0x9342028 0x1 0x0 0x0 0x9342044 0x3 0x0 0x0 0x9342070 0x1 0x0 0x0 0x9348030 0x1 0x0 0x0 0x9348048 0x8 0x0 0x0 0x93a0344 0x8 0x0 0x0 0x93a0370 0x6 0x0 0x0 0x93a0480 0x1 0x0 0x0 0x93a2400 0x1 0x0 0x0 0x93a240c 0x1 0x0 0x0 0x93a3214 0x2 0x0 0x0 0x93a3220 0x3 0x0 0x0 0x93a3308 0x1 0x0 0x0 0x93a3318 0x1 0x0 0x0 0x93b2100 0x1 0x0 0x0 0x93b6040 0x6 0x0 0x0 0x93b60b0 0x1 0x0 0x0 0x93ba004 0x4 0x0 0x0 0x93be030 0x2 0x0 0x0 0x93c1000 0x1 0x0 0x0 0x93c2028 0x1 0x0 0x0 0x93c2044 0x3 0x0 0x0 0x93c2070 0x1 0x0 0x0 0x93c8030 0x1 0x0 0x0 0x93c8048 0x8 0x0 0x0 0x9270080 0x1 0x0 0x0 0x9270310 0x1 0x0 0x0 0x9270400 0x1 0x0 0x0 0x9270410 0x6 0x0 0x0 0x9270430 0x1 0x0 0x0 0x9270440 0x1 0x0 0x0 0x9270448 0x1 0x0 0x0 0x92704a0 0x1 0x0 0x0 0x92704b0 0x1 0x0 0x0 0x92704b8 0x2 0x0 0x0 0x92704d0 0x2 0x0 0x0 0x9271400 0x1 0x0 0x0 0x9271408 0x1 0x0 0x0 0x927341c 0x1 0x0 0x0 0x92753b0 0x1 0x0 0x0 0x9275804 0x1 0x0 0x0 0x9275c1c 0x1 0x0 0x0 0x9275c2c 0x1 0x0 0x0 0x9275c38 0x1 0x0 0x0 0x9276418 0x2 0x0 0x0 0x9279100 0x1 0x0 0x0 0x9279110 0x1 0x0 0x0 0x9279120 0x1 0x0 0x0 0x9279180 0x2 0x0 0x0 0x92f0080 0x1 0x0 0x0 0x92f0310 0x1 0x0 0x0 0x92f0400 0x1 0x0 0x0 0x92f0410 0x6 0x0 0x0 0x92f0430 0x1 0x0 0x0 0x92f0440 0x1 0x0 0x0 0x92f0448 0x1 0x0 0x0 0x92f04a0 0x1 0x0 0x0 0x92f04b0 0x1 0x0 0x0 0x92f04b8 0x2 0x0 0x0 0x92f04d0 0x2 0x0 0x0 0x92f1400 0x1 0x0 0x0 0x92f1408 0x1 0x0 0x0 0x92f341c 0x1 0x0 0x0 0x92f53b0 0x1 0x0 0x0 0x92f5804 0x1 0x0 0x0 0x92f5c1c 0x1 0x0 0x0 0x92f5c2c 0x1 0x0 0x0 0x92f5c38 0x1 0x0 0x0 0x92f6418 0x2 0x0 0x0 0x92f9100 0x1 0x0 0x0 0x92f9110 0x1 0x0 0x0 0x92f9120 0x1 0x0 0x0 0x92f9180 0x2 0x0 0x0 0x9370080 0x1 0x0 0x0 0x9370310 0x1 0x0 0x0 0x9370400 0x1 0x0 0x0 0x9370410 0x6 0x0 0x0 0x9370430 0x1 0x0 0x0 0x9370440 0x1 0x0 0x0 0x9370448 0x1 0x0 0x0 0x93704a0 0x1 0x0 0x0 0x93704b0 0x1 0x0 0x0 0x93704b8 0x2 0x0 0x0 0x93704d0 0x2 0x0 0x0 0x9371400 0x1 0x0 0x0 0x9371408 0x1 0x0 0x0 0x937341c 0x1 0x0 0x0 0x93753b0 0x1 0x0 0x0 0x9375804 0x1 0x0 0x0 0x9375c1c 0x1 0x0 0x0 0x9375c2c 0x1 0x0 0x0 0x9375c38 0x1 0x0 0x0 0x9376418 0x2 0x0 0x0 0x9379100 0x1 0x0 0x0 0x9379110 0x1 0x0 0x0 0x9379120 0x1 0x0 0x0 0x9379180 0x2 0x0 0x0 0x93f0080 0x1 0x0 0x0 0x93f0310 0x1 0x0 0x0 0x93f0400 0x1 0x0 0x0 0x93f0410 0x6 0x0 0x0 0x93f0430 0x1 0x0 0x0 0x93f0440 0x1 0x0 0x0 0x93f0448 0x1 0x0 0x0 0x93f04a0 0x1 0x0 0x0 0x93f04b0 0x1 0x0 0x0 0x93f04b8 0x2 0x0 0x0 0x93f04d0 0x2 0x0 0x0 0x93f1400 0x1 0x0 0x0 0x93f1408 0x1 0x0 0x0 0x93f341c 0x1 0x0 0x0 0x93f53b0 0x1 0x0 0x0 0x93f5804 0x1 0x0 0x0 0x93f5c1c 0x1 0x0 0x0 0x93f5c2c 0x1 0x0 0x0 0x93f5c38 0x1 0x0 0x0 0x93f6418 0x2 0x0 0x0 0x93f9100 0x1 0x0 0x0 0x93f9110 0x1 0x0 0x0 0x93f9120 0x1 0x0 0x0 0x93f9180 0x2 0x0 0x0 0x9260080 0x1 0x0 0x0 0x9260400 0x1 0x0 0x0 0x9260410 0x3 0x0 0x0 0x9260420 0x2 0x0 0x0 0x9260430 0x1 0x0 0x0 0x9260440 0x1 0x0 0x0 0x9260448 0x1 0x0 0x0 0x92604a0 0x1 0x0 0x0 0x92604b0 0x1 0x0 0x0 0x92604b8 0x2 0x0 0x0 0x92604d0 0x2 0x0 0x0 0x9261400 0x1 0x0 0x0 0x9263410 0x1 0x0 0x0 0x92653b0 0x1 0x0 0x0 0x9265804 0x1 0x0 0x0 0x9265b1c 0x1 0x0 0x0 0x9265b2c 0x1 0x0 0x0 0x9265b38 0x1 0x0 0x0 0x9269100 0x1 0x0 0x0 0x9269108 0x1 0x0 0x0 0x9269110 0x1 0x0 0x0 0x9269118 0x1 0x0 0x0 0x9269120 0x1 0x0 0x0 0x9269180 0x2 0x0 0x0 0x92e0080 0x1 0x0 0x0 0x92e0400 0x1 0x0 0x0 0x92e0410 0x3 0x0 0x0 0x92e0420 0x2 0x0 0x0 0x92e0430 0x1 0x0 0x0 0x92e0440 0x1 0x0 0x0 0x92e0448 0x1 0x0 0x0 0x92e04a0 0x1 0x0 0x0 0x92e04b0 0x1 0x0 0x0 0x92e04b8 0x2 0x0 0x0 0x92e04d0 0x2 0x0 0x0 0x92e1400 0x1 0x0 0x0 0x92e3410 0x1 0x0 0x0 0x92e53b0 0x1 0x0 0x0 0x92e5804 0x1 0x0 0x0 0x92e5b1c 0x1 0x0 0x0 0x92e5b2c 0x1 0x0 0x0 0x92e5b38 0x1 0x0 0x0 0x92e9100 0x1 0x0 0x0 0x92e9108 0x1 0x0 0x0 0x92e9110 0x1 0x0 0x0 0x92e9118 0x1 0x0 0x0 0x92e9120 0x1 0x0 0x0 0x92e9180 0x2 0x0 0x0 0x9360080 0x1 0x0 0x0 0x9360400 0x1 0x0 0x0 0x9360410 0x3 0x0 0x0 0x9360420 0x2 0x0 0x0 0x9360430 0x1 0x0 0x0 0x9360440 0x1 0x0 0x0 0x9360448 0x1 0x0 0x0 0x93604a0 0x1 0x0 0x0 0x93604b0 0x1 0x0 0x0 0x93604b8 0x2 0x0 0x0 0x93604d0 0x2 0x0 0x0 0x9361400 0x1 0x0 0x0 0x9363410 0x1 0x0 0x0 0x93653b0 0x1 0x0 0x0 0x9365804 0x1 0x0 0x0 0x9365b1c 0x1 0x0 0x0 0x9365b2c 0x1 0x0 0x0 0x9365b38 0x1 0x0 0x0 0x9369100 0x1 0x0 0x0 0x9369108 0x1 0x0 0x0 0x9369110 0x1 0x0 0x0 0x9369118 0x1 0x0 0x0 0x9369120 0x1 0x0 0x0 0x9369180 0x2 0x0 0x0 0x93e0080 0x1 0x0 0x0 0x93e0400 0x1 0x0 0x0 0x93e0410 0x3 0x0 0x0 0x93e0420 0x2 0x0 0x0 0x93e0430 0x1 0x0 0x0 0x93e0440 0x1 0x0 0x0 0x93e0448 0x1 0x0 0x0 0x93e04a0 0x1 0x0 0x0 0x93e04b0 0x1 0x0 0x0 0x93e04b8 0x2 0x0 0x0 0x93e04d0 0x2 0x0 0x0 0x93e1400 0x1 0x0 0x0 0x93e3410 0x1 0x0 0x0 0x93e53b0 0x1 0x0 0x0 0x93e5804 0x1 0x0 0x0 0x93e5b1c 0x1 0x0 0x0 0x93e5b2c 0x1 0x0 0x0 0x93e5b38 0x1 0x0 0x0 0x93e9100 0x1 0x0 0x0 0x93e9108 0x1 0x0 0x0 0x93e9110 0x1 0x0 0x0 0x93e9118 0x1 0x0 0x0 0x93e9120 0x1 0x0 0x0 0x93e9180 0x2 0x0 0x0 0x96b0868 0x1 0x0 0x0 0x96b0870 0x1 0x0 0x0 0x96b1004 0x1 0x0 0x0 0x96b100c 0x1 0x0 0x0 0x96b1014 0x1 0x0 0x0 0x96b1204 0x1 0x0 0x0 0x96b120c 0x1 0x0 0x0 0x96b1214 0x1 0x0 0x0 0x96b1504 0x1 0x0 0x0 0x96b150c 0x1 0x0 0x0 0x96b1514 0x1 0x0 0x0 0x96b1604 0x1 0x0 0x0 0x96b8100 0x1 0x0 0x0 0x96b813c 0x1 0x0 0x0 0x96b8500 0x1 0x0 0x0 0x96b853c 0x1 0x0 0x0 0x96b8a04 0x1 0x0 0x0 0x96b8a18 0x1 0x0 0x0 0x96b8ea8 0x1 0x0 0x0 0x96b9044 0x1 0x0 0x0 0x96b904c 0x1 0x0 0x0 0x96b9054 0x1 0x0 0x0 0x96b905c 0x1 0x0 0x0 0x96b910c 0x2 0x0 0x0 0x96b9204 0x1 0x0 0x0 0x96b920c 0x1 0x0 0x0 0x96b9238 0x1 0x0 0x0 0x96b9240 0x1 0x0 0x0 0x96b926c 0x1 0x0 0x0 0x96b9394 0x1 0x0 0x0 0x96b939c 0x1 0x0 0x0 0x96b9704 0x1 0x0 0x0 0x96b970c 0x1 0x0 0x0 0x96f0868 0x1 0x0 0x0 0x96f0870 0x1 0x0 0x0 0x96f1004 0x1 0x0 0x0 0x96f100c 0x1 0x0 0x0 0x96f1014 0x1 0x0 0x0 0x96f1204 0x1 0x0 0x0 0x96f120c 0x1 0x0 0x0 0x96f1214 0x1 0x0 0x0 0x96f1504 0x1 0x0 0x0 0x96f150c 0x1 0x0 0x0 0x96f1514 0x1 0x0 0x0 0x96f1604 0x1 0x0 0x0 0x96f8100 0x1 0x0 0x0 0x96f813c 0x1 0x0 0x0 0x96f8500 0x1 0x0 0x0 0x96f853c 0x1 0x0 0x0 0x96f8a04 0x1 0x0 0x0 0x96f8a18 0x1 0x0 0x0 0x96f8ea8 0x1 0x0 0x0 0x96f9044 0x1 0x0 0x0 0x96f904c 0x1 0x0 0x0 0x96f9054 0x1 0x0 0x0 0x96f905c 0x1 0x0 0x0 0x96f910c 0x2 0x0 0x0 0x96f9204 0x1 0x0 0x0 0x96f920c 0x1 0x0 0x0 0x96f9238 0x1 0x0 0x0 0x96f9240 0x1 0x0 0x0 0x96f926c 0x1 0x0 0x0 0x96f9394 0x1 0x0 0x0 0x96f939c 0x1 0x0 0x0 0x96f9704 0x1 0x0 0x0 0x96f970c 0x1 0x0 0x0 0x9730868 0x1 0x0 0x0 0x9730870 0x1 0x0 0x0 0x9731004 0x1 0x0 0x0 0x973100c 0x1 0x0 0x0 0x9731014 0x1 0x0 0x0 0x9731204 0x1 0x0 0x0 0x973120c 0x1 0x0 0x0 0x9731214 0x1 0x0 0x0 0x9731504 0x1 0x0 0x0 0x973150c 0x1 0x0 0x0 0x9731514 0x1 0x0 0x0 0x9731604 0x1 0x0 0x0 0x9738100 0x1 0x0 0x0 0x973813c 0x1 0x0 0x0 0x9738500 0x1 0x0 0x0 0x973853c 0x1 0x0 0x0 0x9738a04 0x1 0x0 0x0 0x9738a18 0x1 0x0 0x0 0x9738ea8 0x1 0x0 0x0 0x9739044 0x1 0x0 0x0 0x973904c 0x1 0x0 0x0 0x9739054 0x1 0x0 0x0 0x973905c 0x1 0x0 0x0 0x973910c 0x2 0x0 0x0 0x9739204 0x1 0x0 0x0 0x973920c 0x1 0x0 0x0 0x9739238 0x1 0x0 0x0 0x9739240 0x1 0x0 0x0 0x973926c 0x1 0x0 0x0 0x9739394 0x1 0x0 0x0 0x973939c 0x1 0x0 0x0 0x9739704 0x1 0x0 0x0 0x973970c 0x1 0x0 0x0 0x9770868 0x1 0x0 0x0 0x9770870 0x1 0x0 0x0 0x9771004 0x1 0x0 0x0 0x977100c 0x1 0x0 0x0 0x9771014 0x1 0x0 0x0 0x9771204 0x1 0x0 0x0 0x977120c 0x1 0x0 0x0 0x9771214 0x1 0x0 0x0 0x9771504 0x1 0x0 0x0 0x977150c 0x1 0x0 0x0 0x9771514 0x1 0x0 0x0 0x9771604 0x1 0x0 0x0 0x9778100 0x1 0x0 0x0 0x977813c 0x1 0x0 0x0 0x9778500 0x1 0x0 0x0 0x977853c 0x1 0x0 0x0 0x9778a04 0x1 0x0 0x0 0x9778a18 0x1 0x0 0x0 0x9778ea8 0x1 0x0 0x0 0x9779044 0x1 0x0 0x0 0x977904c 0x1 0x0 0x0 0x9779054 0x1 0x0 0x0 0x977905c 0x1 0x0 0x0 0x977910c 0x2 0x0 0x0 0x9779204 0x1 0x0 0x0 0x977920c 0x1 0x0 0x0 0x9779238 0x1 0x0 0x0 0x9779240 0x1 0x0 0x0 0x977926c 0x1 0x0 0x0 0x9779394 0x1 0x0 0x0 0x977939c 0x1 0x0 0x0 0x9779704 0x1 0x0 0x0 0x977970c 0x1 0x0 0x0 0x910d100 0x3 0x0 0x0 0x914d100 0x3 0x0 0x0 0x918d100 0x4 0x0 0x0 0x91a5100 0x1 0x0 0x0 0x91ad100 0x1 0x0 0x0 0x610110 0x5 0x0 0x1 0x6e0a00c 0x600007 0x1 0x1 0x6e0a01c 0x136800 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136810 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136820 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136830 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136840 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136850 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136860 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136870 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3e9a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c0a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d1a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d2a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d5a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d6a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3e8a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3eea0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b1a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b2a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b5a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b6a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c2a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c5a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c6a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a014 0x2000c 0x1 0x1 0x6e0a01c 0x368b0 0x1 0x1 0x6e0a01c 0xba8 0x1 0x1 0x6e0a01c 0x13b6a0 0x1 0x1 0x6e0a01c 0xf1e000 0x1 0x1 0x6e0a008 0x7 0x1 0x0 0x9067e00 0x7c 0x0>;
			};

			link_list2 {
				qcom,curr-link-list = <0x4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x9050078 0x1 0x0 0x0 0x9050110 0x8 0x0 0x0 0x9080058 0x2 0x0 0x0 0x90800c8 0x1 0x0 0x0 0x90800d4 0x1 0x0 0x0 0x90800e0 0x1 0x0 0x0 0x90800ec 0x1 0x0 0x0 0x90800f8 0x1 0x0 0x0 0x9084030 0x1 0x0 0x0 0x9084038 0x2 0x0 0x0 0x90840e4 0x1 0x0 0x0 0x90840f4 0x1 0x0 0x0 0x9084104 0x2 0x0 0x0 0x9084194 0x1 0x0 0x0 0x9084804 0x1 0x0 0x0 0x908480c 0x1 0x0 0x0 0x9084844 0x1 0x0 0x0 0x9084850 0x2 0x0 0x0 0x9084860 0x3 0x0 0x0 0x9084888 0x1 0x0 0x0 0x908488c 0x1 0x0 0x0 0x9084900 0x1 0x0 0x0 0x908409c 0x1 0x0 0x0 0x90840a0 0x1 0x0 0x0 0x908426c 0x1 0x0 0x0 0x908439c 0x1 0x0 0x0 0x9085124 0x1 0x0 0x0 0x90ba280 0x1 0x0 0x0 0x90ba288 0x7 0x0 0x0 0x9258610 0x4 0x0 0x0 0x92d8610 0x4 0x0 0x0 0x9358610 0x4 0x0 0x0 0x93d8610 0x4 0x0 0x0 0x9220344 0x8 0x0 0x0 0x9220370 0x6 0x0 0x0 0x9220480 0x1 0x0 0x0 0x9222400 0x1 0x0 0x0 0x922240c 0x1 0x0 0x0 0x9223214 0x2 0x0 0x0 0x9223220 0x3 0x0 0x0 0x9223308 0x1 0x0 0x0 0x9223318 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x9236040 0x6 0x0 0x0 0x92360b0 0x1 0x0 0x0 0x923a004 0x4 0x0 0x0 0x923e030 0x2 0x0 0x0 0x9241000 0x1 0x0 0x0 0x9242028 0x1 0x0 0x0 0x9242044 0x3 0x0 0x0 0x9242070 0x1 0x0 0x0 0x9248030 0x1 0x0 0x0 0x9248048 0x8 0x0 0x0 0x92a0344 0x8 0x0 0x0 0x92a0370 0x6 0x0 0x0 0x92a0480 0x1 0x0 0x0 0x92a2400 0x1 0x0 0x0 0x92a240c 0x1 0x0 0x0 0x92a3214 0x2 0x0 0x0 0x92a3220 0x3 0x0 0x0 0x92a3308 0x1 0x0 0x0 0x92a3318 0x1 0x0 0x0 0x92b2100 0x1 0x0 0x0 0x92b6040 0x6 0x0 0x0 0x92b60b0 0x1 0x0 0x0 0x92ba004 0x4 0x0 0x0 0x92be030 0x2 0x0 0x0 0x92c1000 0x1 0x0 0x0 0x92c2028 0x1 0x0 0x0 0x92c2044 0x3 0x0 0x0 0x92c2070 0x1 0x0 0x0 0x92c8030 0x1 0x0 0x0 0x92c8048 0x8 0x0 0x0 0x9320344 0x8 0x0 0x0 0x9320370 0x6 0x0 0x0 0x9320480 0x1 0x0 0x0 0x9322400 0x1 0x0 0x0 0x932240c 0x1 0x0 0x0 0x9323214 0x2 0x0 0x0 0x9323220 0x3 0x0 0x0 0x9323308 0x1 0x0 0x0 0x9323318 0x1 0x0 0x0 0x9332100 0x1 0x0 0x0 0x9336040 0x6 0x0 0x0 0x93360b0 0x1 0x0 0x0 0x933a004 0x4 0x0 0x0 0x933e030 0x2 0x0 0x0 0x9341000 0x1 0x0 0x0 0x9342028 0x1 0x0 0x0 0x9342044 0x3 0x0 0x0 0x9342070 0x1 0x0 0x0 0x9348030 0x1 0x0 0x0 0x9348048 0x8 0x0 0x0 0x93a0344 0x8 0x0 0x0 0x93a0370 0x6 0x0 0x0 0x93a0480 0x1 0x0 0x0 0x93a2400 0x1 0x0 0x0 0x93a240c 0x1 0x0 0x0 0x93a3214 0x2 0x0 0x0 0x93a3220 0x3 0x0 0x0 0x93a3308 0x1 0x0 0x0 0x93a3318 0x1 0x0 0x0 0x93b2100 0x1 0x0 0x0 0x93b6040 0x6 0x0 0x0 0x93b60b0 0x1 0x0 0x0 0x93ba004 0x4 0x0 0x0 0x93be030 0x2 0x0 0x0 0x93c1000 0x1 0x0 0x0 0x93c2028 0x1 0x0 0x0 0x93c2044 0x3 0x0 0x0 0x93c2070 0x1 0x0 0x0 0x93c8030 0x1 0x0 0x0 0x93c8048 0x8 0x0 0x0 0x9270080 0x1 0x0 0x0 0x9270310 0x1 0x0 0x0 0x9270400 0x1 0x0 0x0 0x9270410 0x6 0x0 0x0 0x9270430 0x1 0x0 0x0 0x9270440 0x1 0x0 0x0 0x9270448 0x1 0x0 0x0 0x92704a0 0x1 0x0 0x0 0x92704b0 0x1 0x0 0x0 0x92704b8 0x2 0x0 0x0 0x92704d0 0x2 0x0 0x0 0x9271400 0x1 0x0 0x0 0x9271408 0x1 0x0 0x0 0x927341c 0x1 0x0 0x0 0x92753b0 0x1 0x0 0x0 0x9275804 0x1 0x0 0x0 0x9275c1c 0x1 0x0 0x0 0x9275c2c 0x1 0x0 0x0 0x9275c38 0x1 0x0 0x0 0x9276418 0x2 0x0 0x0 0x9279100 0x1 0x0 0x0 0x9279110 0x1 0x0 0x0 0x9279120 0x1 0x0 0x0 0x9279180 0x2 0x0 0x0 0x92f0080 0x1 0x0 0x0 0x92f0310 0x1 0x0 0x0 0x92f0400 0x1 0x0 0x0 0x92f0410 0x6 0x0 0x0 0x92f0430 0x1 0x0 0x0 0x92f0440 0x1 0x0 0x0 0x92f0448 0x1 0x0 0x0 0x92f04a0 0x1 0x0 0x0 0x92f04b0 0x1 0x0 0x0 0x92f04b8 0x2 0x0 0x0 0x92f04d0 0x2 0x0 0x0 0x92f1400 0x1 0x0 0x0 0x92f1408 0x1 0x0 0x0 0x92f341c 0x1 0x0 0x0 0x92f53b0 0x1 0x0 0x0 0x92f5804 0x1 0x0 0x0 0x92f5c1c 0x1 0x0 0x0 0x92f5c2c 0x1 0x0 0x0 0x92f5c38 0x1 0x0 0x0 0x92f6418 0x2 0x0 0x0 0x92f9100 0x1 0x0 0x0 0x92f9110 0x1 0x0 0x0 0x92f9120 0x1 0x0 0x0 0x92f9180 0x2 0x0 0x0 0x9370080 0x1 0x0 0x0 0x9370310 0x1 0x0 0x0 0x9370400 0x1 0x0 0x0 0x9370410 0x6 0x0 0x0 0x9370430 0x1 0x0 0x0 0x9370440 0x1 0x0 0x0 0x9370448 0x1 0x0 0x0 0x93704a0 0x1 0x0 0x0 0x93704b0 0x1 0x0 0x0 0x93704b8 0x2 0x0 0x0 0x93704d0 0x2 0x0 0x0 0x9371400 0x1 0x0 0x0 0x9371408 0x1 0x0 0x0 0x937341c 0x1 0x0 0x0 0x93753b0 0x1 0x0 0x0 0x9375804 0x1 0x0 0x0 0x9375c1c 0x1 0x0 0x0 0x9375c2c 0x1 0x0 0x0 0x9375c38 0x1 0x0 0x0 0x9376418 0x2 0x0 0x0 0x9379100 0x1 0x0 0x0 0x9379110 0x1 0x0 0x0 0x9379120 0x1 0x0 0x0 0x9379180 0x2 0x0 0x0 0x93f0080 0x1 0x0 0x0 0x93f0310 0x1 0x0 0x0 0x93f0400 0x1 0x0 0x0 0x93f0410 0x6 0x0 0x0 0x93f0430 0x1 0x0 0x0 0x93f0440 0x1 0x0 0x0 0x93f0448 0x1 0x0 0x0 0x93f04a0 0x1 0x0 0x0 0x93f04b0 0x1 0x0 0x0 0x93f04b8 0x2 0x0 0x0 0x93f04d0 0x2 0x0 0x0 0x93f1400 0x1 0x0 0x0 0x93f1408 0x1 0x0 0x0 0x93f341c 0x1 0x0 0x0 0x93f53b0 0x1 0x0 0x0 0x93f5804 0x1 0x0 0x0 0x93f5c1c 0x1 0x0 0x0 0x93f5c2c 0x1 0x0 0x0 0x93f5c38 0x1 0x0 0x0 0x93f6418 0x2 0x0 0x0 0x93f9100 0x1 0x0 0x0 0x93f9110 0x1 0x0 0x0 0x93f9120 0x1 0x0 0x0 0x93f9180 0x2 0x0 0x0 0x9260080 0x1 0x0 0x0 0x9260400 0x1 0x0 0x0 0x9260410 0x3 0x0 0x0 0x9260420 0x2 0x0 0x0 0x9260430 0x1 0x0 0x0 0x9260440 0x1 0x0 0x0 0x9260448 0x1 0x0 0x0 0x92604a0 0x1 0x0 0x0 0x92604b0 0x1 0x0 0x0 0x92604b8 0x2 0x0 0x0 0x92604d0 0x2 0x0 0x0 0x9261400 0x1 0x0 0x0 0x9263410 0x1 0x0 0x0 0x92653b0 0x1 0x0 0x0 0x9265804 0x1 0x0 0x0 0x9265b1c 0x1 0x0 0x0 0x9265b2c 0x1 0x0 0x0 0x9265b38 0x1 0x0 0x0 0x9269100 0x1 0x0 0x0 0x9269108 0x1 0x0 0x0 0x9269110 0x1 0x0 0x0 0x9269118 0x1 0x0 0x0 0x9269120 0x1 0x0 0x0 0x9269180 0x2 0x0 0x0 0x92e0080 0x1 0x0 0x0 0x92e0400 0x1 0x0 0x0 0x92e0410 0x3 0x0 0x0 0x92e0420 0x2 0x0 0x0 0x92e0430 0x1 0x0 0x0 0x92e0440 0x1 0x0 0x0 0x92e0448 0x1 0x0 0x0 0x92e04a0 0x1 0x0 0x0 0x92e04b0 0x1 0x0 0x0 0x92e04b8 0x2 0x0 0x0 0x92e04d0 0x2 0x0 0x0 0x92e1400 0x1 0x0 0x0 0x92e3410 0x1 0x0 0x0 0x92e53b0 0x1 0x0 0x0 0x92e5804 0x1 0x0 0x0 0x92e5b1c 0x1 0x0 0x0 0x92e5b2c 0x1 0x0 0x0 0x92e5b38 0x1 0x0 0x0 0x92e9100 0x1 0x0 0x0 0x92e9108 0x1 0x0 0x0 0x92e9110 0x1 0x0 0x0 0x92e9118 0x1 0x0 0x0 0x92e9120 0x1 0x0 0x0 0x92e9180 0x2 0x0 0x0 0x9360080 0x1 0x0 0x0 0x9360400 0x1 0x0 0x0 0x9360410 0x3 0x0 0x0 0x9360420 0x2 0x0 0x0 0x9360430 0x1 0x0 0x0 0x9360440 0x1 0x0 0x0 0x9360448 0x1 0x0 0x0 0x93604a0 0x1 0x0 0x0 0x93604b0 0x1 0x0 0x0 0x93604b8 0x2 0x0 0x0 0x93604d0 0x2 0x0 0x0 0x9361400 0x1 0x0 0x0 0x9363410 0x1 0x0 0x0 0x93653b0 0x1 0x0 0x0 0x9365804 0x1 0x0 0x0 0x9365b1c 0x1 0x0 0x0 0x9365b2c 0x1 0x0 0x0 0x9365b38 0x1 0x0 0x0 0x9369100 0x1 0x0 0x0 0x9369108 0x1 0x0 0x0 0x9369110 0x1 0x0 0x0 0x9369118 0x1 0x0 0x0 0x9369120 0x1 0x0 0x0 0x9369180 0x2 0x0 0x0 0x93e0080 0x1 0x0 0x0 0x93e0400 0x1 0x0 0x0 0x93e0410 0x3 0x0 0x0 0x93e0420 0x2 0x0 0x0 0x93e0430 0x1 0x0 0x0 0x93e0440 0x1 0x0 0x0 0x93e0448 0x1 0x0 0x0 0x93e04a0 0x1 0x0 0x0 0x93e04b0 0x1 0x0 0x0 0x93e04b8 0x2 0x0 0x0 0x93e04d0 0x2 0x0 0x0 0x93e1400 0x1 0x0 0x0 0x93e3410 0x1 0x0 0x0 0x93e53b0 0x1 0x0 0x0 0x93e5804 0x1 0x0 0x0 0x93e5b1c 0x1 0x0 0x0 0x93e5b2c 0x1 0x0 0x0 0x93e5b38 0x1 0x0 0x0 0x93e9100 0x1 0x0 0x0 0x93e9108 0x1 0x0 0x0 0x93e9110 0x1 0x0 0x0 0x93e9118 0x1 0x0 0x0 0x93e9120 0x1 0x0 0x0 0x93e9180 0x2 0x0 0x0 0x96b0868 0x1 0x0 0x0 0x96b0870 0x1 0x0 0x0 0x96b1004 0x1 0x0 0x0 0x96b100c 0x1 0x0 0x0 0x96b1014 0x1 0x0 0x0 0x96b1204 0x1 0x0 0x0 0x96b120c 0x1 0x0 0x0 0x96b1214 0x1 0x0 0x0 0x96b1504 0x1 0x0 0x0 0x96b150c 0x1 0x0 0x0 0x96b1514 0x1 0x0 0x0 0x96b1604 0x1 0x0 0x0 0x96b8100 0x1 0x0 0x0 0x96b813c 0x1 0x0 0x0 0x96b8500 0x1 0x0 0x0 0x96b853c 0x1 0x0 0x0 0x96b8a04 0x1 0x0 0x0 0x96b8a18 0x1 0x0 0x0 0x96b8ea8 0x1 0x0 0x0 0x96b9044 0x1 0x0 0x0 0x96b904c 0x1 0x0 0x0 0x96b9054 0x1 0x0 0x0 0x96b905c 0x1 0x0 0x0 0x96b910c 0x2 0x0 0x0 0x96b9204 0x1 0x0 0x0 0x96b920c 0x1 0x0 0x0 0x96b9238 0x1 0x0 0x0 0x96b9240 0x1 0x0 0x0 0x96b926c 0x1 0x0 0x0 0x96b9394 0x1 0x0 0x0 0x96b939c 0x1 0x0 0x0 0x96b9704 0x1 0x0 0x0 0x96b970c 0x1 0x0 0x0 0x96f0868 0x1 0x0 0x0 0x96f0870 0x1 0x0 0x0 0x96f1004 0x1 0x0 0x0 0x96f100c 0x1 0x0 0x0 0x96f1014 0x1 0x0 0x0 0x96f1204 0x1 0x0 0x0 0x96f120c 0x1 0x0 0x0 0x96f1214 0x1 0x0 0x0 0x96f1504 0x1 0x0 0x0 0x96f150c 0x1 0x0 0x0 0x96f1514 0x1 0x0 0x0 0x96f1604 0x1 0x0 0x0 0x96f8100 0x1 0x0 0x0 0x96f813c 0x1 0x0 0x0 0x96f8500 0x1 0x0 0x0 0x96f853c 0x1 0x0 0x0 0x96f8a04 0x1 0x0 0x0 0x96f8a18 0x1 0x0 0x0 0x96f8ea8 0x1 0x0 0x0 0x96f9044 0x1 0x0 0x0 0x96f904c 0x1 0x0 0x0 0x96f9054 0x1 0x0 0x0 0x96f905c 0x1 0x0 0x0 0x96f910c 0x2 0x0 0x0 0x96f9204 0x1 0x0 0x0 0x96f920c 0x1 0x0 0x0 0x96f9238 0x1 0x0 0x0 0x96f9240 0x1 0x0 0x0 0x96f926c 0x1 0x0 0x0 0x96f9394 0x1 0x0 0x0 0x96f939c 0x1 0x0 0x0 0x96f9704 0x1 0x0 0x0 0x96f970c 0x1 0x0 0x0 0x9730868 0x1 0x0 0x0 0x9730870 0x1 0x0 0x0 0x9731004 0x1 0x0 0x0 0x973100c 0x1 0x0 0x0 0x9731014 0x1 0x0 0x0 0x9731204 0x1 0x0 0x0 0x973120c 0x1 0x0 0x0 0x9731214 0x1 0x0 0x0 0x9731504 0x1 0x0 0x0 0x973150c 0x1 0x0 0x0 0x9731514 0x1 0x0 0x0 0x9731604 0x1 0x0 0x0 0x9738100 0x1 0x0 0x0 0x973813c 0x1 0x0 0x0 0x9738500 0x1 0x0 0x0 0x973853c 0x1 0x0 0x0 0x9738a04 0x1 0x0 0x0 0x9738a18 0x1 0x0 0x0 0x9738ea8 0x1 0x0 0x0 0x9739044 0x1 0x0 0x0 0x973904c 0x1 0x0 0x0 0x9739054 0x1 0x0 0x0 0x973905c 0x1 0x0 0x0 0x973910c 0x2 0x0 0x0 0x9739204 0x1 0x0 0x0 0x973920c 0x1 0x0 0x0 0x9739238 0x1 0x0 0x0 0x9739240 0x1 0x0 0x0 0x973926c 0x1 0x0 0x0 0x9739394 0x1 0x0 0x0 0x973939c 0x1 0x0 0x0 0x9739704 0x1 0x0 0x0 0x973970c 0x1 0x0 0x0 0x9770868 0x1 0x0 0x0 0x9770870 0x1 0x0 0x0 0x9771004 0x1 0x0 0x0 0x977100c 0x1 0x0 0x0 0x9771014 0x1 0x0 0x0 0x9771204 0x1 0x0 0x0 0x977120c 0x1 0x0 0x0 0x9771214 0x1 0x0 0x0 0x9771504 0x1 0x0 0x0 0x977150c 0x1 0x0 0x0 0x9771514 0x1 0x0 0x0 0x9771604 0x1 0x0 0x0 0x9778100 0x1 0x0 0x0 0x977813c 0x1 0x0 0x0 0x9778500 0x1 0x0 0x0 0x977853c 0x1 0x0 0x0 0x9778a04 0x1 0x0 0x0 0x9778a18 0x1 0x0 0x0 0x9778ea8 0x1 0x0 0x0 0x9779044 0x1 0x0 0x0 0x977904c 0x1 0x0 0x0 0x9779054 0x1 0x0 0x0 0x977905c 0x1 0x0 0x0 0x977910c 0x2 0x0 0x0 0x9779204 0x1 0x0 0x0 0x977920c 0x1 0x0 0x0 0x9779238 0x1 0x0 0x0 0x9779240 0x1 0x0 0x0 0x977926c 0x1 0x0 0x0 0x9779394 0x1 0x0 0x0 0x977939c 0x1 0x0 0x0 0x9779704 0x1 0x0 0x0 0x977970c 0x1 0x0 0x0 0x910d100 0x3 0x0 0x0 0x914d100 0x3 0x0 0x0 0x918d100 0x4 0x0 0x0 0x91a5100 0x1 0x0 0x0 0x91ad100 0x1 0x0 0x0 0x610110 0x5 0x0 0x1 0x6e0a00c 0x600007 0x1 0x1 0x6e0a01c 0x136800 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136810 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136820 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136830 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136840 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136850 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136860 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x136870 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3e9a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c0a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d1a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d2a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d5a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3d6a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3e8a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3eea0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b1a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b2a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b5a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3b6a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c2a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c5a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a01c 0x3c6a0 0x1 0x1 0x6e0a01c 0x1368a0 0x1 0x0 0x6e0a014 0x1 0x1 0x1 0x6e0a014 0x2000c 0x1 0x1 0x6e0a01c 0x368b0 0x1 0x1 0x6e0a01c 0xba8 0x1 0x1 0x6e0a01c 0x13b6a0 0x1 0x1 0x6e0a01c 0xf1e000 0x1 0x1 0x6e0a008 0x7 0x1 0x0 0x9067e00 0x7c 0x0>;
			};

			link_list3 {
				qcom,curr-link-list = <0x3>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x18200400 0x1 0x0 0x0 0x18200404 0x1 0x0 0x0 0x18200408 0x1 0x0 0x0 0x18200038 0x1 0x0 0x0 0x18200040 0x1 0x0 0x0 0x18200048 0x1 0x0 0x0 0x18220038 0x1 0x0 0x0 0x18220040 0x1 0x0 0x0 0x182200d0 0x1 0x0 0x0 0x18200030 0x1 0x0 0x0 0x18200010 0x1 0x0 0x0 0x1822000c 0x1 0x0 0x0 0x18220d14 0x1 0x0 0x0 0x18220fb4 0x1 0x0 0x0 0x18221254 0x1 0x0 0x0 0x182214f4 0x1 0x0 0x0 0x18221794 0x1 0x0 0x0 0x18221a34 0x1 0x0 0x0 0x18221cd4 0x1 0x0 0x0 0x18221f74 0x1 0x0 0x0 0x18220d18 0x1 0x0 0x0 0x18220fb8 0x1 0x0 0x0 0x18221258 0x1 0x0 0x0 0x182214f8 0x1 0x0 0x0 0x18221798 0x1 0x0 0x0 0x18221a38 0x1 0x0 0x0 0x18221cd8 0x1 0x0 0x0 0x18221f78 0x1 0x0 0x0 0x18220d00 0x1 0x0 0x0 0x18220d04 0x1 0x0 0x0 0x18220d1c 0x1 0x0 0x0 0x18220fbc 0x1 0x0 0x0 0x1822125c 0x1 0x0 0x0 0x182214fc 0x1 0x0 0x0 0x1822179c 0x1 0x0 0x0 0x18221a3c 0x1 0x0 0x0 0x18221cdc 0x1 0x0 0x0 0x18221f7c 0x1 0x0 0x0 0x18221274 0x1 0x0 0x0 0x18221288 0x1 0x0 0x0 0x1822129c 0x1 0x0 0x0 0x182212b0 0x1 0x0 0x0 0x182212c4 0x1 0x0 0x0 0x182212d8 0x1 0x0 0x0 0x182212ec 0x1 0x0 0x0 0x18221300 0x1 0x0 0x0 0x18221314 0x1 0x0 0x0 0x18221328 0x1 0x0 0x0 0x1822133c 0x1 0x0 0x0 0x18221350 0x1 0x0 0x0 0x18221364 0x1 0x0 0x0 0x18221378 0x1 0x0 0x0 0x1822138c 0x1 0x0 0x0 0x182213a0 0x1 0x0 0x0 0x18221514 0x1 0x0 0x0 0x18221528 0x1 0x0 0x0 0x1822153c 0x1 0x0 0x0 0x18221550 0x1 0x0 0x0 0x18221564 0x1 0x0 0x0 0x18221578 0x1 0x0 0x0 0x1822158c 0x1 0x0 0x0 0x182215a0 0x1 0x0 0x0 0x182215b4 0x1 0x0 0x0 0x182215c8 0x1 0x0 0x0 0x182215dc 0x1 0x0 0x0 0x182215f0 0x1 0x0 0x0 0x18221604 0x1 0x0 0x0 0x18221618 0x1 0x0 0x0 0x1822162c 0x1 0x0 0x0 0x18221640 0x1 0x0 0x0 0x182217b4 0x1 0x0 0x0 0x182217c8 0x1 0x0 0x0 0x182217dc 0x1 0x0 0x0 0x182217f0 0x1 0x0 0x0 0x18221804 0x1 0x0 0x0 0x18221818 0x1 0x0 0x0 0x1822182c 0x1 0x0 0x0 0x18221840 0x1 0x0 0x0 0x18221854 0x1 0x0 0x0 0x18221868 0x1 0x0 0x0 0x1822187c 0x1 0x0 0x0 0x18221890 0x1 0x0 0x0 0x182218a4 0x1 0x0 0x0 0x182218b8 0x1 0x0 0x0 0x182218cc 0x1 0x0 0x0 0x182218e0 0x1 0x0 0x0 0x18221a54 0x1 0x0 0x0 0x18221a68 0x1 0x0 0x0 0x18221a7c 0x1 0x0 0x0 0x18221a90 0x1 0x0 0x0 0x18221aa4 0x1 0x0 0x0 0x18221ab8 0x1 0x0 0x0 0x18221acc 0x1 0x0 0x0 0x18221ae0 0x1 0x0 0x0 0x18221af4 0x1 0x0 0x0 0x18221b08 0x1 0x0 0x0 0x18221b1c 0x1 0x0 0x0 0x18221b30 0x1 0x0 0x0 0x18221b44 0x1 0x0 0x0 0x18221b58 0x1 0x0 0x0 0x18221b6c 0x1 0x0 0x0 0x18221b80 0x1 0x0 0x0 0x18221cf4 0x1 0x0 0x0 0x18221d08 0x1 0x0 0x0 0x18221d1c 0x1 0x0 0x0 0x18221d30 0x1 0x0 0x0 0x18221d44 0x1 0x0 0x0 0x18221d58 0x1 0x0 0x0 0x18221d6c 0x1 0x0 0x0 0x18221d80 0x1 0x0 0x0 0x18221d94 0x1 0x0 0x0 0x18221da8 0x1 0x0 0x0 0x18221dbc 0x1 0x0 0x0 0x18221dd0 0x1 0x0 0x0 0x18221de4 0x1 0x0 0x0 0x18221df8 0x1 0x0 0x0 0x18221e0c 0x1 0x0 0x0 0x18221e20 0x1 0x0 0x0 0x18221f94 0x1 0x0 0x0 0x18221fa8 0x1 0x0 0x0 0x18221fbc 0x1 0x0 0x0 0x18221fd0 0x1 0x0 0x0 0x18221fe4 0x1 0x0 0x0 0x18221ff8 0x1 0x0 0x0 0x1822200c 0x1 0x0 0x0 0x18222020 0x1 0x0 0x0 0x18222034 0x1 0x0 0x0 0x18222048 0x1 0x0 0x0 0x1822205c 0x1 0x0 0x0 0x18222070 0x1 0x0 0x0 0x18222084 0x1 0x0 0x0 0x18222098 0x1 0x0 0x0 0x182220ac 0x1 0x0 0x0 0x182220c0 0x1 0x0 0x0 0x18221278 0x1 0x0 0x0 0x1822128c 0x1 0x0 0x0 0x182212a0 0x1 0x0 0x0 0x182212b4 0x1 0x0 0x0 0x182212c8 0x1 0x0 0x0 0x182212dc 0x1 0x0 0x0 0x182212f0 0x1 0x0 0x0 0x18221304 0x1 0x0 0x0 0x18221318 0x1 0x0 0x0 0x1822132c 0x1 0x0 0x0 0x18221340 0x1 0x0 0x0 0x18221354 0x1 0x0 0x0 0x18221368 0x1 0x0 0x0 0x1822137c 0x1 0x0 0x0 0x18221390 0x1 0x0 0x0 0x182213a4 0x1 0x0 0x0 0x18221518 0x1 0x0 0x0 0x1822152c 0x1 0x0 0x0 0x18221540 0x1 0x0 0x0 0x18221554 0x1 0x0 0x0 0x18221568 0x1 0x0 0x0 0x1822157c 0x1 0x0 0x0 0x18221590 0x1 0x0 0x0 0x182215a4 0x1 0x0 0x0 0x182215b8 0x1 0x0 0x0 0x182215cc 0x1 0x0 0x0 0x182215e0 0x1 0x0 0x0 0x182215f4 0x1 0x0 0x0 0x18221608 0x1 0x0 0x0 0x1822161c 0x1 0x0 0x0 0x18221630 0x1 0x0 0x0 0x18221644 0x1 0x0 0x0 0x182217b8 0x1 0x0 0x0 0x182217cc 0x1 0x0 0x0 0x182217e0 0x1 0x0 0x0 0x182217f4 0x1 0x0 0x0 0x18221808 0x1 0x0 0x0 0x1822181c 0x1 0x0 0x0 0x18221830 0x1 0x0 0x0 0x18221844 0x1 0x0 0x0 0x18221858 0x1 0x0 0x0 0x1822186c 0x1 0x0 0x0 0x18221880 0x1 0x0 0x0 0x18221894 0x1 0x0 0x0 0x182218a8 0x1 0x0 0x0 0x182218bc 0x1 0x0 0x0 0x182218d0 0x1 0x0 0x0 0x182218e4 0x1 0x0 0x0 0x18221a58 0x1 0x0 0x0 0x18221a6c 0x1 0x0 0x0 0x18221a80 0x1 0x0 0x0 0x18221a94 0x1 0x0 0x0 0x18221aa8 0x1 0x0 0x0 0x18221abc 0x1 0x0 0x0 0x18221ad0 0x1 0x0 0x0 0x18221ae4 0x1 0x0 0x0 0x18221af8 0x1 0x0 0x0 0x18221b0c 0x1 0x0 0x0 0x18221b20 0x1 0x0 0x0 0x18221b34 0x1 0x0 0x0 0x18221b48 0x1 0x0 0x0 0x18221b5c 0x1 0x0 0x0 0x18221b70 0x1 0x0 0x0 0x18221b84 0x1 0x0 0x0 0x18221cf8 0x1 0x0 0x0 0x18221d0c 0x1 0x0 0x0 0x18221d20 0x1 0x0 0x0 0x18221d34 0x1 0x0 0x0 0x18221d48 0x1 0x0 0x0 0x18221d5c 0x1 0x0 0x0 0x18221d70 0x1 0x0 0x0 0x18221d84 0x1 0x0 0x0 0x18221d98 0x1 0x0 0x0 0x18221dac 0x1 0x0 0x0 0x18221dc0 0x1 0x0 0x0 0x18221dd4 0x1 0x0 0x0 0x18221de8 0x1 0x0 0x0 0x18221dfc 0x1 0x0 0x0 0x18221e10 0x1 0x0 0x0 0x18221e24 0x1 0x0 0x0 0x18221f98 0x1 0x0 0x0 0x18221fac 0x1 0x0 0x0 0x18221fc0 0x1 0x0 0x0 0x18221fd4 0x1 0x0 0x0 0x18221fe8 0x1 0x0 0x0 0x18221ffc 0x1 0x0 0x0 0x18222010 0x1 0x0 0x0 0x18222024 0x1 0x0 0x0 0x18222038 0x1 0x0 0x0 0x1822204c 0x1 0x0 0x0 0x18222060 0x1 0x0 0x0 0x18222074 0x1 0x0 0x0 0x18222088 0x1 0x0 0x0 0x1822209c 0x1 0x0 0x0 0x182220b0 0x1 0x0 0x0 0x182220c4 0x1 0x0>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x99>;

			opp-1017 {
				opp-hz = <0x0 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1708 {
				opp-hz = <0x0 0x1973>;
				opp-supported-hw = <0x180>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-2133 {
				opp-hz = <0x0 0x1fc8>;
				opp-supported-hw = <0x80>;
			};

			opp-2736 {
				opp-hz = <0x0 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-3196 {
				opp-hz = <0x0 0x2f9f>;
				opp-supported-hw = <0x100>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
				opp-supported-hw = <0x180>;
			};
		};

		ddr-stats@c300000 {
			compatible = "qcom,ddr-stats";
			mboxes = <0x2d 0x0>;
			reg = <0xc300000 0x1000 0xc3f001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x431>;
			qcom,dummy-sink;

			in-ports {

				port {

					endpoint {
						phandle = <0xfa>;
						remote-endpoint = <0xfb>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			phandle = <0x444>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x12d>;
						remote-endpoint = <0x12e>;
					};
				};
			};
		};

		erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
			interrupts = <0x1 0x0 0x4 0x0 0x23 0x4>;
			phandle = <0x3df>;
			qcom,disable-panic-on-ce;
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0xf>;
			phandle = <0x467>;
			qcom,tupwr-disable;
			reg = <0x7040000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c3>;
						remote-endpoint = <0x1ba>;
					};
				};
			};
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x10>;
			phandle = <0x468>;
			qcom,tupwr-disable;
			reg = <0x7140000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c4>;
						remote-endpoint = <0x1bb>;
					};
				};
			};
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x11>;
			phandle = <0x469>;
			qcom,tupwr-disable;
			reg = <0x7240000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c5>;
						remote-endpoint = <0x1bc>;
					};
				};
			};
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x12>;
			phandle = <0x46a>;
			qcom,tupwr-disable;
			reg = <0x7340000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c6>;
						remote-endpoint = <0x1bd>;
					};
				};
			};
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x13>;
			phandle = <0x46b>;
			qcom,tupwr-disable;
			reg = <0x7440000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x1be>;
					};
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x14>;
			phandle = <0x46c>;
			qcom,tupwr-disable;
			reg = <0x7540000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x1bf>;
					};
				};
			};
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x15>;
			phandle = <0x46d>;
			qcom,tupwr-disable;
			reg = <0x7640000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x1c0>;
					};
				};
			};
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x16>;
			phandle = <0x46e>;
			qcom,tupwr-disable;
			reg = <0x7740000 0x1000>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x1c1>;
					};
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x448>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x139>;
						remote-endpoint = <0x136>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x178>;
						remote-endpoint = <0x137>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x19c>;
						remote-endpoint = <0x138>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x11d>;
						remote-endpoint = <0x135>;
					};
				};
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x43f>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x135>;
						remote-endpoint = <0x11d>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x11b>;
						remote-endpoint = <0x11e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x119>;
						remote-endpoint = <0x11c>;
					};
				};
			};
		};

		funnel@6042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x440>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x159>;
						remote-endpoint = <0x120>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x15e>;
						remote-endpoint = <0x121>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1b7>;
						remote-endpoint = <0x122>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x124>;
						remote-endpoint = <0x123>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x11a>;
						remote-endpoint = <0x11f>;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x43d>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x11c>;
						remote-endpoint = <0x119>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x11f>;
						remote-endpoint = <0x11a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x10b>;
						remote-endpoint = <0x118>;
					};
				};
			};
		};

		funnel@6804000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x441>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x130>;
						remote-endpoint = <0x125>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x128>;
						remote-endpoint = <0x126>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x12b>;
						remote-endpoint = <0x127>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x123>;
						remote-endpoint = <0x124>;
					};
				};
			};
		};

		funnel@680c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem-q6";
			phandle = <0x442>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x12f>;
						remote-endpoint = <0x12a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x12c>;
						remote-endpoint = <0x129>;
					};
				};
			};
		};

		funnel@680d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem-q6_dup";
			phandle = <0x443>;
			qcom,duplicate-funnel;
			reg = <0x680d000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x129>;
						remote-endpoint = <0x12c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x12e>;
						remote-endpoint = <0x12d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x127>;
						remote-endpoint = <0x12b>;
					};
				};
			};
		};

		funnel@6832000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-video";
			phandle = <0x45f>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x193>;
						remote-endpoint = <0x192>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x18e>;
						remote-endpoint = <0x191>;
					};
				};
			};
		};

		funnel@6846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x44e>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x155>;
						remote-endpoint = <0x154>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x17a>;
						remote-endpoint = <0x153>;
					};
				};
			};
		};

		funnel@6985000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x461>;
			reg = <0x6985000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a0>;
						remote-endpoint = <0x19d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1a1>;
						remote-endpoint = <0x19e>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x196>;
						remote-endpoint = <0x19f>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x146>;
						remote-endpoint = <0x198>;
						source = <0x199>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x147>;
						remote-endpoint = <0x19a>;
						source = <0x19b>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x138>;
						remote-endpoint = <0x19c>;
					};
				};
			};
		};

		funnel@6986000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing_dup";
			phandle = <0x460>;
			qcom,duplicate-funnel;
			reg = <0x6986000 0x1000 0x6985000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1b4>;
						remote-endpoint = <0x197>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x19f>;
						remote-endpoint = <0x196>;
					};
				};
			};
		};

		funnel@69c2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-south";
			phandle = <0x451>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x15b>;
						remote-endpoint = <0x15a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x120>;
						remote-endpoint = <0x159>;
					};
				};
			};
		};

		funnel@6ac2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-north";
			phandle = <0x454>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x157>;
						remote-endpoint = <0x15f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x121>;
						remote-endpoint = <0x15e>;
					};
				};
			};
		};

		funnel@6b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-swao";
			phandle = <0x436>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1b6>;
						remote-endpoint = <0x108>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x105>;
						remote-endpoint = <0x109>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x10d>;
						remote-endpoint = <0x10a>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x118>;
						remote-endpoint = <0x10b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xff>;
						remote-endpoint = <0x10c>;
					};
				};
			};
		};

		funnel@6b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x435>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b5>;
						remote-endpoint = <0x106>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x104>;
						remote-endpoint = <0x107>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x109>;
						remote-endpoint = <0x105>;
					};
				};
			};
		};

		funnel@6c0b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-mm";
			phandle = <0x45e>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x191>;
						remote-endpoint = <0x18e>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x194>;
						remote-endpoint = <0x18f>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x195>;
						remote-endpoint = <0x190>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x179>;
						remote-endpoint = <0x18d>;
					};
				};
			};
		};

		funnel@6c2d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-center";
			phandle = <0x455>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x18d>;
						remote-endpoint = <0x179>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x153>;
						remote-endpoint = <0x17a>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1a2>;
						remote-endpoint = <0x17b>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1af>;
						remote-endpoint = <0x17c>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x17f>;
						remote-endpoint = <0x17d>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x180>;
						remote-endpoint = <0x17e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x13a>;
						remote-endpoint = <0x160>;
						source = <0x161>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x13b>;
						remote-endpoint = <0x162>;
						source = <0x163>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x13c>;
						remote-endpoint = <0x164>;
						source = <0x165>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x13d>;
						remote-endpoint = <0x166>;
						source = <0x167>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x13e>;
						remote-endpoint = <0x168>;
						source = <0x169>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x13f>;
						remote-endpoint = <0x16a>;
						source = <0x16b>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x140>;
						remote-endpoint = <0x16c>;
						source = <0x16d>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x141>;
						remote-endpoint = <0x16e>;
						source = <0x16f>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x142>;
						remote-endpoint = <0x170>;
						source = <0x171>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x143>;
						remote-endpoint = <0x172>;
						source = <0x173>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						phandle = <0x144>;
						remote-endpoint = <0x174>;
						source = <0x175>;
					};
				};

				port@b {
					reg = <0xb>;

					endpoint {
						phandle = <0x145>;
						remote-endpoint = <0x176>;
						source = <0x177>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						phandle = <0x137>;
						remote-endpoint = <0x178>;
					};
				};
			};
		};

		funnel@6c3a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-west";
			phandle = <0x465>;
			reg = <0x6c3a000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b2>;
						remote-endpoint = <0x1b0>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b3>;
						remote-endpoint = <0x1b1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x17c>;
						remote-endpoint = <0x1af>;
					};
				};
			};
		};

		funnel@6e05000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-0";
			phandle = <0x462>;
			reg = <0x6e05000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a7>;
						remote-endpoint = <0x1a3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1a9>;
						remote-endpoint = <0x1a4>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1ad>;
						remote-endpoint = <0x1a5>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1ae>;
						remote-endpoint = <0x1a6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x17b>;
						remote-endpoint = <0x1a2>;
					};
				};
			};
		};

		funnel@6e12000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-ch02";
			phandle = <0x463>;
			reg = <0x6e12000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ab>;
						remote-endpoint = <0x1a8>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1a3>;
						remote-endpoint = <0x1a7>;
					};
				};
			};
		};

		funnel@6e22000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-ch13";
			phandle = <0x464>;
			reg = <0x6e22000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ac>;
						remote-endpoint = <0x1aa>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1a4>;
						remote-endpoint = <0x1a9>;
					};
				};
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x46f>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ba>;
						remote-endpoint = <0x1c3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x1c4>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1bc>;
						remote-endpoint = <0x1c5>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1bd>;
						remote-endpoint = <0x1c6>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1be>;
						remote-endpoint = <0x1c7>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x1c8>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1c0>;
						remote-endpoint = <0x1c9>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1c1>;
						remote-endpoint = <0x1ca>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1b8>;
						remote-endpoint = <0x1c2>;
					};
				};
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			phandle = <0x466>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c2>;
						remote-endpoint = <0x1b8>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x184>;
						remote-endpoint = <0x1b9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x122>;
						remote-endpoint = <0x1b7>;
					};
				};
			};
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src";
			clocks = <0x35 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0xee>;
			qcom,param-override-seq = <0xe6 0x6c 0xb 0x70 0x17 0x74>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x114>;
			reg-names = "hsusb_phy_base";
			reset-names = "phy_reset";
			resets = <0x2e 0x14>;
			vdd-supply = <0x1d>;
			vdda18-supply = <0x23>;
			vdda33-supply = <0x1c>;
		};

		hsphy@88e4000 {
			clock-names = "ref_clk_src";
			clocks = <0x35 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0xf4>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e4000 0x114>;
			reg-names = "hsusb_phy_base";
			reset-names = "phy_reset";
			resets = <0x2e 0x15>;
			vdd-supply = <0x1d>;
			vdda18-supply = <0x23>;
			vdda33-supply = <0x1c>;
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x102>;
			coresight-name = "coresight-hwevent";
		};

		hwkm@10c0000 {
			clock-names = "km_clk_src";
			clocks = <0x35 0x18>;
			compatible = "qcom,hwkm";
			phandle = <0x3dd>;
			qcom,enable-hwkm-clk;
			qcom,op-freq-hz = <0x47868c0>;
			reg = <0x10c0000 0x9000 0x1d90000 0x9000>;
			reg-names = "km_master", "ice_slave";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x93>;
			syscon = <0x91 0x0 0x1000>;
		};

		i2c@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x72 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x0 0x3 0x40 0x0 0x21d 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x175 0x4>;
			phandle = <0x4cd>;
			pinctrl-0 = <0x226>;
			pinctrl-1 = <0x227>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x880000 0x4000>;
			status = "disabled";
		};

		i2c@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x74 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x1 0x3 0x40 0x0 0x21d 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x247 0x4>;
			phandle = <0x4ce>;
			pinctrl-0 = <0x228>;
			pinctrl-1 = <0x229>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x884000 0x4000>;
			status = "disabled";
		};

		i2c@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x76 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x2 0x3 0x40 0x0 0x21d 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x248 0x4>;
			phandle = <0x4cf>;
			pinctrl-0 = <0x22a>;
			pinctrl-1 = <0x22b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x888000 0x4000>;
			status = "disabled";
		};

		i2c@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x78 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x3 0x3 0x40 0x0 0x21d 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x249 0x4>;
			phandle = <0x4d0>;
			pinctrl-0 = <0x22c>;
			pinctrl-1 = <0x22d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x88c000 0x4000>;
			status = "disabled";
		};

		i2c@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x7c 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x5 0x3 0x40 0x0 0x21d 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x24b 0x4>;
			phandle = <0x4d1>;
			pinctrl-0 = <0x22e>;
			pinctrl-1 = <0x22f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x894000 0x4000>;
			status = "disabled";
		};

		i2c@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x52 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x0 0x3 0x40 0x0 0x1d6 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x4b0>;
			pinctrl-0 = <0x1e3>;
			pinctrl-1 = <0x1e4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x980000 0x4000>;
			status = "disabled";
		};

		i2c@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x54 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x1 0x3 0x40 0x0 0x1d6 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x4b1>;
			pinctrl-0 = <0x1e5>;
			pinctrl-1 = <0x1e6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x984000 0x4000>;
			status = "disabled";
		};

		i2c@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x56 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x2 0x3 0x40 0x0 0x1d6 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x4b2>;
			pinctrl-0 = <0x1e7>;
			pinctrl-1 = <0x1e8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x988000 0x4000>;
			status = "disabled";
		};

		i2c@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5a 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x4 0x3 0x40 0x2 0x1d6 0x1 0x4 0x3 0x40 0x2>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x4b3>;
			pinctrl-0 = <0x1e9>;
			pinctrl-1 = <0x1ea>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x990000 0x4000>;
			status = "disabled";
		};

		i2c@994000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5c 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x5 0x3 0x40 0x0 0x1d6 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x4b4>;
			pinctrl-0 = <0x1eb>;
			pinctrl-1 = <0x1ec>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x994000 0x4000>;
			status = "disabled";
		};

		i2c@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5e 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x6 0x3 0x40 0x0 0x1d6 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x4b5>;
			pinctrl-0 = <0x1ed>;
			pinctrl-1 = <0x1ee>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x998000 0x4000>;
			status = "disabled";
		};

		i2c@99c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x60 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x7 0x3 0x40 0x0 0x1d6 0x1 0x7 0x3 0x40 0x0>;
			interrupts = <0x0 0x260 0x4>;
			phandle = <0x4b6>;
			pinctrl-0 = <0x1ef>;
			pinctrl-1 = <0x1f0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x99c000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x0 0x3 0x40 0x0 0x1f8 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x4bf>;
			pinctrl-0 = <0x204>;
			pinctrl-1 = <0x205>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x66 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x1 0x3 0x40 0x0 0x1f8 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x4c0>;
			pinctrl-0 = <0x206>;
			pinctrl-1 = <0x207>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x68 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x2 0x3 0x40 0x0 0x1f8 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x4c1>;
			pinctrl-0 = <0x208>;
			pinctrl-1 = <0x209>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6a 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x3 0x3 0x40 0x0 0x1f8 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x4c2>;
			pinctrl-0 = <0x20a>;
			pinctrl-1 = <0x20b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6c 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x4 0x3 0x40 0x0 0x1f8 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x4c3>;
			pinctrl-0 = <0x20c>;
			pinctrl-1 = <0x20d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6e 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x5 0x3 0x40 0x0 0x1f8 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x4c4>;
			pinctrl-0 = <0x20e>;
			pinctrl-1 = <0x20f>;
			pinctrl-names = "default", "sleep";
			qcom,shared;
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa94000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x281>;
				reg = <0x42>;
			};

			nq@64 {
				compatible = "rtc6226";
				fmint-gpio = <0x90 0x32 0x0>;
				reg = <0x64>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
				vdd-supply = <0xd9>;
				vio-supply = <0xd6>;
			};
		};

		i3c-master@880000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x72 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x175 0x4 0x29 0x23 0x4 0x29 0x22 0x4>;
			phandle = <0x4c5>;
			pinctrl-0 = <0x210>;
			pinctrl-1 = <0x211>;
			pinctrl-names = "default", "sleep";
			qcom,ibi-ctrl-id = <0xe>;
			qcom,wrapper-core = <0x212>;
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			status = "disabled";
		};

		i3c-master@884000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x74 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x247 0x4 0x29 0x25 0x4 0x29 0x24 0x4>;
			phandle = <0x4c6>;
			pinctrl-0 = <0x213>;
			pinctrl-1 = <0x214>;
			pinctrl-names = "default", "sleep";
			qcom,ibi-ctrl-id = <0xf>;
			qcom,wrapper-core = <0x212>;
			reg = <0x884000 0x4000 0xecc0000 0x10000>;
			status = "disabled";
		};

		i3c-master@a80000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x161 0x4 0x29 0x1f 0x4 0x29 0x1e 0x4>;
			phandle = <0x4b7>;
			pinctrl-0 = <0x1f1>;
			pinctrl-1 = <0x1f2>;
			pinctrl-names = "default", "sleep";
			qcom,ibi-ctrl-id = <0x8>;
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa80000 0x4000 0xec90000 0x10000>;
			status = "disabled";
		};

		i3c-master@a84000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x66 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x162 0x4 0x29 0x21 0x4 0x29 0x20 0x4>;
			phandle = <0x4b8>;
			pinctrl-0 = <0x1f4>;
			pinctrl-1 = <0x1f5>;
			pinctrl-names = "default", "sleep";
			qcom,ibi-ctrl-id = <0x1>;
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			status = "disabled";
		};

		interconnect {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-clk_virt";
			phandle = <0x3d9>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
		};

		interconnect@1500000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-config_noc";
			phandle = <0x8f>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0x1500000 0x28000>;
		};

		interconnect@1580000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-mc_virt";
			phandle = <0x8a>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x87 0x88>;
			reg = <0x1580000 0x4>;
		};

		interconnect@1680000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-system_noc";
			phandle = <0x3dc>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0x1680000 0x1ee00>;
		};

		interconnect@16e0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x2e 0x10 0x2e 0x12 0x2e 0x13>;
			compatible = "qcom,lahaina-aggre1_noc";
			phandle = <0x8d>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0x16e0000 0x1f180>;
		};

		interconnect@1700000 {
			#interconnect-cells = <0x1>;
			clocks = <0x2e 0xb 0x2e 0xc 0x2e 0xe 0x2e 0x10 0x35 0x16>;
			compatible = "qcom,lahaina-aggre2_noc";
			phandle = <0x89>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0x1700000 0x3d180>;
		};

		interconnect@1740000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-mmss_noc";
			phandle = <0xc4>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x87 0x88>;
			reg = <0x1740000 0x1f080>;
		};

		interconnect@3c40000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-lpass_ag_noc";
			phandle = <0x3db>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0x3c40000 0xf080>;
		};

		interconnect@90e0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-dc_noc";
			phandle = <0x3da>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0x90e0000 0x5080>;
		};

		interconnect@9100000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-gem_noc";
			phandle = <0x8e>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x87 0x88>;
			reg = <0x9100000 0xb4000>;
		};

		interconnect@a0c0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,lahaina-nsp_noc";
			phandle = <0xc0>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x87>;
			reg = <0xa0c0000 0x10000>;
		};

		interrupt-controller@17a00000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,lahaina-pdc";
			interrupt-controller;
			interrupt-parent = <0x1>;
			phandle = <0x29>;
			qcom,pdc-ranges = <0x0 0x1e0 0x28 0x28 0x8c 0xe 0x36 0x107 0x1 0x37 0x132 0x4 0x3b 0x138 0x3 0x3e 0x176 0x2 0x40 0x1b2 0x2 0x42 0x1b6 0x3 0x45 0x56 0x1 0x46 0x208 0x36 0x7c 0x261 0x1f 0x9b 0x3f 0x1 0x9c 0x2cc 0xc>;
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2a 0x3 0x3 0x4>;
			mboxes = <0x2a 0x3 0x3>;
			phandle = <0x41c>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2a 0x8 0x2 0x4>;
			mboxes = <0x2a 0x8 0x2>;
			phandle = <0x41a>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2a 0x6 0x3 0x4>;
			mboxes = <0x2a 0x6 0x3>;
			phandle = <0x41b>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2a 0x4 0x3 0x4>;
			mboxes = <0x2a 0x4 0x3>;
			phandle = <0x41d>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b1>;
			qcom,coresight-jtagmm-cpu = <0xf>;
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b2>;
			qcom,coresight-jtagmm-cpu = <0x10>;
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b3>;
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b4>;
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b5>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b6>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b7>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x3b8>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl-smmu@3da0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk", "gpu_cc_cx_gmu_clk", "gpu_cc_hub_cx_int_clk", "gpu_cc_hub_aon_clk";
			clocks = <0x2e 0x2f 0x2e 0x30 0x32 0x0 0x32 0x10 0x32 0x4 0x32 0x14 0x32 0x12>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interrupts = <0x0 0x2a0 0x4 0x0 0x2a1 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4>;
			phandle = <0xea>;
			qcom,actlr = <0x0 0x400 0x32b 0x1 0x400 0x32b 0x2 0x400 0x32b 0x4 0x400 0x32b 0x5 0x400 0x32b 0x7 0x400 0x32b>;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,split-tables;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x3da0000 0x20000 0x3dc2000 0x20>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0xe5>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x421>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x3dc5000 0x1000 0x3dc2200 0x8>;
				reg-names = "base", "status-reg";
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x422>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x3dc9000 0x1000 0x3dc2208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0xea 0x9 0x0>;
			qcom,iommu-dma = "disabled";
			status = "disabled";
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xea 0x7 0x0>;
			qcom,iommu-dma = "disabled";
		};

		l3_cpu@18590000 {
			#interconnect-cells = <0x1>;
			clock-names = "xo", "alternate";
			clocks = <0x35 0x0 0x2e 0x27>;
			compatible = "qcom,lahaina-epss-l3-cpu";
			phandle = <0x9b>;
			reg = <0x18590000 0x4000>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x97>;

			opp-1000 {
				opp-hz = <0x0 0x3b9a>;
			};

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		llcc-pmu@9095000 {
			compatible = "qcom,llcc-pmu-ver2";
			phandle = <0x3e4>;
			reg = <0x9095000 0x300>;
			reg-names = "lagg-base";
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xca>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c0_scandump {
				qcom,dump-id = <0x130>;
				qcom,dump-size = <0x10100>;
			};

			c100_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c100_scandump {
				qcom,dump-id = <0x131>;
				qcom,dump-size = <0x10100>;
			};

			c200_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c200_scandump {
				qcom,dump-id = <0x132>;
				qcom,dump-size = <0x10100>;
			};

			c300_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c300_scandump {
				qcom,dump-id = <0x133>;
				qcom,dump-size = <0x10100>;
			};

			c400_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c400_scandump {
				phandle = <0x404>;
				qcom,dump-id = <0x134>;
				qcom,dump-size = <0x1a4c0>;
			};

			c500_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c500_scandump {
				phandle = <0x405>;
				qcom,dump-id = <0x135>;
				qcom,dump-size = <0x1a4c0>;
			};

			c600_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c600_scandump {
				phandle = <0x406>;
				qcom,dump-id = <0x136>;
				qcom,dump-size = <0x1a4c0>;
			};

			c700_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			c700_scandump {
				phandle = <0x407>;
				qcom,dump-id = <0x137>;
				qcom,dump-size = <0x1a4c0>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_slpi {
				qcom,dump-id = <0xf3>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfslpi_reg {
				qcom,dump-id = <0x103>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			gemnoc {
				qcom,dump-id = <0x162>;
				qcom,dump-size = <0x100000>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x12100>;
			};

			l1_dtlb400 {
				qcom,dump-id = <0x44>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb500 {
				qcom,dump-id = <0x45>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb600 {
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x300>;
			};

			l1_dtlb700 {
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x3a0>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x10900>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x15100>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x32100>;
			};

			l1_itlb400 {
				qcom,dump-id = <0x24>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb500 {
				qcom,dump-id = <0x25>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb600 {
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb700 {
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x400>;
			};

			l2_cache400 {
				qcom,dump-id = <0xc4>;
				qcom,dump-size = <0x90100>;
			};

			l2_cache500 {
				qcom,dump-id = <0xc5>;
				qcom,dump-size = <0x90100>;
			};

			l2_cache600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0x90100>;
			};

			l2_cache700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0x120100>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb200 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb300 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x5b00>;
			};

			l2_tlb400 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb500 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb600 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x6100>;
			};

			l2_tlb700 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0xc100>;
			};

			llcc_1_dcache {
				phandle = <0x408>;
				qcom,dump-id = <0x140>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_2_dcache {
				phandle = <0x409>;
				qcom,dump-id = <0x141>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_3_dcache {
				phandle = <0x40a>;
				qcom,dump-id = <0x142>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_4_dcache {
				phandle = <0x40b>;
				qcom,dump-id = <0x143>;
				qcom,dump-size = <0x1141c0>;
			};

			mhm_scan {
				qcom,dump-id = <0x161>;
				qcom,dump-size = <0x20000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x200000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;

			out-ports {

				port {

					endpoint {
						phandle = <0x126>;
						remote-endpoint = <0x128>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			out-ports {

				port {

					endpoint {
						phandle = <0x12a>;
						remote-endpoint = <0x12f>;
					};
				};
			};
		};

		mx_rdpm_pe@0x00637000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xed 0x4>;
			phandle = <0x7e>;
			reg = <0x637000 0x1000>;
		};

		mx_sdpm@0x00636000 {
			cam_cc_ipe-supply = <0x2a0>;
			clock-names = "cam_cc_ipe", "video_cc_mvs0", "gcc_gp1";
			clocks = <0x31 0x4b 0x2f 0x3 0x2e 0x22>;
			compatible = "qcom,sdpm";
			csr-id = <0x1 0x3 0x5>;
			reg = <0x636000 0x1000>;
			video_cc_mvs0-supply = <0x282>;
		};

		pil_scm_pas {
			compatible = "qcom,pil-tz-scm-pas";
			interconnects = <0x89 0x25 0x8a 0x200>;
		};

		pinctrl@f000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,lahaina-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			phandle = <0x90>;
			reg = <0xf000000 0x1000000>;
			wakeup-parent = <0x29>;

			bt_en_sleep {
				phandle = <0xdb>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio65";
				};

				mux {
					function = "gpio";
					pins = "gpio65";
				};
			};

			cam_sensor_active_ext_regs0 {
				phandle = <0x3ab>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "gpio";
					pins = "gpio28";
				};
			};

			cam_sensor_active_ext_regs1 {
				phandle = <0x3ad>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio29";
				};

				mux {
					function = "gpio";
					pins = "gpio29";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x39f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio17";
				};

				mux {
					function = "gpio";
					pins = "gpio17";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x3a1>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "gpio";
					pins = "gpio16";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x3a3>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio106";
				};

				mux {
					function = "gpio";
					pins = "gpio106";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x3a5>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x3a7>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x3a9>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio115";
				};

				mux {
					function = "gpio";
					pins = "gpio115";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x393>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x394>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x395>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x396>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x397>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x398>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x399>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x39a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x39b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x39c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x39d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x39e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_suspend_ext_regs0 {
				phandle = <0x3ac>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio28";
				};

				mux {
					function = "gpio";
					pins = "gpio28";
				};
			};

			cam_sensor_suspend_ext_regs1 {
				phandle = <0x3ae>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio29";
				};

				mux {
					function = "gpio";
					pins = "gpio29";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x3a0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio17";
				};

				mux {
					function = "gpio";
					pins = "gpio17";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x3a2>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio16";
				};

				mux {
					function = "gpio";
					pins = "gpio16";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x3a4>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio106";
				};

				mux {
					function = "gpio";
					pins = "gpio106";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x3a6>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x3a8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x3aa>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio115";
				};

				mux {
					function = "gpio";
					pins = "gpio115";
				};
			};

			cci0_active {
				phandle = <0x2a2>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio107", "gpio108";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio107", "gpio108";
				};
			};

			cci0_suspend {
				phandle = <0x2a4>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio107", "gpio108";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio107", "gpio108";
				};
			};

			cci1_active {
				phandle = <0x2a3>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio109", "gpio110";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio109", "gpio110";
				};
			};

			cci1_suspend {
				phandle = <0x2a5>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio109", "gpio110";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio109", "gpio110";
				};
			};

			cci2_active {
				phandle = <0x2a6>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio111", "gpio112";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio111", "gpio112";
				};
			};

			cci2_suspend {
				phandle = <0x2a8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio111", "gpio112";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio111", "gpio112";
				};
			};

			cci3_active {
				phandle = <0x2a7>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio113", "gpio114";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio113", "gpio114";
				};
			};

			cci3_suspend {
				phandle = <0x2a9>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio113", "gpio114";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio113", "gpio114";
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xd2>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xd3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};
			};

			lt9611_pins {
				phandle = <0x304>;

				config {
					bias-disable = <0x0>;
					drive-strength = <0x8>;
					pins = "gpio47", "gpio48", "gpio49", "gpio50";
				};

				mux {
					function = "gpio";
					pins = "gpio47", "gpio48", "gpio49", "gpio50";
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x30b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x30c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};

				nfc_enable_active {
					phandle = <0x307>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio62";
					};

					mux {
						function = "gpio";
						pins = "gpio62";
					};
				};

				nfc_enable_suspend {
					phandle = <0x308>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio62";
					};

					mux {
						function = "gpio";
						pins = "gpio62";
					};
				};

				nfc_fwdl_active {
					phandle = <0x309>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};

				nfc_fwdl_suspend {
					phandle = <0x30a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};

				nfc_int_active {
					phandle = <0x305>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio87";
					};
				};

				nfc_int_suspend {
					phandle = <0x306>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio87";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x289>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "pcie0_clkreqn";
						pins = "gpio95";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x28b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "gpio";
						pins = "gpio95";
					};
				};

				pcie0_perst_default {
					phandle = <0x288>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio94";
					};

					mux {
						function = "gpio";
						pins = "gpio94";
					};
				};

				pcie0_wake_default {
					phandle = <0x28a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio96";
					};

					mux {
						function = "gpio";
						pins = "gpio96";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x291>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "pcie1_clkreqn";
						pins = "gpio98";
					};
				};

				pcie1_perst_default {
					phandle = <0x290>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio97";
					};

					mux {
						function = "gpio";
						pins = "gpio97";
					};
				};

				pcie1_wake_default {
					phandle = <0x292>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};

					wil6210_refclk_en_pin {
						phandle = <0xdd>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							pins = "gpio67";
						};

						mux {
							function = "gpio";
							pins = "gpio67";
						};
					};
				};
			};

			pm8008i_active {
				phandle = <0x387>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio33";
				};

				mux {
					function = "gpio";
					pins = "gpio33";
				};
			};

			pm8008j_active {
				phandle = <0x388>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio35";
				};

				mux {
					function = "gpio";
					pins = "gpio35";
				};
			};

			pmx_sde {
				phandle = <0x389>;

				sde_dsi1_active {
					phandle = <0x38c>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio74";
					};

					mux {
						function = "gpio";
						pins = "gpio74";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x38d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio74";
					};

					mux {
						function = "gpio";
						pins = "gpio74";
					};
				};

				sde_dsi_active {
					phandle = <0x38a>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};

				sde_dsi_suspend {
					phandle = <0x38b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};
			};

			pmx_sde_te {
				phandle = <0x38e>;

				sde_te1_active {
					phandle = <0x391>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio83";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio83";
					};
				};

				sde_te1_suspend {
					phandle = <0x392>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio83";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio83";
					};
				};

				sde_te_active {
					phandle = <0x38f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};
				};

				sde_te_suspend {
					phandle = <0x390>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio82";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x331>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x333>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio23";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x334>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x332>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio22";
					};

					mux {
						function = "gpio";
						pins = "gpio22";
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active {
					phandle = <0x336>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x335>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_active {
					phandle = <0x33a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x339>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active {
					phandle = <0x33c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x33b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x338>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x337>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x366>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio123";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio123";
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x365>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x368>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x367>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x36c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x36b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_active {
					phandle = <0x36e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x36d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_active {
					phandle = <0x36a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x369>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active {
					phandle = <0x34e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio125";
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x34d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_active {
					phandle = <0x352>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio126";
					};
				};

				pri_tdm_din_sleep {
					phandle = <0x351>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active {
					phandle = <0x354>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio127";
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x353>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active {
					phandle = <0x350>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio128";
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x34f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x31f>;

				qupv3_se0_i2c_active {
					phandle = <0x1e3>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup0";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1e4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x30d>;

				qupv3_se0_spi_active {
					phandle = <0x1d4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "qup0";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x1d5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x328>;

				qupv3_se10_i2c_active {
					phandle = <0x208>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "qup10";
						pins = "gpio44", "gpio45";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x209>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x316>;

				qupv3_se10_spi_active {
					phandle = <0x1fb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "qup10";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x1fc>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45", "gpio46";
					};
				};

				qupv3_se10_spi_sleep_cs {
					phandle = <0x1fd>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio47";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x329>;

				qupv3_se11_i2c_active {
					phandle = <0x20a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "qup11";
						pins = "gpio48", "gpio49";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x20b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x317>;

				qupv3_se11_spi_active {
					phandle = <0x1fe>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "qup11";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x1ff>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x32a>;

				qupv3_se12_i2c_active {
					phandle = <0x20c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "qup12";
						pins = "gpio52", "gpio53";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x20d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x318>;

				qupv3_se12_spi_active {
					phandle = <0x200>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "qup12";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x201>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x32b>;

				qupv3_se13_i2c_active {
					phandle = <0x20e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup13";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x20f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x319>;

				qupv3_se13_spi_active {
					phandle = <0x202>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup13";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x203>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x32c>;

				qupv3_se14_i2c_active {
					phandle = <0x226>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "qup14";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x227>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};
			};

			qupv3_se14_i3c_pins {
				phandle = <0x302>;

				qupv3_se14_i3c_active {
					phandle = <0x210>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se14_i3c_sleep {
					phandle = <0x211>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio56", "gpio57";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x31a>;

				qupv3_se14_spi_active {
					phandle = <0x21b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "qup14";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x21c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x32d>;

				qupv3_se15_i2c_active {
					phandle = <0x228>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "qup15";
						pins = "gpio60", "gpio61";
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x229>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x303>;

				qupv3_se15_i3c_active {
					phandle = <0x213>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio60", "gpio61";
					};
				};

				qupv3_se15_i3c_sleep {
					phandle = <0x214>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio60", "gpio61";
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x31b>;

				qupv3_se15_spi_active {
					phandle = <0x21e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "qup15";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x21f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x32e>;

				qupv3_se16_i2c_active {
					phandle = <0x22a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio65";
					};

					mux {
						function = "qup16";
						pins = "gpio64", "gpio65";
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x22b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio65";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65";
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x31c>;

				qupv3_se16_spi_active {
					phandle = <0x220>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					mux {
						function = "qup16";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x221>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x32f>;

				qupv3_se17_i2c_active {
					phandle = <0x22c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio72", "gpio73";
					};

					mux {
						function = "qup17";
						pins = "gpio72", "gpio73";
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x22d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio72", "gpio73";
					};

					mux {
						function = "gpio";
						pins = "gpio72", "gpio73";
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x31d>;

				qupv3_se17_spi_active {
					phandle = <0x222>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};

					mux {
						function = "qup17";
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x223>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};

					mux {
						function = "gpio";
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};
				};
			};

			qupv3_se18_4uart_pins {
				phandle = <0x2fe>;

				qupv3_se18_ctsrx {
					phandle = <0x218>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio68", "gpio71";
					};

					mux {
						function = "qup18";
						pins = "gpio68", "gpio71";
					};
				};

				qupv3_se18_default_cts {
					phandle = <0x215>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio68";
					};

					mux {
						function = "gpio";
						pins = "gpio68";
					};
				};

				qupv3_se18_default_rtsrx {
					phandle = <0x216>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio69", "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio69", "gpio71";
					};
				};

				qupv3_se18_default_tx {
					phandle = <0x217>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};

				qupv3_se18_rts {
					phandle = <0x219>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "qup18";
						pins = "gpio69";
					};
				};

				qupv3_se18_tx {
					phandle = <0x21a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "qup18";
						pins = "gpio70";
					};
				};

				usb2_id_det_default {
					phandle = <0x2ff>;

					config {
						bias-pull-up;
						function = "gpio";
						input-enable;
						pins = "gpio51";
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x330>;

				qupv3_se19_i2c_active {
					phandle = <0x22e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio76", "gpio77";
					};

					mux {
						function = "qup19";
						pins = "gpio76", "gpio77";
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x22f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio76", "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio76", "gpio77";
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x31e>;

				qupv3_se19_spi_active {
					phandle = <0x224>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};

					mux {
						function = "qup19";
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x225>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x320>;

				qupv3_se1_i2c_active {
					phandle = <0x1e5>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "qup1";
						pins = "gpio8", "gpio9";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1e6>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x30e>;

				qupv3_se1_spi_active {
					phandle = <0x1d7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "qup1";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1d8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};
			};

			qupv3_se2_2uart_pins {
				phandle = <0x2fa>;

				qupv3_se2_2uart_active {
					phandle = <0x1cf>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "qup2";
						pins = "gpio14", "gpio15";
					};
				};

				qupv3_se2_2uart_sleep {
					phandle = <0x1d0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x321>;

				qupv3_se2_i2c_active {
					phandle = <0x1e7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "qup2";
						pins = "gpio12", "gpio13";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x1e8>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x30f>;

				qupv3_se2_spi_active {
					phandle = <0x1d9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "qup2";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x1da>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};
			};

			qupv3_se3_2uart_pins {
				phandle = <0x2f9>;

				qupv3_se3_2uart_active {
					phandle = <0x1cc>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "qup3";
						pins = "gpio18", "gpio19";
					};
				};

				qupv3_se3_2uart_sleep {
					phandle = <0x1cd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio18", "gpio19";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x322>;

				qupv3_se4_i2c_active {
					phandle = <0x1e9>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "qup4";
						pins = "gpio20", "gpio21";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x1ea>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x310>;

				qupv3_se4_spi_active {
					phandle = <0x1db>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "qup4";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x1dc>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x323>;

				qupv3_se5_i2c_active {
					phandle = <0x1eb>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "qup5";
						pins = "gpio24", "gpio25";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x1ec>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x311>;

				qupv3_se5_spi_active {
					phandle = <0x1dd>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "qup5";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x1de>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};
			};

			qupv3_se6_2uart_pins {
				phandle = <0x2fd>;

				qupv3_se6_2uart_active {
					phandle = <0x1d2>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "qup6";
						pins = "gpio30", "gpio31";
					};
				};

				qupv3_se6_2uart_sleep {
					phandle = <0x1d3>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio30", "gpio31";
					};
				};

				qupv3_se6_default_txrx {
					phandle = <0x1d1>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "qup6";
						pins = "gpio30", "gpio31";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x324>;

				qupv3_se6_i2c_active {
					phandle = <0x1ed>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "qup6";
						pins = "gpio28", "gpio29";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1ee>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x312>;

				qupv3_se6_spi_active {
					phandle = <0x1df>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "qup6";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1e0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x325>;

				qupv3_se7_i2c_active {
					phandle = <0x1ef>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "qup7";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x1f0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x313>;

				qupv3_se7_spi_active {
					phandle = <0x1e1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "qup7";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x1e2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x326>;

				qupv3_se8_i2c_active {
					phandle = <0x204>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "qup8";
						pins = "gpio36", "gpio37";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x205>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37";
					};
				};
			};

			qupv3_se8_i3c_pins {
				phandle = <0x300>;

				qupv3_se8_i3c_active {
					phandle = <0x1f1>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio36", "gpio37";
					};
				};

				qupv3_se8_i3c_sleep {
					phandle = <0x1f2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio36", "gpio37";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x314>;

				qupv3_se8_spi_active {
					phandle = <0x1f6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "qup8";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x1f7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x327>;

				qupv3_se9_i2c_active {
					phandle = <0x206>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "qup9";
						pins = "gpio40", "gpio41";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x207>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41";
					};
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x301>;

				qupv3_se9_i3c_active {
					phandle = <0x1f4>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio40", "gpio41";
					};
				};

				qupv3_se9_i3c_sleep {
					phandle = <0x1f5>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio40", "gpio41";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x315>;

				qupv3_se9_spi_active {
					phandle = <0x1f9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "qup9";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x1fa>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};
			};

			sdc2_off {
				phandle = <0x2fc>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio92";
				};
			};

			sdc2_on {
				phandle = <0x2fb>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio92";
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_active {
					phandle = <0x33e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};
				};

				sec_aux_pcm_clk_sleep {
					phandle = <0x33d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x340>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x33f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_active {
					phandle = <0x342>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};
				};

				sec_aux_pcm_din_sleep {
					phandle = <0x341>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_active {
					phandle = <0x344>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};
				};

				sec_aux_pcm_dout_sleep {
					phandle = <0x343>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_active {
					phandle = <0x370>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio124";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio124";
					};
				};

				sec_mi2s_mclk_sleep {
					phandle = <0x36f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_active {
					phandle = <0x372>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};
				};

				sec_mi2s_sck_sleep {
					phandle = <0x371>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_active {
					phandle = <0x376>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};
				};

				sec_mi2s_sd0_sleep {
					phandle = <0x375>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_active {
					phandle = <0x378>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};
				};

				sec_mi2s_sd1_sleep {
					phandle = <0x377>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_active {
					phandle = <0x374>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};
				};

				sec_mi2s_ws_sleep {
					phandle = <0x373>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_active {
					phandle = <0x356>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio129";
					};
				};

				sec_tdm_sck_sleep {
					phandle = <0x355>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};

				sec_tdm_ws_active {
					phandle = <0x358>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio132";
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x357>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_active {
					phandle = <0x35a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio130";
					};
				};

				sec_tdm_din_sleep {
					phandle = <0x359>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_active {
					phandle = <0x35c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio131";
					};
				};

				sec_tdm_dout_sleep {
					phandle = <0x35b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x382>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio15";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x381>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio15";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x384>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio42";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x383>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio42";
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_active {
					phandle = <0x346>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio120";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};
				};

				tert_aux_pcm_clk_sleep {
					phandle = <0x345>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio120";
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x348>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x347>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active {
					phandle = <0x34a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x349>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_active {
					phandle = <0x34c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_aux_pcm_dout_sleep {
					phandle = <0x34b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_active {
					phandle = <0x37a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio120";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};
				};

				tert_mi2s_sck_sleep {
					phandle = <0x379>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio120";
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x37e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x37d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x380>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x37f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_active {
					phandle = <0x37c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};
				};

				tert_mi2s_ws_sleep {
					phandle = <0x37b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_active {
					phandle = <0x35e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio120";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio120";
					};
				};

				tert_tdm_clk_sleep {
					phandle = <0x35d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio120";
					};
				};

				tert_tdm_ws_active {
					phandle = <0x360>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio122";
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x35f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_active {
					phandle = <0x362>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio121";
					};
				};

				tert_tdm_din_sleep {
					phandle = <0x361>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active {
					phandle = <0x364>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x363>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			trigout_a {
				phandle = <0x1cb>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio14";
				};
			};

			usb_phy_ps {
				phandle = <0x3af>;

				usb3phy_portselect_default {
					phandle = <0xf2>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "usb_phy";
						pins = "gpio81";
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3b0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio81";
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x385>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x386>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			wcnss_en_sleep {
				phandle = <0x2f8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio201";
				};

				mux {
					function = "gpio";
					pins = "gpio201";
				};
			};
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			interconnect-names = "data_path";
			interconnects = <0x89 0x25 0x8a 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x28 0x586 0x11 0x28 0x596 0x11>;
			phandle = <0x412>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x28 0x592 0x0 0x28 0x598 0x0 0x28 0x599 0x0 0x28 0x59f 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x28 0x593 0x0 0x28 0x59c 0x0 0x28 0x59d 0x0 0x28 0x59e 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,a5 {
			camss-vdd-supply = <0x2a1>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x31 0x21 0x31 0x23 0x31 0x25 0x31 0x24>;
			compatible = "qcom,cam-a5";
			fw_name = "CAMERA_ICP.elf";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x1>;
			phandle = <0x562>;
			qos-val = <0xa0a>;
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-cam-base = <0x0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			regulator-names = "camss-vdd";
			src-clock-name = "icp_clk_src";
			status = "ok";
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
		};

		qcom,aopclk {
			#clock-cells = <0x1>;
			compatible = "qcom,aop-qmp-clk";
			mbox-names = "qdss_clk";
			mboxes = <0x2d 0x0>;
			phandle = <0x2b>;
		};

		qcom,bps {
			bps-vdd-supply = <0x2bf>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x31 0x0 0x31 0x1 0x31 0x2 0x31 0x4 0x31 0x3>;
			compatible = "qcom,cam-bps";
			phandle = <0x564>;
			reg = <0xac7a000 0x8000>;
			reg-cam-base = <0x7a000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas {
			arch-compat = "cpas_top";
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x12c00 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			cam-ahb-num-cases = <0x8>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x2a1>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "custom0", "custom1", "ipe0", "cam-cdm-intf0", "ife-cdm0", "ife-cdm1", "ife-cdm2", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "tpg0", "tpg1";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk", "cpas_fast_ahb_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x11e1a300 0x0 0x5f5e100 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0xbebc200 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x1c9c3800 0x0 0x17d78400>;
			clocks = <0x2e 0x15 0x2e 0x16 0x2e 0x17 0x31 0x76 0x31 0xd 0x31 0xc 0x31 0x6 0x31 0x5 0x31 0x21>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interconnect-names = "cam_ahb";
			interconnects = <0x8e 0x2 0x8f 0x205>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			label = "cpas";
			reg = <0xac40000 0x1000 0xac42000 0x8000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x40000 0x42000 0xbbf0000>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			regulator-names = "camss-vdd";
			rpmh-bcm-info = <0xc 0x4 0x800 0x0 0x4>;
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					bps0-all-rd {
						cell-index = <0x26>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						parent-node = <0x2b8>;
						phandle = <0x54e>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					bps0-all-wr {
						cell-index = <0x24>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						parent-node = <0x2b7>;
						phandle = <0x54c>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x2c>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x2b1>;
						phandle = <0x554>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-rd {
						cell-index = <0x1b>;
						client-name = "custom0";
						node-name = "custom0-rd";
						parent-node = <0x2b4>;
						phandle = <0x543>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-wr {
						cell-index = <0x22>;
						client-name = "custom0";
						node-name = "custom0-wr";
						parent-node = <0x2b6>;
						phandle = <0x54a>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					custom1-rd {
						cell-index = <0x1c>;
						client-name = "custom1";
						node-name = "custom1-rd";
						parent-node = <0x2b4>;
						phandle = <0x544>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom1-wr {
						cell-index = <0x1f>;
						client-name = "custom1";
						node-name = "custom1-wr";
						parent-node = <0x2b5>;
						phandle = <0x547>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					icp0-all-rd {
						cell-index = <0x2d>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						parent-node = <0x2bb>;
						phandle = <0x555>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ife0-linear-pdaf-wr {
						cell-index = <0x14>;
						client-name = "ife0";
						constituent-paths = <0x0 0x8>;
						node-name = "ife0-linear-pdaf-wr";
						parent-node = <0x2b3>;
						phandle = <0x53c>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife0-rdi-all-rd {
						cell-index = <0x18>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife0-rdi-all-rd";
						parent-node = <0x2b4>;
						phandle = <0x540>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x20>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife0-rdi-pixel-raw-wr";
						parent-node = <0x2b6>;
						phandle = <0x548>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife0-ubwc-stats-wr {
						cell-index = <0x12>;
						client-name = "ife0";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife0-ubwc-stats-wr";
						parent-node = <0x2b2>;
						phandle = <0x53a>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife1-linear-pdaf-wr {
						cell-index = <0x15>;
						client-name = "ife1";
						constituent-paths = <0x0 0x8>;
						node-name = "ife1-linear-pdaf-wr";
						parent-node = <0x2b3>;
						phandle = <0x53d>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife1-rdi-all-rd {
						cell-index = <0x19>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife1-rdi-all-rd";
						parent-node = <0x2b4>;
						phandle = <0x541>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x21>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife1-rdi-pixel-raw-wr";
						parent-node = <0x2b6>;
						phandle = <0x549>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife1-ubwc-stats-wr {
						cell-index = <0x13>;
						client-name = "ife1";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife1-ubwc-stats-wr";
						parent-node = <0x2b2>;
						phandle = <0x53b>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife2-linear-pdaf-wr {
						cell-index = <0x16>;
						client-name = "ife2";
						constituent-paths = <0x0 0x8>;
						node-name = "ife2-linear-pdaf-wr";
						parent-node = <0x2b3>;
						phandle = <0x53e>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife2-rdi-all-rd {
						cell-index = <0x1a>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife2-rdi-all-rd";
						parent-node = <0x2b4>;
						phandle = <0x542>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x1d>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife2-rdi-pixel-raw-wr";
						parent-node = <0x2b5>;
						phandle = <0x545>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife2-ubwc-stats-wr {
						cell-index = <0x11>;
						client-name = "ife2";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife2-ubwc-stats-wr";
						parent-node = <0x2ae>;
						phandle = <0x539>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife3-rdi-all-wr {
						cell-index = <0x17>;
						client-name = "ife3";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife3-rdi-all-wr";
						parent-node = <0x2b3>;
						phandle = <0x53f>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife4-rdi-all-wr {
						cell-index = <0x1e>;
						client-name = "ife4";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife4-rdi-all-wr";
						parent-node = <0x2b5>;
						phandle = <0x546>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-all-wr {
						cell-index = <0x23>;
						client-name = "ipe0";
						constituent-paths = <0x22 0x23 0x24>;
						node-name = "ipe0-all-wr";
						parent-node = <0x2b7>;
						phandle = <0x54b>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-in-rd {
						cell-index = <0x27>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						parent-node = <0x2b1>;
						phandle = <0x54f>;
						traffic-data = <0x20>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-ref-rd {
						cell-index = <0x25>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						parent-node = <0x2b8>;
						phandle = <0x54d>;
						traffic-data = <0x21>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x2b>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-rd";
						parent-node = <0x2ba>;
						phandle = <0x553>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x29>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						parent-node = <0x2b9>;
						phandle = <0x551>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x2a>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-rd";
						parent-node = <0x2ba>;
						phandle = <0x552>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x28>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						parent-node = <0x2b9>;
						phandle = <0x550>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd0 {
						cell-index = <0xe>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x2b1>;
						phandle = <0x2b8>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-rd1 {
						cell-index = <0x10>;
						node-name = "level1-nrt0-rd2";
						parent-node = <0x2b1>;
						phandle = <0x2ba>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr0 {
						cell-index = <0xd>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x2b0>;
						phandle = <0x2b7>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr1 {
						cell-index = <0xf>;
						node-name = "level1-nrt0-wr1";
						parent-node = <0x2b0>;
						phandle = <0x2b9>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-rd0 {
						cell-index = <0xa>;
						node-name = "level1-rt0-rd0";
						parent-node = <0x2af>;
						phandle = <0x2b4>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr0 {
						cell-index = <0x8>;
						node-name = "level1-rt0-wr0";
						parent-node = <0x2ae>;
						phandle = <0x2b2>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr1 {
						cell-index = <0x9>;
						node-name = "level1-rt0-wr1";
						parent-node = <0x2ae>;
						phandle = <0x2b3>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr2 {
						cell-index = <0xb>;
						node-name = "level1-rt0-wr2";
						parent-node = <0x2ae>;
						phandle = <0x2b5>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr3 {
						cell-index = <0xc>;
						node-name = "level1-rt0-wr3";
						parent-node = <0x2ae>;
						phandle = <0x2b6>;
						traffic-merge-type = <0x0>;
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-nrt0-rd {
						cell-index = <0x6>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x2ac>;
						phandle = <0x2b1>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt0-wr {
						cell-index = <0x5>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x2ac>;
						phandle = <0x2b0>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt1-rd {
						bus-width-factor = <0x4>;
						cell-index = <0x7>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x2ad>;
						phandle = <0x2bb>;
						traffic-merge-type = <0x0>;
					};

					level2-rt0-rd {
						cell-index = <0x4>;
						node-name = "level2-rt0-rd";
						parent-node = <0x2ab>;
						phandle = <0x2af>;
						traffic-merge-type = <0x1>;
					};

					level2-rt0-wr {
						cell-index = <0x3>;
						node-name = "level2-rt0-wr";
						parent-node = <0x2ab>;
						phandle = <0x2ae>;
						traffic-merge-type = <0x1>;
					};
				};

				level3-nodes {
					level-index = <0x3>;

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						phandle = <0x2ac>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0xc4 0x11 0x8a 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						phandle = <0x2ad>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0xc4 0x10 0x8a 0x200>;
						};
					};

					level3-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level3-rt0-rd-wr-sum";
						phandle = <0x2ab>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0xc4 0xf 0x8a 0x200>;
						};
					};
				};
			};
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			ipe_bps_pc_en;
			num-a5 = <0x1>;
			num-bps = <0x1>;
			num-ipe = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			status = "ok";

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x2aa>;
			};

			msm_cam_smmu_cpas_cdm {
				cam-smmu-label = "cpas-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x20c0 0x400 0x28 0x24c0 0x400>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x538>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				cam-smmu-label = "icp";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x20e2 0x400 0x28 0x24e2 0x400 0x28 0x2000 0x400 0x28 0x2400 0x400 0x28 0x2060 0x400 0x28 0x2460 0x400 0x28 0x2020 0x400 0x28 0x2420 0x400>;
				iova-region-discard = <0xdff00000 0x300000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;

				iova-mem-map {
					phandle = <0x537>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-firmware {
						iova-region-id = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-discard = <0xdff00000 0x300000>;
						iova-region-id = <0x3>;
						iova-region-len = <0xee300000>;
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-id = <0x4>;
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x10500000>;
						iova-region-name = "shared";
						iova-region-start = <0x500000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				cam-smmu-label = "ife", "ife-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x800 0x440 0x28 0x840 0x440 0x28 0xc00 0x440 0x28 0xc40 0x440>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x535>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				cam-smmu-label = "jpeg";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2040 0x400 0x28 0x2440 0x400>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x536>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,secure-cb;
			};
		};

		qcom,camcc@ad00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "iface";
			clocks = <0x2e 0x15>;
			compatible = "qcom,lahaina-camcc", "syscon";
			phandle = <0x31>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x21>;
			vdd_mx-supply = <0x19>;
		};

		qcom,cc-debug {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x35 0x0>;
			compatible = "qcom,lahaina-debugcc";
			phandle = <0x3bb>;
			qcom,apsscc = <0x33>;
			qcom,camcc = <0x31>;
			qcom,dispcc = <0x30>;
			qcom,gcc = <0x2e>;
			qcom,gpucc = <0x32>;
			qcom,mccc = <0x34>;
			qcom,videocc = <0x2f>;
		};

		qcom,cci0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x31 0x9 0x31 0x8>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2a1>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x90 0x6b 0x0 0x90 0x6c 0x0 0x90 0x6d 0x0 0x90 0x6e 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x1>;
			phandle = <0x52b>;
			pinctrl-0 = <0x2a2 0x2a3>;
			pinctrl-1 = <0x2a4 0x2a5>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4f000 0x1000>;
			reg-cam-base = <0x4f000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x52e>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x52d>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x52f>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x52c>;
				status = "ok";
			};
		};

		qcom,cci1 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x31 0xb 0x31 0xa>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2a1>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2", "CCI_I2C_DATA3", "CCI_I2C_CLK3";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x90 0x6f 0x0 0x90 0x70 0x0 0x90 0x71 0x0 0x90 0x72 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x10f 0x1>;
			phandle = <0x530>;
			pinctrl-0 = <0x2a6 0x2a7>;
			pinctrl-1 = <0x2a8 0x2a9>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac50000 0x1000>;
			reg-cam-base = <0x50000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x533>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x532>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x534>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x531>;
				status = "ok";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060 0x18060060 0x18070060>;
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058 0x18060058 0x18070058>;
		};

		qcom,cnss-qca6490@b0000000 {
			cnss-enable-self-recovery;
			compatible = "qcom,cnss-qca6490";
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			interconnects = <0x89 0x2d 0x89 0x244 0x8e 0x1b 0x8a 0x200>;
			mhi,buffer-len = <0x8000>;
			mhi,m2-no-db-access;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			phandle = <0x414>;
			pinctrl-0 = <0xd2>;
			pinctrl-1 = <0xd3>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,bt-en-gpio = <0x90 0x41 0x0>;
			qcom,bus-bw-cfg = <0x0 0x0 0x8ca 0x5f370 0x1d4c 0x5f370 0x7530 0xc0df0 0x186a0 0xc0df0 0x2ab98 0x186a00 0x1d4c 0x5f370 0x0 0x0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			qcom,bus-bw-cfg-count = <0x7>;
			qcom,icc-path-count = <0x2>;
			qcom,same-dt-multi-dev;
			qcom,sw-ctrl-gpio = <0x90 0x99 0x0>;
			qcom,tcs_offset_int_pow_amp_vreg = <0x4d0>;
			qcom,vdd-wlan-aon-config = <0xf7120 0xf7120 0x0 0x0 0x1>;
			qcom,vdd-wlan-dig-config = <0xf7120 0xf7120 0x0 0x0 0x1>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa1-config = <0x1cfde0 0x1dc900 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x14c080 0x0 0x0 0x1>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x0 0x0 0x0>;
			qcom,wlan-cbc-enabled;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-rc-num = <0x0>;
			reg = <0xb0000000 0x10000 0xb2e5510 0x690>;
			reg-names = "smmu_iova_ipa", "tcs_cmd";
			use-nv-mac;
			use-pm-domain;
			vdd-wlan-aon-supply = <0xd4>;
			vdd-wlan-dig-supply = <0xd5>;
			vdd-wlan-io-supply = <0xd6>;
			vdd-wlan-rfa1-supply = <0xd7>;
			vdd-wlan-rfa2-supply = <0xd8>;
			wlan-ant-switch-supply = <0xd9>;
			wlan-en-gpio = <0x90 0x40 0x0>;

			mhi_channels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				mhi_chan@0 {
					label = "LOOPBACK";
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x0>;
				};

				mhi_chan@1 {
					label = "LOOPBACK";
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x1>;
				};

				mhi_chan@20 {
					label = "IPCR";
					mhi,auto-start;
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x1>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x14>;
				};

				mhi_chan@21 {
					label = "IPCR";
					mhi,auto-queue;
					mhi,auto-start;
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x15>;
				};

				mhi_chan@4 {
					label = "DIAG";
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x4>;
				};

				mhi_chan@5 {
					label = "DIAG";
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x5>;
				};
			};

			mhi_devices {

				mhi_qrtr {
					mhi,chan = "IPCR";
					qcom,low-latency;
					qcom,net-id = <0x0>;
				};
			};

			mhi_events {

				mhi_event@0 {
					mhi,brstmode = <0x2>;
					mhi,data-type = <0x1>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x1>;
					mhi,num-elements = <0x20>;
					mhi,priority = <0x0>;
				};

				mhi_event@1 {
					mhi,brstmode = <0x2>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x2>;
					mhi,num-elements = <0x100>;
					mhi,priority = <0x1>;
				};

				mhi_event@2 {
					mhi,brstmode = <0x2>;
					mhi,data-type = <0x3>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x0>;
					mhi,num-elements = <0x20>;
					mhi,priority = <0x2>;
				};
			};
		};

		qcom,cpas-cdm0 {
			camss-supply = <0x2a1>;
			cdm-client-names = "ife3", "ife4", "dualife";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0>;
			clocks = <0x31 0x76 0x31 0xd>;
			compatible = "qcom,cam-cpas-cdm1_2";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x1>;
			label = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			reg-cam-base = <0x4d000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devfreq-icc";
			governor = "bw_hwmon";
			interconnects = <0x8e 0x2 0x8e 0x23e>;
			operating-points-v2 = <0x97>;
			phandle = <0x98>;
			qcom,active-only;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x3e5>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x98>;
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "bw_hwmon";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			operating-points-v2 = <0x99>;
			phandle = <0x9a>;
			qcom,active-only;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x3e6>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9a>;
			reg = <0x9091000 0x1000>;
			reg-names = "base";
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x1>;
			phandle = <0x9e>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu0-cpu-l3-tbl {
			phandle = <0x9f>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x62700 0x18085800 0x79e00 0x1dc13000 0xa8c00 0x249f0000 0xc4e00 0x2a57d800 0xf3c00 0x3010b000 0x122a00 0x3b826000 0x13a100 0x413b3800 0x164400 0x4a62f800 0x1a5e00 0x501bd000 0x1b8a00 0x55d4a800 0x1d0100 0x5a688800>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x8e 0x2 0x8e 0x23e>;
			operating-points-v2 = <0x97>;
			phandle = <0xa3>;
			qcom,active-only;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			operating-points-v2 = <0x99>;
			phandle = <0xa4>;
			qcom,active-only;
		};

		qcom,cpu1-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x2>;
			phandle = <0xa0>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu2-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x3>;
			phandle = <0xa1>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu3-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x4>;
			phandle = <0xa2>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "compute";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			operating-points-v2 = <0x99>;
			phandle = <0xad>;
			qcom,active-only;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			mboxes = <0x2d 0x0>;
			operating-points-v2 = <0x9d>;
			phandle = <0xb0>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x5>;
			phandle = <0xa5>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu4-cpu-l3-tbl {
			phandle = <0xa6>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc0300 0x249f0000 0x127500 0x3010b000 0x16da00 0x3b826000 0x19c800 0x4a62f800 0x1d0100 0x501bd000 0x216600 0x55d4a800 0x249f00 0x5a688800>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x8e 0x2 0x8e 0x23e>;
			operating-points-v2 = <0x97>;
			phandle = <0xab>;
			qcom,active-only;
		};

		qcom,cpu4-cpu-llcc-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x8e 0x2 0x8e 0x23e>;
			operating-points-v2 = <0x97>;
			phandle = <0xae>;
			qcom,active-only;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			operating-points-v2 = <0x99>;
			phandle = <0xac>;
			qcom,active-only;
		};

		qcom,cpu5-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x6>;
			phandle = <0xa7>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x7>;
			phandle = <0xa8>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu7-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc-ddr";
			governor = "mem_latency";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			operating-points-v2 = <0x99>;
			phandle = <0xaf>;
			qcom,active-only;
		};

		qcom,cpu7-cpu-ddr-qoslatfloor {
			compatible = "qcom,devfreq-qoslat";
			governor = "mem_latency";
			mboxes = <0x2d 0x0>;
			operating-points-v2 = <0x9d>;
			phandle = <0xb1>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			governor = "mem_latency";
			interconnects = <0x9b 0x0 0x9b 0x8>;
			phandle = <0xa9>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpu7-cpu-l3-latfloor {
			compatible = "qcom,devfreq-icc-l3";
			governor = "compute";
			interconnects = <0x9b 0x0 0x9b 0x9>;
			phandle = <0xaa>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x2>;
			clock-names = "xo", "alternate";
			clocks = <0x35 0x0 0x2e 0x27>;
			compatible = "qcom,cpufreq-hw-epss";
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			phandle = <0x3>;
			qcom,lut-row-size = <0x4>;
			qcom,skip-enable-check;
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2";

			qcom,cpu-hotplug {
				compatible = "qcom,cpu-hotplug";

				cpu0-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x4b>;
					qcom,cpu = <0xf>;
				};

				cpu1-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x4f>;
					qcom,cpu = <0x10>;
				};

				cpu2-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x53>;
					qcom,cpu = <0x11>;
				};

				cpu3-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x57>;
					qcom,cpu = <0x12>;
				};

				cpu4-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x5b>;
					qcom,cpu = <0x13>;
				};

				cpu5-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x61>;
					qcom,cpu = <0x14>;
				};

				cpu6-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x67>;
					qcom,cpu = <0x15>;
				};

				cpu7-hotplug {
					#cooling-cells = <0x2>;
					phandle = <0x6d>;
					qcom,cpu = <0x16>;
				};
			};

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x49>;
					qcom,cpu = <0xf>;
				};

				cpu1-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x4d>;
					qcom,cpu = <0x10>;
				};

				cpu2-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x51>;
					qcom,cpu = <0x11>;
				};

				cpu3-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x55>;
					qcom,cpu = <0x12>;
				};

				cpu4-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x59>;
					qcom,cpu = <0x13>;
				};

				cpu5-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x5f>;
					qcom,cpu = <0x14>;
				};

				cpu6-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x65>;
					qcom,cpu = <0x15>;
				};

				cpu7-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x6b>;
					qcom,cpu = <0x16>;
				};
			};

			qcom,cpu-voltage-cdev {
				compatible = "qcom,cc-cooling-devices";

				qcom,apc1-cluster {
					#cooling-cells = <0x2>;
					phandle = <0x7b>;
					qcom,cpus = <0x13 0x16>;
				};
			};

			qcom,limits-dcvs {
				compatible = "qcom,msm-hw-limits";
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				isens_vref_0p8-supply = <0x36>;
				isens_vref_1p8-supply = <0x37>;
			};
		};

		qcom,cpufreq-hw-debug@18591000 {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x3 0x0 0x3 0x1 0x3 0x2>;
			reg = <0x18591000 0x800>;
			reg-names = "domain-top";
		};

		qcom,csid-lite0 {
			camss-supply = <0x2a1>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x31 0x46 0x31 0x45 0x31 0xe 0x31 0x44 0x31 0x43 0x31 0x40 0x31 0x42>;
			compatible = "qcom,csid-lite580";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x1>;
			phandle = <0x55c>;
			reg = <0xacd9200 0x1000>;
			reg-cam-base = <0xd9200>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid-lite1 {
			camss-supply = <0x2a1>;
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x31 0x46 0x31 0x45 0x31 0xe 0x31 0x44 0x31 0x43 0x31 0x40 0x31 0x42>;
			compatible = "qcom,csid-lite580";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x167 0x1>;
			phandle = <0x55e>;
			reg = <0xacdb400 0x1000>;
			reg-cam-base = <0xdb400>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid0 {
			camss-supply = <0x2a1>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_0_areg", "ife_0_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x14257880 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x0 0x0 0x0>;
			clocks = <0x31 0x2d 0x31 0x2c 0x31 0xe 0x31 0x2b 0x31 0x2a 0x31 0x29 0x31 0x27 0x31 0x26 0x31 0x28>;
			compatible = "qcom,csid580";
			ife0-supply = <0x2bc>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x1>;
			phandle = <0x556>;
			reg = <0xacb5200 0x1000>;
			reg-cam-base = <0xb5200>;
			reg-names = "csid";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid1 {
			camss-supply = <0x2a1>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_1_areg", "ife_1_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x14257880 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x0 0x0 0x0>;
			clocks = <0x31 0x36 0x31 0x35 0x31 0xe 0x31 0x34 0x31 0x33 0x31 0x32 0x31 0x30 0x31 0x2f 0x31 0x31>;
			compatible = "qcom,csid580";
			ife1-supply = <0x2bd>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x1>;
			phandle = <0x558>;
			reg = <0xacc4200 0x1000>;
			reg-cam-base = <0xc4200>;
			reg-names = "csid";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid2 {
			camss-supply = <0x2a1>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_2_areg", "ife_2_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x14257880 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x0 0x0 0x0>;
			clocks = <0x31 0x3f 0x31 0x3e 0x31 0xe 0x31 0x3d 0x31 0x3c 0x31 0x3b 0x31 0x39 0x31 0x38 0x31 0x3a>;
			compatible = "qcom,csid580";
			ife2-supply = <0x2be>;
			interrupt-names = "csid";
			interrupts = <0x0 0x280 0x1>;
			phandle = <0x55a>;
			reg = <0xacf0200 0x1000>;
			reg-cam-base = <0xf0200>;
			reg-names = "csid";
			regulator-names = "camss", "ife2";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1b 0x31 0x10 0x31 0xf>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x1d>;
			csi-vdd-1p2-supply = <0x1e>;
			gdscr-supply = <0x2a1>;
			interrupt-names = "csiphy0";
			interrupts = <0x0 0x1dd 0x1>;
			phandle = <0x525>;
			reg = <0xac6a000 0x2000>;
			reg-cam-base = <0x6a000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x126ec0 0xd8cc0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1c 0x31 0x12 0x31 0x11>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x1d>;
			csi-vdd-1p2-supply = <0x1e>;
			gdscr-supply = <0x2a1>;
			interrupt-names = "csiphy1";
			interrupts = <0x0 0x1de 0x1>;
			phandle = <0x526>;
			reg = <0xac6c000 0x2000>;
			reg-cam-base = <0x6c000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x126ec0 0xd8cc0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy2 {
			cell-index = <0x2>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1d 0x31 0x14 0x31 0x13>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x1d>;
			csi-vdd-1p2-supply = <0x1e>;
			gdscr-supply = <0x2a1>;
			interrupt-names = "csiphy2";
			interrupts = <0x0 0x1df 0x1>;
			phandle = <0x527>;
			reg = <0xac6e000 0x2000>;
			reg-cam-base = <0x6e000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x126ec0 0xd8cc0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy3 {
			cell-index = <0x3>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1e 0x31 0x16 0x31 0x15>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x1d>;
			csi-vdd-1p2-supply = <0x1e>;
			gdscr-supply = <0x2a1>;
			interrupt-names = "csiphy3";
			interrupts = <0x0 0x1c0 0x1>;
			phandle = <0x528>;
			reg = <0xac70000 0x2000>;
			reg-cam-base = <0x70000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x126ec0 0xd8cc0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy4 {
			cell-index = <0x4>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1f 0x31 0x18 0x31 0x17>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x1d>;
			csi-vdd-1p2-supply = <0x1e>;
			gdscr-supply = <0x2a1>;
			interrupt-names = "csiphy4";
			interrupts = <0x0 0x7a 0x1>;
			phandle = <0x529>;
			reg = <0xac72000 0x2000>;
			reg-cam-base = <0x72000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x126ec0 0xd8cc0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi4phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy5 {
			cell-index = <0x5>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x20 0x31 0x1a 0x31 0x19>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x1d>;
			csi-vdd-1p2-supply = <0x1e>;
			gdscr-supply = <0x2a1>;
			interrupt-names = "csiphy5";
			interrupts = <0x0 0x59 0x1>;
			phandle = <0x52a>;
			reg = <0xac74000 0x2000>;
			reg-cam-base = <0x74000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0xd2f0 0x17890>;
			rgltr-max-voltage = <0x0 0x126ec0 0xd8cc0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			src-clock-name = "csi5phytimer_clk_src";
			status = "ok";
		};

		qcom,cvp@ab00000 {
			cache-slice-names = "cvp";
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			clocks = <0x2e 0xcd 0x2f 0xb 0x2f 0x7>;
			compatible = "qcom,msm-cvp", "qcom,lahaina-cvp";
			cvp,firmware-name = "evass";
			cvp-core-supply = <0x284>;
			cvp-supply = <0x283>;
			interrupts = <0x0 0xea 0x4>;
			memory-region = <0xc9>;
			pas-id = <0x1a>;
			phandle = <0x510>;
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0x0 0x1 0x1>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			qcom,reg-presets = <0xb0088 0x0>;
			reg = <0xab00000 0x100000>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			reset-power-status = <0x2 0x1>;
			resets = <0x2e 0x24 0x2f 0x5>;
			status = "ok";

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x21>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x200>;
			};

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x2>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x233>;
			};

			cvp_non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-cvp,context-bank";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2120 0x400>;
				label = "cvp_hlos";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_secure_nonpixel_cb {
				buffer-types = <0x741>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x28 0x2124 0x400>;
				label = "cvp_sec_nonpixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
			};

			cvp_secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x28 0x2123 0x400>;
				label = "cvp_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x285>;
			};
		};

		qcom,ddr-cdev {
			#cooling-cells = <0x2>;
			compatible = "qcom,ddr-cooling-device";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			phandle = <0x7d>;
			qcom,ddr-freq = <0x0 0x1a3ec0 0x1fd470 0x27a088 0x2cb168 0x3b3058 0x4ec028 0x5a7ff8 0x636938 0x79c3e0 0x7c2540 0x9f4188 0xba0518>;
		};

		qcom,dispcc@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "iface";
			clocks = <0x2e 0x1d>;
			compatible = "qcom,lahaina-dispcc", "syscon";
			phandle = <0x30>;
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x21>;
		};

		qcom,dp_display@ae90000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x30 0xc 0x35 0x0 0x2e 0xc3 0x30 0x12 0x30 0x15 0x30 0x1b 0x29f 0x5 0x30 0x17 0x30 0x1a 0x30 0x16>;
			compatible = "qcom,dp-display";
			interrupt-parent = <0x29a>;
			interrupts = <0xc 0x0>;
			phandle = <0x29f>;
			qcom,altmode-dev = <0x29d 0x0>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-aux-switch = <0x281>;
			qcom,dsc-continuous-pps;
			qcom,dsc-feature-enable;
			qcom,ext-disp = <0x29c>;
			qcom,fec-feature-enable;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,phy-version = <0x420>;
			qcom,pll-revision = "5nm-v1";
			qcom,widebus-enable;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x94 0xaf03000 0x8>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			usb-controller = <0x29e>;
			usb-phy = <0xef>;
			vdd_mx-supply = <0x19>;
			vdda-0p9-supply = <0xf1>;
			vdda-1p2-supply = <0x1e>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x54c4>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};

			qcom,pll-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-name = "vdd_mx";
					reg = <0x0>;
				};
			};
		};

		qcom,evass@abb0000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xc9>;
			qcom,firmware-name = "evass";
			qcom,pas-id = <0x1a>;
			reg = <0xabb0000 0x2000>;
			status = "ok";
		};

		qcom,gcc@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,lahaina-gcc", "syscon";
			phandle = <0x2e>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1f>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			phandle = <0xeb>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0x10f004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
		};

		qcom,gdsc@110004 {
			compatible = "qcom,gdsc";
			phandle = <0xf3>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0x110004 0x4>;
			regulator-name = "gcc_usb30_sec_gdsc";
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1f>;
			phandle = <0x28c>;
			qcom,collapse-vote = <0x39 0x0>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x16b004 0x4>;
			regulator-name = "gcc_pcie_0_gdsc";
		};

		qcom,gdsc@175004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1f>;
			phandle = <0x3bd>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0x175004 0x4>;
			regulator-name = "gcc_ufs_card_gdsc";
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1f>;
			phandle = <0x3be>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0x177004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			phandle = <0xe6>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d050 0x4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			phandle = <0xe8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d054 0x4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			phandle = <0xe7>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d058 0x4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
		};

		qcom,gdsc@17d06c {
			compatible = "qcom,gdsc";
			phandle = <0xe9>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d06c 0x4>;
			regulator-name = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1f>;
			phandle = <0x293>;
			qcom,collapse-vote = <0x39 0x1>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x18d004 0x4>;
			regulator-name = "gcc_pcie_1_gdsc";
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			domain-addr = <0x3b>;
			parent-supply = <0x3d>;
			phandle = <0x298>;
			qcom,gds-timeout = <0x1f4>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			reg = <0x3d9100c 0x4>;
			regulator-name = "gpu_cc_gx_gdsc";
			sw-reset = <0x3c>;
			vdd_parent-supply = <0x3d>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x3a>;
			parent-supply = <0x1f>;
			phandle = <0xe5>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x3d9106c 0x4>;
			regulator-name = "gpu_cc_cx_gdsc";
		};

		qcom,gdsc@abf0bf8 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0xcb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0xc3>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xabf0bf8 0x4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@abf0c98 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0xcb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x283>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xabf0c98 0x4>;
			regulator-name = "video_cc_mvs1c_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@abf0d18 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0xcb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x282>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xabf0d18 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@abf0d98 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0xcb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x284>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xabf0d98 0x4>;
			regulator-name = "video_cc_mvs1_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad07004 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2bf>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad07004 0x4>;
			regulator-name = "cam_cc_bps_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad08004 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2a0>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad08004 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad09004 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x3bc>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xad09004 0x4>;
			regulator-name = "cam_cc_sbi_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad0a004 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2bc>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xad0a004 0x4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad0b004 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2bd>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xad0b004 0x4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad0b070 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2be>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xad0b070 0x4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@ad0c120 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x15>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2a1>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xad0c120 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,gdsc@af03000 {
			clock-names = "ahb_clk";
			clocks = <0x2e 0x1d>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x38>;
			proxy-supply = <0x38>;
			qcom,gds-timeout = <0x1f4>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf03000 0x4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			vdd_parent-supply = <0x21>;
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupt-parent = <0x2a>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x2a 0x3 0x0>;
				phandle = <0xb2>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb3 0xb5>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x5 0xc00 0x3>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};
			};

			cdsp {
				interrupt-parent = <0x2a>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				mbox-names = "dsps_smem";
				mboxes = <0x2a 0x6 0x0>;
				phandle = <0x3fc>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x3fd>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			dsps {
				interrupt-parent = <0x2a>;
				interrupts = <0x4 0x0 0x1>;
				label = "slpi";
				mbox-names = "dsps_smem";
				mboxes = <0x2a 0x4 0x0>;
				phandle = <0xb3>;
				qcom,glink-label = "dsps";
				qcom,remote-pid = <0x3>;
				transport = "smem";

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb2 0xb5>;
				};

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
					qcom,net-id = <0x2>;
				};
			};

			modem {
				interrupt-parent = <0x2a>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x2a 0x2 0x0>;
				phandle = <0xb5>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb2 0xb3 0xb4>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};
			};

			spss {
				interrupt-parent = <0x2a>;
				interrupts = <0x10 0x0 0x4>;
				label = "spss";
				mbox-names = "spss_spss";
				mboxes = <0x2a 0x10 0x0>;
				phandle = <0xb4>;
				qcom,glink-label = "spss";
				qcom,remote-pid = <0x8>;
				reg = <0x1885008 0x8 0x1885010 0x4>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
				transport = "spss";

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb5>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gmu@3d69000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk", "apb_pclk";
			clocks = <0x32 0x4 0x32 0xa 0x2e 0x1b 0x2e 0x2f 0x32 0x0 0x32 0x14 0x2b 0x0>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			iommus = <0xea 0x5 0x400>;
			mbox-names = "aop";
			mboxes = <0x2d 0x0>;
			phandle = <0x51b>;
			qcom,iommu-dma = "disabled";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x298>;
			vddcx-supply = <0xe5>;
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x24c 0x4 0x0 0x24d 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4 0x0 0x256 0x4 0x0 0x257 0x4>;
			iommus = <0x28 0x5f6 0x0>;
			phandle = <0x21d>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xff>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@900000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			iommus = <0x28 0x5b6 0x0>;
			phandle = <0x1d6>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x7e>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,le-vm;
			qcom,max-num-gpii = <0xc>;
			qcom,static-gpii-mask = <0x1>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			iommus = <0x28 0x56 0x0>;
			phandle = <0x1f8>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0xff>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpucc@3d90000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,lahaina-gpucc", "syscon";
			phandle = <0x32>;
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1f>;
			vdd_mx-supply = <0x19>;
		};

		qcom,guestvm_loader {
			compatible = "qcom,guestvm-loader";
			image_to_be_loaded = "trustedvm";
			qcom,reserved-cpus = <0x4 0x5>;
			qcom,unisolate-timeout-ms = <0x1f40>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			phandle = <0x410>;
			status = "ok";
		};

		qcom,ife-cdm0 {
			camss-supply = <0x2a1>;
			cdm-client-names = "ife0";
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x31 0x26 0x31 0x27 0x31 0x29 0x31 0x28 0x31 0xd>;
			compatible = "qcom,cam-ife-cdm1_2";
			ife0-supply = <0x2bc>;
			interrupt-names = "ife-cdm0";
			interrupts = <0x0 0x1c8 0x1>;
			label = "ife-cdm";
			reg = <0xacb4200 0x1000>;
			reg-cam-base = <0xb4200>;
			reg-names = "ife-cdm0";
			regulator-names = "camss", "ife0";
			status = "ok";
		};

		qcom,ife-cdm1 {
			camss-supply = <0x2a1>;
			cdm-client-names = "ife1";
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x31 0x2f 0x31 0x30 0x31 0x32 0x31 0x31 0x31 0xd>;
			compatible = "qcom,cam-ife-cdm1_2";
			ife1-supply = <0x2bd>;
			interrupt-names = "ife-cdm1";
			interrupts = <0x0 0x11f 0x1>;
			label = "ife-cdm";
			reg = <0xacc3200 0x1000>;
			reg-cam-base = <0xc3200>;
			reg-names = "ife-cdm1";
			regulator-names = "camss", "ife1";
			status = "ok";
		};

		qcom,ife-cdm2 {
			camss-supply = <0x2a1>;
			cdm-client-names = "ife2";
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk", "ife_axi_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x31 0x38 0x31 0x39 0x31 0x3b 0x31 0x3a 0x31 0xd>;
			compatible = "qcom,cam-ife-cdm1_2";
			ife2-supply = <0x2be>;
			interrupt-names = "ife-cdm2";
			interrupts = <0x0 0x282 0x1>;
			label = "ife-cdm";
			reg = <0xacef200 0x1000>;
			reg-cam-base = <0xef200>;
			reg-names = "ife-cdm2";
			regulator-names = "camss", "ife2";
			status = "ok";
		};

		qcom,ife-lite0 {
			cam_hw_pid = <0x7>;
			camss-supply = <0x2a1>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x31 0x40 0x31 0x41 0x31 0x43 0x31 0x42>;
			compatible = "qcom,vfe-lite580";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x1>;
			phandle = <0x55d>;
			reg = <0xacd9000 0x2200>;
			reg-cam-base = <0xd9000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,ife-lite1 {
			cam_hw_pid = <0x15>;
			camss-supply = <0x2a1>;
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x31 0x40 0x31 0x41 0x31 0x43 0x31 0x42>;
			compatible = "qcom,vfe-lite580";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x168 0x1>;
			phandle = <0x55f>;
			reg = <0xacdb200 0x2200>;
			reg-cam-base = <0xdb200>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,ife0 {
			cam_hw_pid = <0x1c 0x4 0x10 0x8>;
			camss-supply = <0x2a1>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x0 0x14257880 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x2aea5400 0x0 0x0 0x0 0x0 0x2aea5400 0x0 0x0>;
			clock-rates-option = <0x2aea5400>;
			clocks = <0x31 0x26 0x31 0x27 0x31 0x2a 0x31 0x29 0x31 0x28>;
			clocks-option = <0x31 0x2e>;
			compatible = "qcom,vfe580";
			ife0-supply = <0x2bc>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x1>;
			phandle = <0x557>;
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xb4000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife1 {
			cam_hw_pid = <0x1d 0x5 0x11 0x9>;
			camss-supply = <0x2a1>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x0 0x14257880 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x2aea5400 0x0 0x0 0x0 0x0 0x2aea5400 0x0 0x0>;
			clock-rates-option = <0x2aea5400>;
			clocks = <0x31 0x2f 0x31 0x30 0x31 0x33 0x31 0x32 0x31 0x31>;
			clocks-option = <0x31 0x37>;
			compatible = "qcom,vfe580";
			ife1-supply = <0x2bd>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x1>;
			phandle = <0x559>;
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xc3000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife2 {
			cam_hw_pid = <0x17 0x6 0x14 0xa>;
			camss-supply = <0x2a1>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_2_ahb", "ife_2_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-rates = <0x0 0x0 0x14257880 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x2aea5400 0x0 0x0 0x0 0x0 0x2aea5400 0x0 0x0>;
			clocks = <0x31 0x38 0x31 0x39 0x31 0x3c 0x31 0x3b 0x31 0x3a>;
			compatible = "qcom,vfe580";
			ife2-supply = <0x2be>;
			interrupt-names = "ife";
			interrupts = <0x0 0x281 0x1>;
			phandle = <0x55b>;
			reg = <0xacef000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xef000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife2";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0xe4>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x800>;
			};

			qcom,ion-heap@13 {
				memory-region = <0xe1>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x4000>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0x8000>;

				cdsp {
					memory-region = <0xe0>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@19 {
				memory-region = <0xe3>;
				qcom,ion-heap-type = "DMA";
				reg = <0x2>;
			};

			qcom,ion-heap@22 {
				memory-region = <0xdf>;
				phandle = <0x41f>;
				qcom,ion-heap-type = "DMA";
				reg = <0x10>;
			};

			qcom,ion-heap@25 {
				phandle = <0x41e>;
				qcom,ion-heap-type = "MSM_SYSTEM";
				reg = <0x2000000>;
			};

			qcom,ion-heap@26 {
				memory-region = <0xe2>;
				qcom,ion-heap-type = "DMA";
				reg = <0x40>;
			};

			qcom,ion-heap@27 {
				memory-region = <0xcf>;
				qcom,ion-heap-type = "DMA";
				reg = <0x80>;
			};

			qcom,ion-heap@9 {
				phandle = <0x420>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x400>;
			};
		};

		qcom,ipa@1e00000 {
			clock-names = "core_clk";
			clocks = <0x35 0x16>;
			compatible = "qcom,ipa";
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			interconnects = <0x89 0x26 0x8e 0x23e 0x8a 0x3 0x8a 0x200 0x8e 0x2 0x8f 0x212>;
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			mboxes = <0x2d 0x0>;
			phandle = <0x3ff>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,gsi_wdi_db_polling;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0xa>;
			qcom,ipa-holb-monitor-poll-period = <0x5>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x13>;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-wdi3-over-gsi;
			qcom,lan-rx-napi;
			qcom,lan-rx-ring-size = <0xe0>;
			qcom,mhi-event-ring-id-limits = <0x9 0xb>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,nominal = <0x1312d0 0x249f00 0x1312d0 0x5eec00 0x0 0x61a80>;
			qcom,platform-type = <0x1>;
			qcom,rmnet-ctl-enable;
			qcom,scaling-exceptions = "wdi", "100", "600", "1200";
			qcom,smmu-fast-map;
			qcom,svs = <0x98968 0x124f80 0x98968 0x2ee000 0x0 0x249f0>;
			qcom,svs2 = <0x249f0 0x927c0 0x249f0 0x1b86e0 0x0 0x12110>;
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,turbo = <0x1e8480 0x3567e0 0x1e8480 0x6e2800 0x0 0x61a80>;
			qcom,tx-napi;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-use-skb-page;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base", "gsi-base";
			status = "disabled";

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				dma-coherent;
				iommus = <0x28 0x5c3 0x0>;
				phandle = <0x403>;
				qcom,iommu-group;
				qcom,shared-cb;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				dma-coherent;
				iommus = <0x28 0x5c0 0x0>;
				phandle = <0x400>;
				qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,ipa-q6-smem-size = <0x9000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x28 0x5c2 0x0>;
				phandle = <0x402>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				dma-coherent;
				iommus = <0x28 0x5c1 0x0>;
				phandle = <0x401>;
				qcom,iommu-dma = "atomic";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0xc8 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0xc7 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xc6>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,ipcc@408000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			phandle = <0x2a>;
			reg = <0x408000 0x1000>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1ad27480 0x0 0x0 0x0 0x0 0x1f4add40 0x0 0x0 0x0 0x0 0x29b92700 0x0 0x0 0x0 0x0 0x29b92700 0x0>;
			clocks = <0x31 0x47 0x31 0x48 0x31 0x49 0x31 0x4b 0x31 0x4a>;
			compatible = "qcom,cam-ipe";
			ipe0-vdd-supply = <0x2a0>;
			phandle = <0x563>;
			reg = <0xac9a000 0x12000>;
			reg-cam-base = <0x9a000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
		};

		qcom,jpegdma {
			cam_hw_pid = <0x18 0x1b>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			camss-vdd-supply = <0x2a1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x31 0x4d 0x31 0x4c>;
			compatible = "qcom,cam_jpeg_dma";
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x1>;
			phandle = <0x566>;
			reg = <0xac57000 0x4000>;
			reg-cam-base = <0x57000>;
			reg-names = "jpegdma_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc {
			cam_hw_pid = <0x19 0x1a>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			camss-vdd-supply = <0x2a1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x31 0x4d 0x31 0x4c>;
			compatible = "qcom,cam_jpeg_enc";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x1>;
			phandle = <0x565>;
			reg = <0xac53000 0x4000>;
			reg-cam-base = <0x53000>;
			reg-names = "jpege_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@3d00000 {
			#cooling-cells = <0x2>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_cx_gmu", "gpu_cc_hlos1_vote_gpu_smmu", "gpu_cc_hub_aon", "gpu_cc_hub_cx_int", "apb_pclk";
			clocks = <0x2e 0x2f 0x2e 0x30 0x32 0x0 0x32 0x4 0x32 0x10 0x32 0x12 0x32 0x14 0x2b 0x0>;
			compatible = "qcom,kgsl-3d0";
			interconnect-names = "gpu_icc_path", "l3_path";
			interconnects = <0x8e 0x17 0x8a 0x200 0x9b 0x0 0x9b 0x9>;
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x4>;
			nvmem-cell-names = "speed_bin";
			nvmem-cells = <0x297>;
			phandle = <0x71>;
			qcom,bus-table-cnoc = <0x0 0x64>;
			qcom,bus-table-ddr7 = <0x0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7cb163 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,chipid = <0x6060000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,highest-bank-bit = <0x10>;
			qcom,initial-pwrlevel = <0x5>;
			qcom,min-access-length = <0x20>;
			qcom,no-nap;
			qcom,tzone-names = "gpuss-0-usr", "gpuss-1-usr";
			qcom,ubwc-mode = <0x4>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000 0x634000 0x1000 0x636000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "qdss_gfx", "rdpm_cx", "rdpm_mx";
			status = "ok";

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
					reg = <0x3>;
				};

				qcom,gpu-mempool@4 {
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
					reg = <0x4>;
				};

				qcom,gpu-mempool@5 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x5>;
				};
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					qcom,bus-freq-ddr7 = <0xb>;
					qcom,bus-freq-ddr8 = <0xb>;
					qcom,bus-max-ddr7 = <0xb>;
					qcom,bus-max-ddr8 = <0xb>;
					qcom,bus-min-ddr7 = <0xb>;
					qcom,bus-min-ddr8 = <0xb>;
					qcom,gpu-freq = <0x2a51bd80>;
					qcom,level = <0x140>;
					reg = <0x0>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,bus-freq-ddr7 = <0xb>;
					qcom,bus-freq-ddr8 = <0xa>;
					qcom,bus-max-ddr7 = <0xb>;
					qcom,bus-max-ddr8 = <0xb>;
					qcom,bus-min-ddr7 = <0xb>;
					qcom,bus-min-ddr8 = <0xa>;
					qcom,gpu-freq = <0x284af100>;
					qcom,level = <0x100>;
					reg = <0x1>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,bus-freq-ddr7 = <0x8>;
					qcom,bus-freq-ddr8 = <0x7>;
					qcom,bus-max-ddr7 = <0xb>;
					qcom,bus-max-ddr8 = <0xb>;
					qcom,bus-min-ddr7 = <0x7>;
					qcom,bus-min-ddr8 = <0x7>;
					qcom,gpu-freq = "$=X";
					qcom,level = <0xe0>;
					reg = <0x2>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,bus-freq-ddr7 = <0x8>;
					qcom,bus-freq-ddr8 = <0x7>;
					qcom,bus-max-ddr7 = <0xa>;
					qcom,bus-max-ddr8 = <0x9>;
					qcom,bus-min-ddr7 = <0x7>;
					qcom,bus-min-ddr8 = <0x7>;
					qcom,gpu-freq = <0x202fbf00>;
					qcom,level = <0xc0>;
					reg = <0x3>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,bus-freq-ddr7 = <0x8>;
					qcom,bus-freq-ddr8 = <0x7>;
					qcom,bus-max-ddr7 = <0xa>;
					qcom,bus-max-ddr8 = <0x9>;
					qcom,bus-min-ddr7 = <0x6>;
					qcom,bus-min-ddr8 = <0x6>;
					qcom,gpu-freq = <0x1a67a4c0>;
					qcom,level = <0x80>;
					reg = <0x4>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,bus-freq-ddr7 = <0x2>;
					qcom,bus-freq-ddr8 = <0x2>;
					qcom,bus-max-ddr7 = <0x9>;
					qcom,bus-max-ddr8 = <0x8>;
					qcom,bus-min-ddr7 = <0x2>;
					qcom,bus-min-ddr8 = <0x2>;
					qcom,gpu-freq = <0x12c684c0>;
					qcom,level = <0x40>;
					reg = <0x5>;
				};
			};

			qcom,l3-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					qcom,l3-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,l3-pwrlevel@1 {
					qcom,l3-freq = <0x249f0000>;
					reg = <0x1>;
				};

				qcom,l3-pwrlevel@2 {
					qcom,l3-freq = <0x5a688800>;
					reg = <0x2>;
				};
			};
		};

		qcom,kgsl-ddr-qos {
			compatible = "qcom,devfreq-qoslat";
			governor = "powersave";
			mboxes = <0x2d 0x0>;
			operating-points-v2 = <0x9d>;
			phandle = <0x516>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x296>;
			phandle = <0x515>;
			qcom,firmware-name = "a660_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x517>;
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <0xe5>;

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xea 0x1 0x400>;
				phandle = <0x519>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xea 0x2 0x400>;
				phandle = <0x51a>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xea 0x0 0x400>;
				phandle = <0x518>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lpass@17300000 {
			clock-names = "xo";
			clocks = <0x35 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x29 0x6 0x4 0xbd 0x0 0x0 0xbd 0x2 0x0 0xbd 0x1 0x0 0xbd 0x3 0x0>;
			mbox-names = "adsp-pil";
			mboxes = <0x2d 0x0>;
			memory-region = <0xbc>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x5>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0xbe 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_mx-uV-uA = <0x180 0x0>;
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0xba>;
			vdd_mx-supply = <0xbb>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					arm,psci-suspend-param = <0x10>;
					compatible = "arm,idle-state";
					entry-latency-us = <0x30>;
					exit-latency-us = <0x33>;
					idle-state-name = "l3-wfi";
					min-residency-us = <0x63>;
					phandle = <0x4a1>;
					qcom,psci-mode = <0x1>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					arm,psci-suspend-param = <0x40>;
					compatible = "arm,idle-state";
					entry-latency-us = <0xac0>;
					exit-latency-us = <0xbe8>;
					idle-state-name = "l3-pc";
					min-residency-us = <0x17e6>;
					phandle = <0x4a2>;
					qcom,is-reset;
					qcom,min-child-idx = <0x1>;
					qcom,psci-mode = <0x4>;
					reg = <0x1>;
				};

				qcom,pm-cluster-level@2 {
					arm,psci-suspend-param = <0xc340>;
					compatible = "arm,idle-state";
					entry-latency-us = <0xcbf>;
					exit-latency-us = <0x19a2>;
					idle-state-name = "llcc-off";
					min-residency-us = <0x2703>;
					phandle = <0x4a3>;
					qcom,is-reset;
					qcom,min-child-idx = <0x1>;
					qcom,notify-rpm;
					qcom,psci-mode = <0xc34>;
					reg = <0x2>;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0xf 0x10 0x11 0x12>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					reg = <0x0>;

					qcom,pm-cpu-level@0 {
						arm,psci-suspend-param = <0x1>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x39>;
						exit-latency-us = <0x2b>;
						idle-state-name = "wfi";
						min-residency-us = <0x64>;
						phandle = <0x4a4>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						arm,psci-suspend-param = <0x40000004>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x168>;
						exit-latency-us = <0x213>;
						idle-state-name = "rail-pc";
						local-timer-stop;
						min-residency-us = <0xf5e>;
						phandle = <0x4>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x13 0x14 0x15 0x16>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					reg = <0x1>;

					qcom,pm-cpu-level@2 {
						arm,psci-suspend-param = <0x1>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x39>;
						exit-latency-us = <0x2b>;
						idle-state-name = "wfi";
						min-residency-us = <0x53>;
						phandle = <0x4a5>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x2>;
					};

					qcom,pm-cpu-level@3 {
						arm,psci-suspend-param = <0x40000004>;
						compatible = "arm,idle-state";
						entry-latency-us = <0x2be>;
						exit-latency-us = <0x425>;
						idle-state-name = "rail-pc";
						local-timer-stop;
						min-residency-us = <0x1188>;
						phandle = <0xa>;
						qcom,is-reset;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x3>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x30 0x2 0x30 0x3 0x30 0x5 0x30 0x2c 0x30 0x2d 0x30 0x24>;
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x29a>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x51c>;
			refgen-supply = <0xde>;
			reg = <0xae94000 0x400 0xaf08000 0x4 0xae36000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x1e>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x30 0x6 0x30 0x7 0x30 0x9 0x30 0x2e 0x30 0x2f 0x30 0x26>;
			compatible = "qcom,dsi-ctrl-hw-v2.5";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x29a>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x51d>;
			refgen-supply = <0xde>;
			reg = <0xae96000 0x400 0xaf08000 0x4 0xae37000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x1e>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x209e>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-0";
			memory-region = <0x29b>;
			phandle = <0x51e>;
			pll-label = "dsi_pll_5nm";
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0x800 0xae94900 0x27c 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x1d>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-1";
			phandle = <0x51f>;
			pll-label = "dsi_pll_5nm";
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae96400 0x800 0xae96900 0x27c 0xaf03000 0x8 0xae96200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x1d>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#interrupt-cells = <0x1>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00 0x124f800>;
			clocks = <0x2e 0x1d 0x2e 0x1e 0x2e 0x1f 0x30 0x0 0x30 0x28 0x30 0x34 0x30 0x2a 0x30 0x30>;
			compatible = "qcom,sde-kms";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-reg-bus";
			interconnects = <0xc4 0x27 0x8a 0x200 0xc4 0x28 0x8a 0x200 0x8e 0x2 0x8f 0x20e>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			mmcx-supply = <0x21>;
			phandle = <0x29a>;
			qcom,pmic-arb = <0x299>;
			qcom,pmic-arb-address = <0x3f800 0x3f900 0x3fa00>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none", "none";
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-ctl-size = <0x1e8>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x0 0x0 0xffff 0xffff 0x3ffff 0x3ffff 0x0 0x0 0x3ffff 0x3ffff>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-linewidth = <0x800>;
			qcom,sde-dsc-native422-supp = <0x0 0x0 0x1 0x1>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dsc-pair-mask = <0x2 0x1 0x4 0x3>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x8 0x3 0x7 0x2>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-tear-irq-off = <0x0 0x36800 0x37800 0x0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-len = <0x494>;
			qcom,sde-macrotile-mode = <0x1>;
			qcom,sde-max-bw-high-kbps = <0xec82e0>;
			qcom,sde-max-bw-low-kbps = <0xb40dc0>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260 0x3b8260>;
			qcom,sde-max-trusted-vm-displays = <0x1>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb", "cwb", "cwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-mask-performance = <0xf>;
			qcom,sde-qos-lut-cwb = <0x66666541 0x0 0x66666541 0x0>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0 0x0>;
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12110 0x0 0x24220 0x0 0x40b28>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-id = <0x0 0x1>;
			qcom,sde-reg-dma-off = <0x0 0x400>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut = <0xfff0 0xff00 0xffff 0x3ff 0xff00 0xff00 0xfe00 0xfe00 0xffff 0x3ff 0xfe00 0xfe00>;
			qcom,sde-secure-sid-mask = <0x4000821>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2bc 0x0 0x2c4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-clk-status = <0x2b0 0x0 0x2b8 0x0 0x2c0 0x0 0x2c8 0x0 0x2b0 0xc 0x2b8 0xc 0x2c8 0xc 0x2c8 0xe>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x6 0x7 0x8 0x1 0x2 0x3 0x4>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x3>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-vdc-ctl-size = <0x10>;
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-vdc-size = <0x10>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "mmcx";
					reg = <0x0>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-csc-off = <0x200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};

				dgm@1 {
					qcom,sde-dma-csc-off = <0x1200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-gamut = <0x1d00 0x60001>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};
		};

		qcom,memlat-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x3e8>;
			qcom,cpulist = <0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3e9>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x9f>;
				qcom,cpulist = <0xf>;
				qcom,target-dev = <0x9e>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ed>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xa8c00 0x11e1 0x164400 0x1bc6 0x1d0100 0x23c3>;
				qcom,cpulist = <0xf 0x10 0x11 0x12>;
				qcom,target-dev = <0xa3>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ee>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0xf 0x10 0x11 0x12>;
				qcom,target-dev = <0xa4>;

				ddr4-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xa8c00 0x6b8 0x122a00 0x826 0x164400 0xb71 0x1d0100 0xf27>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xa8c00 0x6b8 0x122a00 0x826 0x164400 0xb71 0x1d0100 0x172b>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu1-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ea>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x9f>;
				qcom,cpulist = <0x10>;
				qcom,target-dev = <0xa0>;
			};

			qcom,cpu2-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3eb>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x9f>;
				qcom,cpulist = <0x11>;
				qcom,target-dev = <0xa1>;
			};

			qcom,cpu3-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ec>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x9f>;
				qcom,cpulist = <0x12>;
				qcom,target-dev = <0xa2>;
			};

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x3f6>;
				qcom,cpulist = <0x13 0x14 0x15 0x16>;
				qcom,target-dev = <0xad>;

				ddr4-map {
					qcom,core-dev-table = <0x1b8a00 0x2fa 0x249f00 0xf27>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x1b8a00 0x2fa 0x249f00 0x172b>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu4-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3ef>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa6>;
				qcom,cpulist = <0x13>;
				qcom,target-dev = <0xa5>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f4>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xa4100 0x11e1 0xf8700 0x1bc6 0x13ec00 0x23c3 0x1b8a00 0x300a 0x232800 0x379c 0x249f00 0x3b9a>;
				qcom,cpulist = <0x13 0x14 0x15 0x16>;
				qcom,target-dev = <0xab>;
			};

			qcom,cpu4-llcc-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x3f7>;
				qcom,core-dev-table = <0x1b8a00 0x8f0 0x249f00 0x23c3>;
				qcom,cpulist = <0x13 0x14 0x15 0x16>;
				qcom,target-dev = <0xae>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f5>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x13 0x14 0x15 0x16>;
				qcom,target-dev = <0xac>;

				ddr4-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xa4100 0x6b8 0xdc500 0x826 0xf8700 0xb71 0x13ec00 0xf27 0x185100 0x1429 0x1b8a00 0x172b 0x216600 0x1973 0x249f00 0x1fc8>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xa4100 0x6b8 0xdc500 0x826 0xf8700 0xb71 0x1b8a00 0x172b 0x232800 0x1f2c 0x249f00 0x2f9f>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu4-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f9>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x493e0 0x1 0x2dc6c0 0x2>;
				qcom,cpulist = <0x13 0x14 0x15 0x16>;
				qcom,target-dev = <0xb0>;
			};

			qcom,cpu5-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f0>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa6>;
				qcom,cpulist = <0x14>;
				qcom,target-dev = <0xa7>;
			};

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f1>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa6>;
				qcom,cpulist = <0x15>;
				qcom,target-dev = <0xa8>;
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f2>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xa6>;
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0xa9>;
			};

			qcom,cpu7-l3-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x3f3>;
				qcom,core-dev-table = <0x1e7800 0x11e1a300 0x249f00 0x5a688800>;
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0xaa>;
			};

			qcom,cpu7-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3f8>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0xaf>;

				ddr4-map {
					qcom,core-dev-table = <0x232800 0x2fa 0x249f00 0x1fc8>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x232800 0x2fa 0x249f00 0x2f9f>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu7-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x3fa>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x1e7800 0x1 0x249f00 0x2>;
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0xb1>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				memory-region = <0x2c>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x4ec>;
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x96>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x4de>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x28 0x1801 0x0>;
				phandle = <0x4df>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,q6core-audio {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "qcom,q6core-audio";
				phandle = <0x4e0>;

				bolero-cdc {
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x230 0x0 0x231 0x0>;
					compatible = "qcom,bolero-codec";
					phandle = <0x4e2>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					rx-macro@3200000 {
						phandle = <0x4e6>;

						rx_swr_master {
							phandle = <0x4e7>;
						};
					};

					tx-macro@3220000 {
						phandle = <0x4e4>;

						tx_swr_master {
							phandle = <0x4e5>;
						};
					};

					va-macro@3370000 {
						phandle = <0x4e3>;
					};

					wsa-macro@3240000 {
						phandle = <0x4e8>;

						wsa_swr_master {
							phandle = <0x4e9>;
						};
					};
				};

				lpi_pinctrl@33c0000 {
					#gpio-cells = <0x2>;
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x230 0x0 0x231 0x0>;
					compatible = "qcom,lpi-pinctrl";
					gpio-controller;
					phandle = <0x4e1>;
					qcom,gpios-count = <0xf>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x10 0x12 0x0 0x0 0x6>;
					qcom,slew-reg = <0x355a000 0x0>;
					reg = <0x33c0000 0x0>;
				};

				sound {
					asoc-cpu = <0x23f 0x240 0x241 0x242 0x243 0x244 0x245 0x246 0x247 0x248 0x249 0x24a 0x24b 0x24c 0x24d 0x24e 0x24f 0x250 0x251 0x252 0x253 0x254 0x255 0x256 0x257 0x258 0x259 0x25a 0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.242", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36898", "msm-dai-q6-tdm.36899", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					asoc-platform = <0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x231 0x0>;
					compatible = "qcom,lahaina-asoc-snd";
					fsa4480-i2c-handle = <0x281>;
					phandle = <0x4ea>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,ext-disp-audio-rx = <0x0>;
					qcom,mi2s-audio-intf = <0x1>;
					qcom,tdm-audio-intf = <0x1>;
					qcom,wcn-bt = <0x0>;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x231>;
					qcom,codec-ext-clk-src = <0xb>;
				};

				vote_lpass_core_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x230>;
					qcom,codec-ext-clk-src = <0x9>;
				};
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x23d>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x238>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x4d8>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x272>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x274>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x276>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x278>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27e>;
				qcom,msm-cdc-dma-data-align = <0x1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x273>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x275>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x277>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x279>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x26f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x270>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x271>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x26a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x26b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x26c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x26d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x26e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4d7>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x241>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x244>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x245>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x242>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x246>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x243>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x24f>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x250>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x255>;
				qcom,msm-dai-q6-dev-id = <0xf2>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x24d>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x24e>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4da>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4db>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x254>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x253>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x251>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x252>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4dc>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4dd>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x256>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x257>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x25a>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x25b>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4d9>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x258>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x259>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x280>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x23f>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x240>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x4d4>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x50b>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x50c>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x50d>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x50e>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-hsif0-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4ff>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9170>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9070>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif0-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x500>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9070>;
			};
		};

		qcom,msm-dai-tdm-hsif0-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x501>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x916f>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9071>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif0-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x502>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9071>;
			};
		};

		qcom,msm-dai-tdm-hsif1-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x503>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9180>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9080>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif1-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x504>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9080>;
			};
		};

		qcom,msm-dai-tdm-hsif1-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x505>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9181>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9081>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif1-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x506>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9081>;
			};
		};

		qcom,msm-dai-tdm-hsif2-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x507>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9190>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9090>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif2-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x508>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9090>;
			};
		};

		qcom,msm-dai-tdm-hsif2-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x509>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9191>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9091>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-hsif2-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x50a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9091>;
			};
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4ed>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000 0x9002>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x0>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};

			qcom,msm-dai-q6-tdm-pri-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x4ee>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9002>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4ef>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001 0x9003>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x0>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};

			qcom,msm-dai-q6-tdm-pri-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x4f0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9003>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f5>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x264>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f6>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x265>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f7>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x266>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f8>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x267>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f1>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f2>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x25f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f9>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x268>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4fa>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x269>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-sep-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4fb>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9160>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9060>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sep-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x4fc>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9060>;
			};
		};

		qcom,msm-dai-tdm-sep-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4fd>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9161>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9061>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sep-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x4fe>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9061>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f3>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020 0x9022>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x0>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x260>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x262>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9022>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4f4>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021 0x9023>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x0>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x261>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x263>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9023>;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x29>;
			interrupts = <0xb 0x4>;
			phandle = <0xec>;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x29c>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x520>;
			};
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x4eb>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			display_config_offset@ba4 {
				compatible = "qcom,msm-imem-display_config_offset";
				reg = <0xba4 0x10>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x23b>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x232>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x23a>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x23e>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x4d6>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x239>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x237>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x4d5>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x233>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x23c>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x236>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x247>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x24a>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x24b>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x248>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x24c>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			phandle = <0x40c>;
			qcom,firmware-name = "slpi";
			status = "ok";
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4d3>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x249>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x4d2>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x234>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x235>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x3e3>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x0 0x1 0x2 0x3>;
			qcom,rpc-latency-us = <0xeb>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2161 0x400 0x28 0x1181 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x1803 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x1804 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x1805 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x541 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x542 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x543 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x4>;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x118b 0x420 0x28 0x216b 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb17 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x118c 0x420 0x28 0x216c 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb18 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x118d 0x420 0x28 0x216d 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb19 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x118e 0x420 0x28 0x216e 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2162 0x400 0x28 0x1182 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2163 0x400 0x28 0x1183 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2164 0x400 0x28 0x1184 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2165 0x400 0x28 0x1185 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2166 0x400 0x28 0x1186 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2167 0x400 0x28 0x1187 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2168 0x400 0x28 0x1188 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2169 0x400 0x28 0x1189 0x420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x521>;
		};

		qcom,mss@8a800000 {
			clock-names = "xo";
			clocks = <0x35 0x0>;
			compatible = "qcom,pil-tz-generic";
			interconnects = <0x8a 0x3 0x8a 0x200>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x108 0x4 0xb8 0x0 0x0 0xb8 0x2 0x0 0xb8 0x1 0x0 0xb8 0x3 0x0 0xb8 0x7 0x0>;
			mbox-names = "mss-pil";
			mboxes = <0x2d 0x0>;
			memory-region = <0xb7>;
			phandle = <0x3fe>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,minidump-id = <0x3>;
			qcom,pas-id = <0x4>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0xb9 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			reg = <0x4080000 0x100>;
			vdd_cx-supply = <0x1f>;
			vdd_mss-supply = <0xb6>;
		};

		qcom,pcie0_msi@17a10040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x287>;
			qcom,msi-addr-size-exp = <0x14>;
			reg = <0x17a10040 0x0>;
		};

		qcom,pcie1_msi@17a10040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x320 0x1 0x0 0x321 0x1 0x0 0x322 0x1 0x0 0x323 0x1 0x0 0x324 0x1 0x0 0x325 0x1 0x0 0x326 0x1 0x0 0x327 0x1 0x0 0x328 0x1 0x0 0x329 0x1 0x0 0x32a 0x1 0x0 0x32b 0x1 0x0 0x32c 0x1 0x0 0x32d 0x1 0x0 0x32e 0x1 0x0 0x32f 0x1 0x0 0x330 0x1 0x0 0x331 0x1 0x0 0x332 0x1 0x0 0x333 0x1 0x0 0x334 0x1 0x0 0x335 0x1 0x0 0x336 0x1 0x0 0x337 0x1 0x0 0x338 0x1 0x0 0x339 0x1 0x0 0x33a 0x1 0x0 0x33b 0x1 0x0 0x33c 0x1 0x0 0x33d 0x1 0x0 0x33e 0x1 0x0 0x33f 0x1>;
			msi-controller;
			phandle = <0x28f>;
			reg = <0x17a10040 0x0>;
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			clocks = <0x2e 0x39 0x35 0x0 0x2e 0x33 0x2e 0x35 0x2e 0x37 0x2e 0x3b 0x2e 0x36 0x2e 0x3c 0x2e 0xd 0x2e 0x31 0x2e 0x1c 0x2e 0xb 0x2e 0xc 0x2e 0x3a 0x2e 0x1>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x28c>;
			interconnect-names = "icc_path";
			interconnects = <0x89 0x2d 0x8a 0x200>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x8c 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x95 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x96 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x97 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x98 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x286>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x28 0x1c00 0x1 0x100 0x28 0x1c01 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0 0x0>;
			msi-parent = <0x287>;
			perst-gpio = <0x90 0x5e 0x0>;
			phandle = <0x286>;
			pinctrl-0 = <0x288 0x289 0x28a>;
			pinctrl-1 = <0x288 0x28b 0x28a>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk-freq = <0x14>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			qcom,config-recovery;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x46>;
			qcom,l1ss-sleep-disable = <0x1>;
			qcom,msi_mask_disable;
			qcom,no-l0s-supported;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x2774>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xca 0x0 0x1b8 0x18 0x0 0x1b4 0xa2 0x0 0x50 0x7 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0xee4 0x20 0x0 0xe84 0x75 0x0 0xe90 0x3f 0x0 0x115c 0x7f 0x0 0x1160 0xff 0x0 0x1164 0xbf 0x0 0x1168 0x3f 0x0 0x116c 0xd8 0x0 0x1170 0xdc 0x0 0x1174 0xdc 0x0 0x1178 0x5c 0x0 0x117c 0x34 0x0 0x1180 0xa6 0x0 0x1190 0x34 0x0 0x10d8 0x7 0x0 0xe40 0xc 0x0 0x10dc 0x0 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x1044 0xf0 0x0 0x11a4 0x38 0x0 0x10cc 0xf0 0x0 0x694 0x0 0x0 0x654 0x0 0x0 0x6a8 0xf 0x0 0x44 0x4 0x0 0x48 0xf0 0x0 0x608 0xf 0x0 0x620 0xc1 0x0 0x388 0xa8 0x0 0x10b0 0x18 0x0 0x398 0xb 0x0 0x2dc 0x5 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x214>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1c00>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xbb1c>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x2e 0x4 0x2e 0x7>;
			vreg-0p9-supply = <0x1d>;
			vreg-1p8-supply = <0x1e>;
			vreg-cx-supply = <0x1f>;
			wake-gpio = <0x90 0x60 0x0>;

			pcie0_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x511>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x28e>;
					phandle = <0x512>;
					qcom,iommu-group = <0x28d>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group {
						phandle = <0x28d>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x1>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			clocks = <0x2e 0x43 0x35 0x0 0x2e 0x3d 0x2e 0x3f 0x2e 0x41 0x2e 0x45 0x2e 0x40 0x2e 0x46 0x2e 0xd 0x2e 0x32 0x2e 0x1c 0x2e 0xc 0x2e 0x44 0x2e 0x2>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x293>;
			interconnect-names = "icc_path";
			interconnects = <0x89 0x2e 0x8a 0x200>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x132 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x1b2 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x1b3 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x1b6 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x1b7 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0xdc>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x28 0x1c80 0x1 0x100 0x28 0x1c81 0x1>;
			linux,pci-domain = <0x1>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0>;
			msi-parent = <0x28f>;
			perst-gpio = <0x90 0x61 0x0>;
			phandle = <0xdc>;
			pinctrl-0 = <0x290 0x291 0x292>;
			pinctrl-names = "default";
			qcom,aux-clk-freq = <0x14>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x40 0x5f5e100>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,no-l0s-supported;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-phy-ver = <0x452>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x3 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x48 0x90 0x0 0x58 0xf 0x0 0x74 0x6 0x0 0x78 0x6 0x0 0x7c 0x16 0x0 0x80 0x16 0x0 0x84 0x36 0x0 0x88 0x36 0x0 0x94 0x8 0x0 0xa4 0x42 0x0 0xac 0xa 0x0 0xb0 0x1a 0x0 0xb4 0x14 0x0 0xb8 0x34 0x0 0xbc 0x82 0x0 0xc4 0x68 0x0 0xcc 0x55 0x0 0xd0 0x55 0x0 0xd4 0x3 0x0 0xd8 0xab 0x0 0xdc 0xaa 0x0 0xe0 0x2 0x0 0x10c 0x2 0x0 0x110 0x24 0x0 0x118 0xb4 0x0 0x11c 0x3 0x0 0x154 0x34 0x0 0x158 0x1 0x0 0x16c 0x8 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x1b4 0xa2 0x0 0x1b8 0x18 0x0 0x1bc 0x11 0x0 0xee4 0x2 0x0 0x16e4 0x4 0x0 0x1684 0xd5 0x0 0xe84 0xd5 0x0 0x1690 0x3f 0x0 0xe90 0x3f 0x0 0x115c 0x7f 0x0 0x1160 0xff 0x0 0x1164 0x7f 0x0 0x1168 0x34 0x0 0x116c 0xd8 0x0 0x1170 0xdc 0x0 0x1174 0xdc 0x0 0x1178 0x5c 0x0 0x117c 0x34 0x0 0x1180 0xa6 0x0 0x195c 0x7f 0x0 0x1960 0xff 0x0 0x1964 0x7f 0x0 0x1968 0x34 0x0 0x196c 0xd8 0x0 0x1970 0xdc 0x0 0x1974 0xdc 0x0 0x1978 0x5c 0x0 0x197c 0x34 0x0 0x1980 0xa6 0x0 0x10cc 0xf0 0x0 0x18cc 0xf0 0x0 0x10d8 0xf 0x0 0x18d8 0xf 0x0 0x10dc 0x0 0x0 0x18dc 0x0 0x0 0x11a4 0x38 0x0 0x19a4 0x38 0x0 0xe3c 0x1d 0x0 0x163c 0x1d 0x0 0xe40 0xc 0x0 0x1640 0xc 0x0 0x1190 0x34 0x0 0x1990 0x34 0x0 0x104c 0x8 0x0 0x184c 0x8 0x0 0x1050 0x8 0x0 0x1850 0x8 0x0 0x2dc 0x5 0x0 0x388 0x77 0x0 0x398 0xb 0x0 0x3e0 0xf 0x0 0x60c 0x1d 0x0 0x614 0x7 0x0 0x620 0xc1 0x0 0x694 0x0 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x214>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,smmu-sid-base = <0x1c80>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x182b8>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x61a8>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			qcom,wr-halt-size = <0x8>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			resets = <0x2e 0x9 0x2e 0xc>;
			vreg-0p9-supply = <0x1d>;
			vreg-1p8-supply = <0x1e>;
			vreg-cx-supply = <0x1f>;
			wake-gpio = <0x90 0x63 0x0>;

			pcie1_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x513>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				wil6210_pci {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					phandle = <0x514>;
					qcom,iommu-group = <0x294>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					wil6210_pci_iommu_group {
						phandle = <0x294>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
						qcom,iommu-pagetable = "coherent";
						reg = <0x0 0x0>;
					};
				};
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			qcom,subsys-name = "adsp";

			qcom,altmode {
				#altmode-cells = <0x1>;
				compatible = "qcom,altmode-glink";
				phandle = <0x29d>;
			};

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0xed>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";

				port {

					endpoint {
						phandle = <0xf0>;
						remote-endpoint = <0xda>;
					};
				};
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,spmi_glink_debug {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-glink-debug";
				phandle = <0x415>;
				status = "disabled";

				spmi@0 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x0>;

					qcom,pm8350b-debug@3 {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0x3 0x0>;
					};
				};

				spmi@1 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x1>;

					qcom,smb1396-debug@b {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xb 0x0>;
					};

					qcom,smb1396-debug@c {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xc 0x0>;
					};

					qcom,smb1398-debug@d {
						compatible = "qcom,spmi-pmic";
						phandle = <0x416>;
						qcom,can-sleep;
						reg = <0xd 0x0>;
						status = "disabled";
					};
				};
			};
		};

		qcom,qmp-aop@c300000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupt-parent = <0x2a>;
			interrupts = <0x0 0x0 0x1>;
			label = "aop";
			mbox-desc-offset = <0x0>;
			mbox-names = "aop_qmp";
			mboxes = <0x2a 0x0 0x0>;
			phandle = <0x2d>;
			priority = <0x0>;
			qcom,early-boot;
			reg = <0xc300000 0x400>;
			reg-names = "msgram";
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <0x2a>;
				interrupts = <0x10 0x1 0x4>;
				label = "spss";
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		qcom,qup_uart@890000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x7a 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x24a 0x4 0x90 0x47 0x4>;
			phandle = <0x4c7>;
			pinctrl-0 = <0x215 0x216 0x217>;
			pinctrl-1 = <0x218 0x219 0x21a>;
			pinctrl-2 = <0x218 0x219 0x21a>;
			pinctrl-3 = <0x215 0x216 0x217>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x212>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@988000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x56 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x4a7>;
			pinctrl-0 = <0x1cf>;
			pinctrl-1 = <0x1d0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@98c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x58 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x4a6>;
			pinctrl-0 = <0x1cc>;
			pinctrl-1 = <0x1cd>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@998000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5e 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x4a8>;
			pinctrl-0 = <0x1d1>;
			pinctrl-1 = <0x1d2>;
			pinctrl-2 = <0x1d3>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x28 0x5a3 0x0>;
			phandle = <0x1ce>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x22 0x246 0x8 0x200>;
			reg = <0x9c0000 0x2000>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x28 0x43 0x0>;
			phandle = <0x1f3>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x23 0x247 0x9 0x200>;
			reg = <0xac0000 0x2000>;
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x28 0x5e3 0x0>;
			phandle = <0x212>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x24 0x248 0xa 0x200>;
			reg = <0x8c0000 0x2000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			reg = <0x0 0x300000>;
			reg-names = "rmtfs";
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x30 0x33 0x30 0x2b 0x30 0x32>;
			compatible = "qcom,sde-rsc";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-ebi-bus";
			interconnects = <0xc4 0x3eb 0x8e 0x5e9 0xc4 0x3ec 0x8e 0x5e9 0x8a 0x3e8 0x8a 0x5e8>;
			phandle = <0x522>;
			qcom,msm-bus,active-only;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x4>;
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x38>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x93 0x3>;
			memory-region = <0x92>;
			phandle = <0x3e0>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x28 0x821 0x400>;
			phandle = <0x524>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			dma-coherent-hint-cached;
			iommus = <0x28 0x820 0x402>;
			phandle = <0x523>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x2a>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x2a 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xbe>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2c1>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2c0>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xbd>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-dsps {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x2a>;
			interrupts = <0x4 0x2 0x1>;
			mboxes = <0x2a 0x4 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x3>;
			qcom,smem = <0x1e1 0x1ae>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xcd>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x95>;
				qcom,entry-name = "sleepstate_see";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xcc>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x94>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x2a>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x2a 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xb9>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xc8>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xc7>;
				qcom,entry-name = "ipa";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xb8>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-nsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x2a>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x2a 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xc2>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-qvrexternal5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x295>;
				qcom,entry-name = "qvrexternal";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2c3>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2c2>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xc1>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-state-names = "qvrexternal-smp2p-out";
			qcom,smem-states = <0x295 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2c1 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2c0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2c3 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2c2 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x95>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x94 0x0>;
		};

		qcom,snoop-l3-bw {
			compatible = "qcom,devfreq-icc-l3bw";
			governor = "bw_hwmon";
			interconnects = <0x9b 0x0 0x9b 0x9>;
			phandle = <0x9c>;
			qcom,bus-width = <0x20>;
			reg = <0x18590100 0xa0>;
			reg-names = "ftbl-base";
		};

		qcom,snoop-l3-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0xe2 0x4>;
			phandle = <0x3e7>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x9c>;
			reg = <0x90b9100 0x300 0x90b9000 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			gpio_sp-supply = <0xd1>;
			qcom,boot-enabled;
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x0>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			status = "ok";
			vreg_sp-supply = <0xd0>;
		};

		qcom,spmi-debug@6b12000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x2b 0x0>;
			compatible = "qcom,spmi-pmic-arb-debug";
			phandle = <0x3e2>;
			qcom,fuse-disable-bit = <0x18>;
			reg = <0x6b12000 0x60 0x7820a8 0x4>;
			reg-names = "core", "fuse";
			status = "disabled";

			qcom,pm8350-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8350b-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};

			qcom,pm8350c-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pmk8350-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pmr735a-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pmr735b-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};
		};

		qcom,spmi@c440000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x29 0x1 0x4>;
			phandle = <0x299>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,spss@1880000 {
			clock-names = "xo";
			clocks = <0x35 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x160 0x1>;
			mbox-names = "spss-pil";
			mboxes = <0x2d 0x0>;
			memory-region = <0xce>;
			qcom,boot-enabled;
			qcom,complete-ramdump;
			qcom,extra-size = <0x1000>;
			qcom,firmware-name = "spss";
			qcom,pas-id = <0xe>;
			qcom,pil-generic-irq-handler;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1881100 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_general_purpose", "rmb_err_spare2";
			status = "ok";
			vdd_cx-supply = <0x1f>;
			vdd_mx-supply = <0x19>;
			vdd_mx-uV = <0x180 0x186a0>;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			phandle = <0x40f>;
			pil-mem = <0xce>;
			qcom,pil-size = <0xf0000>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-dev-firmware-name = "spss1d";
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			qcom,spss-fuse1-addr = <0x780204>;
			qcom,spss-fuse1-bit = <0x9>;
			qcom,spss-fuse2-addr = <0x780204>;
			qcom,spss-fuse2-bit = <0x8>;
			qcom,spss-fuse3-addr = <0x7801c0>;
			qcom,spss-fuse3-bit = <0xa>;
			qcom,spss-fuse4-addr = <0x780204>;
			qcom,spss-fuse4-bit = <0x19>;
			qcom,spss-prod-firmware-name = "spss1p";
			qcom,spss-scsr-regs-addr = <0x1880000>;
			qcom,spss-test-firmware-name = "spss1t";
			status = "ok";
		};

		qcom,ssc@5c00000 {
			clock-names = "xo";
			clocks = <0x35 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x29 0x9 0x4 0xcc 0x0 0x0 0xcc 0x2 0x0 0xcc 0x1 0x0 0xcc 0x3 0x0>;
			mbox-names = "slpi-pil";
			mboxes = <0x2d 0x0>;
			memory-region = <0xcb>;
			qcom,complete-ramdump;
			qcom,firmware-name = "slpi";
			qcom,pas-id = <0xc>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a8>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0xcd 0x0>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,sysmon-id = <0x3>;
			qcom,vdd_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_mx-uV-uA = <0x180 0x0>;
			reg = <0x5c00000 0x4000>;
			status = "ok";
			vdd_cx-supply = <0xba>;
			vdd_mx-supply = <0xbb>;
		};

		qcom,svm_neuron_block {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,neuron-service";

			application {
				compatible = "qcom,neuron-block-server";
			};

			channel@0 {
				class = "message-queue";
				compatible = "qcom,neuron-channel-haven-shmem";
				direction = "receive";
				haven-label = <0x1>;
				max-size = <0x0 0x10000>;
				peer-name = <0x2>;
				qcom,primary;
				reg = <0x0>;
			};

			channel@1 {
				class = "message-queue";
				compatible = "qcom,neuron-channel-haven-shmem";
				direction = "send";
				haven-label = <0x2>;
				max-size = <0x0 0x10000>;
				peer-name = <0x2>;
				qcom,primary;
				reg = <0x1>;
			};

			protocol {
				compatible = "qcom,neuron-protocol-block";
				processes = "server";
			};
		};

		qcom,tpg0@ac97000 {
			camss-supply = <0x2a1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1b 0x31 0x10 0x31 0xf>;
			compatible = "qcom,tpg102";
			phandle = <0x560>;
			reg = <0xac97000 0x100 0xac40000 0x1000>;
			reg-cam-base = <0x97000 0x40000>;
			reg-names = "tpg0", "cam_cpas_top";
			regulator-names = "camss";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,tpg1@ac98000 {
			camss-supply = <0x2a1>;
			cell-index = <0x1>;
			clock-cntl-level = "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x31 0xe 0x31 0x1c 0x31 0x12 0x31 0x11>;
			compatible = "qcom,tpg102";
			phandle = <0x561>;
			reg = <0xac98000 0x100 0xac40000 0x1000>;
			reg-cam-base = <0x98000 0x40000>;
			reg-names = "tpg1", "cam_cpas_top";
			regulator-names = "camss";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,trustedvm@d0800000 {
			compatible = "qcom,pil-tz-generic";
			qcom,firmware-name = "trustedvm";
			qcom,pas-id = <0x1c>;
			status = "ok";
		};

		qcom,turing@0x98900000 {
			clock-names = "xo";
			clocks = <0x35 0x0>;
			compatible = "qcom,pil-tz-generic";
			interconnects = <0xc0 0x29 0x8a 0x200>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0x242 0x4 0xc1 0x0 0x0 0xc1 0x2 0x0 0xc1 0x1 0x0 0xc1 0x3 0x0>;
			memory-region = <0xbf>;
			qcom,complete-ramdump;
			qcom,firmware-name = "cdsp";
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x7>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0xc2 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			reg = <0x98900000 0x1400000>;
			vdd_cx-supply = <0x1f>;
			vdd_mx-supply = <0x17>;
		};

		qcom,venus@aab0000 {
			clock-names = "xo", "core", "ahb";
			clocks = <0x2f 0xf 0x2f 0x5 0x2f 0x0>;
			compatible = "qcom,pil-tz-generic";
			interconnect-names = "pil-venus";
			interconnects = <0xc4 0x1f 0x8a 0x200>;
			memory-region = <0xc5>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,complete-ramdump;
			qcom,core-freq = <0xbebc200>;
			qcom,firmware-name = "venus";
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0xc3>;
		};

		qcom,vidc@aa00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			cache-slice-names = "vidsc0";
			clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk";
			clocks = <0x2e 0xcc 0x2f 0x5 0x2f 0x2>;
			compatible = "qcom,msm-vidc", "qcom,lahaina-vidc";
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			interconnects = <0x8e 0x2 0x8f 0x233 0x8a 0x3 0x8a 0x200 0xc4 0x1f 0x8e 0x23e>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0xc3>;
			phandle = <0x50f>;
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			qcom,clock-configs = <0x0 0x1 0x1>;
			qcom,proxy-clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk";
			qcom,reg-presets = <0xb0088 0x0 0x11>;
			reg = <0xaa00000 0x100000>;
			reset-names = "video_axi_reset";
			resets = <0x2e 0x23>;
			status = "okay";
			vcodec-supply = <0x282>;
			vidc,firmware-name = "vpu20_4v";

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent-hint-cached;
				iommus = <0x28 0x2100 0x400>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x28 0x2101 0x404>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x28 0x2104 0x400>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x28 0x2103 0x400>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};
		};

		qcom,videocc@abf0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "iface";
			clocks = <0x2e 0xcb>;
			compatible = "qcom,lahaina-videocc", "syscon";
			phandle = <0x2f>;
			reg = <0xabf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x21>;
			vdd_mx-supply = <0x19>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x4>;
			phandle = <0x3fb>;
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
		};

		qcom,wil6210 {
			clock-names = "rf_clk";
			clocks = <0x35 0x10>;
			compatible = "qcom,wil6210";
			phandle = <0x418>;
			pinctrl-0 = <0xdd>;
			pinctrl-names = "default";
			qcom,11ad-bus-bw,name = "wil6210";
			qcom,11ad-bus-bw,num-cases = <0x3>;
			qcom,11ad-bus-bw,num-paths = <0x1>;
			qcom,11ad-bus-bw,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x927c0 0xc3500 0x64 0x200 0x13d620 0x13d620>;
			qcom,keep-radio-on-during-sleep;
			qcom,pcie-parent = <0xdc>;
			qcom,use-ap-power-save;
			qcom,use-ext-clocks;
			qcom,use-ext-supply;
			qcom,wigig-en = <0x90 0x2f 0x0>;
			status = "disabled";
			vdd-s1c-supply = <0xd7>;
		};

		qcom-mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom_scm {
			compatible = "qcom,secure-chan-manager";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			interconnect-names = "data_path";
			interconnects = <0x89 0x25 0x8a 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x28 0x584 0x11 0x28 0x594 0x11>;
			phandle = <0x413>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@784000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x419>;
			ranges;
			read-only;
			reg = <0x784000 0x3000>;

			gpu_speed_bin@17b {
				bits = <0x5 0x3>;
				phandle = <0x297>;
				reg = <0x17b 0x1>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x3c1>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					#cooling-cells = <0x2>;
					phandle = <0x74>;
					qcom,qmi-dev-name = "cdsp_sw";
				};

				cdsp_hw {
					#cooling-cells = <0x2>;
					phandle = <0x3d8>;
					qcom,qmi-dev-name = "cdsp_hw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_bcl {
					#cooling-cells = <0x2>;
					phandle = <0x3d5>;
					qcom,qmi-dev-name = "vbatt_low";
				};

				modem_charge_state {
					#cooling-cells = <0x2>;
					phandle = <0x3d6>;
					qcom,qmi-dev-name = "charge_state";
				};

				modem_mmw0 {
					#cooling-cells = <0x2>;
					phandle = <0x3d1>;
					qcom,qmi-dev-name = "mmw0";
				};

				modem_mmw1 {
					#cooling-cells = <0x2>;
					phandle = <0x3d2>;
					qcom,qmi-dev-name = "mmw1";
				};

				modem_mmw2 {
					#cooling-cells = <0x2>;
					phandle = <0x3d3>;
					qcom,qmi-dev-name = "mmw2";
				};

				modem_mmw3 {
					#cooling-cells = <0x2>;
					phandle = <0x3d4>;
					qcom,qmi-dev-name = "mmw3";
				};

				modem_mmw_skin0 {
					#cooling-cells = <0x2>;
					phandle = <0x3c5>;
					qcom,qmi-dev-name = "mmw_skin0";
				};

				modem_mmw_skin0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3cd>;
					qcom,qmi-dev-name = "mmw_skin0_dsc";
				};

				modem_mmw_skin1 {
					#cooling-cells = <0x2>;
					phandle = <0x3c6>;
					qcom,qmi-dev-name = "mmw_skin1";
				};

				modem_mmw_skin1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3ce>;
					qcom,qmi-dev-name = "mmw_skin1_dsc";
				};

				modem_mmw_skin2 {
					#cooling-cells = <0x2>;
					phandle = <0x3c7>;
					qcom,qmi-dev-name = "mmw_skin2";
				};

				modem_mmw_skin2_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3cf>;
					qcom,qmi-dev-name = "mmw_skin2_dsc";
				};

				modem_mmw_skin3 {
					#cooling-cells = <0x2>;
					phandle = <0x3c8>;
					qcom,qmi-dev-name = "mmw_skin3";
				};

				modem_mmw_skin3_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3d0>;
					qcom,qmi-dev-name = "mmw_skin3_dsc";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x3c2>;
					qcom,qmi-dev-name = "pa";
				};

				modem_pa_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3c9>;
					qcom,qmi-dev-name = "pa_dsc";
				};

				modem_pa_fr1 {
					#cooling-cells = <0x2>;
					phandle = <0x3c3>;
					qcom,qmi-dev-name = "pa_fr1";
				};

				modem_pa_fr1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3ca>;
					qcom,qmi-dev-name = "pa_fr1_dsc";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x3c4>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_skin_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3cb>;
					qcom,qmi-dev-name = "modem_skin_lte_dsc";
				};

				modem_skin_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x3cc>;
					qcom,qmi-dev-name = "modem_skin_nr_dsc";
				};

				modem_tj {
					#cooling-cells = <0x2>;
					phandle = <0x41>;
					qcom,qmi-dev-name = "modem";
				};

				modem_wlan {
					#cooling-cells = <0x2>;
					phandle = <0x3d7>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x3e>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "qfe_wtr0", "modem_tsens", "qfe_mmw0", "qfe_mmw1", "qfe_mmw2", "qfe_mmw3", "xo_therm", "qfe_mmw_streamer0", "qfe_mmw0_mod", "qfe_mmw1_mod", "qfe_mmw2_mod", "qfe_mmw3_mod", "qfe_ret_pa0", "qfe_wtr_pa0", "qfe_wtr_pa1", "qfe_wtr_pa2", "qfe_wtr_pa3", "sys_therm1", "sys_therm2", "modem_tsens1", "mmw_pa1", "mmw_pa2", "mmw_pa3", "sdr_mmw_therm";
			};
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9d>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};

			opp-2 {
				opp-hz = <0x0 0x2>;
			};
		};

		qrng@10d3000 {
			clock-names = "km_clk_src";
			clocks = <0x35 0x18>;
			compatible = "qcom,msm-rng";
			interconnect-names = "data_path";
			interconnects = <0x8e 0x2 0x8f 0x210>;
			phandle = <0x411>;
			qcom,no-qrng-config;
			reg = <0x10d3000 0x1000>;
		};

		qrtr-haven {
			compatible = "qcom,qrtr-haven";
			haven-label = <0x3>;
			peer-name = <0x2>;
			qcom,master;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0xcf>;
			phandle = <0x40e>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-kona-regulator";
			phandle = <0xde>;
			proxy-supply = <0xde>;
			qcom,proxy-consumer-enable;
			reg = <0x88e7000 0x84>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
		};

		replicator@6046000 {
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x42f>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xf9>;
						remote-endpoint = <0xf6>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x103>;
						remote-endpoint = <0xf7>;
					};
				};
			};
		};

		replicator@6b06000 {
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			coresight-name = "coresight-replicator-swao";
			phandle = <0x430>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x100>;
						remote-endpoint = <0xf8>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf6>;
						remote-endpoint = <0xf9>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xfb>;
						remote-endpoint = <0xfa>;
					};
				};
			};
		};

		rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		rsc@18200000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			label = "apps_rsc";
			phandle = <0x2d7>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x0>;
			qcom,tcs-offset = <0xd00>;
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x87>;
			};

			qcom,rpmhclk {
				#clock-cells = <0x1>;
				compatible = "qcom,lahaina-rpmh-clk";
				phandle = <0x35>;
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";

				regulator-pm8350c-bob {
					phandle = <0x2e8>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_bob";
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x1f>;
				qcom,resource-name = "cx.lvl";

				regulator-pm8350c-s6-level {
					phandle = <0x1f>;
					pm8350c_s6_level-parent-supply = <0x19>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level";
				};

				regulator-pm8350c-s6-level-ao {
					phandle = <0x2dd>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level_ao";
					vin-supply = <0x20>;
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					phandle = <0x18>;
					qcom,init-voltage-level = <0x30>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x30>;
					regulator-name = "pm8350c_s6_mmcx_sup_level";
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8350c-s2-level {
					phandle = <0x2db>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s2_level";
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s6-level {
					phandle = <0x3d>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s6_level";
				};
			};

			rpmh-regulator-gpiosp {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpio.sp";

				regulator-spss-gpio-vreg {
					phandle = <0xd1>;
					qcom,set = <0x3>;
					regulator-name = "spss_gpio_vreg";
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l8-level {
					phandle = <0xba>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l8_level";
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l1 {
					phandle = <0xf1>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pm8350_l1";
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x1c>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l2 {
					phandle = <0x1c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2ee000>;
					qcom,proxy-consumer-current = <0x186a0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ee000>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-name = "pm8350_l2";
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l3 {
					phandle = <0x2d8>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdcb40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdcb40>;
					regulator-min-microvolt = <0xdcb40>;
					regulator-name = "pm8350_l3";
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x1d>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l5 {
					phandle = <0x1d>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,proxy-consumer-current = <0x186a0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd8cc0>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5";
				};

				regulator-pm8350-l5-ao {
					phandle = <0x36>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5_ao";
				};

				regulator-pm8350-l5-so {
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5_so";
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x1e>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l6 {
					phandle = <0x1e>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,proxy-consumer-current = <0x186a0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x126ec0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l6";
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l7 {
					phandle = <0x2d9>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x263540>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm8350_l7";
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l9 {
					phandle = <0x2da>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l9";
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x23>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l1 {
					phandle = <0x23>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,proxy-consumer-current = <0x186a0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l1";
				};

				regulator-pm8350c-l1-ao {
					phandle = <0x37>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l1_ao";
				};

				regulator-pm8350c-l1-so {
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l1_so";
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l10 {
					phandle = <0x2e6>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350c_l10";
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l11 {
					phandle = <0x2e7>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x263540>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm8350c_l11";
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x26>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc12";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l12 {
					phandle = <0x26>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,proxy-consumer-current = <0x3b538>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l12";
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x27>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc13";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l13 {
					phandle = <0x27>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,proxy-consumer-current = <0x2710>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm8350c_l13";
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l2 {
					phandle = <0x2e0>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l2";
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l3 {
					phandle = <0x2e1>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_l3";
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l4 {
					phandle = <0x2e2>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b9680>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8350c_l4";
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l5 {
					phandle = <0x2e3>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b9680>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8350c_l5";
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x24>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l6 {
					phandle = <0x24>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,proxy-consumer-current = <0x55f0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l6";
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l7 {
					phandle = <0x2e4>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_l7";
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc8";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l8 {
					phandle = <0x2e5>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l8";
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x25>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l9 {
					phandle = <0x25>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,proxy-consumer-current = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2d2a80>;
					regulator-name = "pm8350c_l9";
				};
			};

			rpmh-regulator-ldod1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldod1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350b-l1 {
					phandle = <0x2e9>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x12ad40>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-name = "pm8350b_l1";
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l1 {
					phandle = <0x2ec>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdea80>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pmr735a_l1";
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l2 {
					phandle = <0x2ed>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_l2";
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l3 {
					phandle = <0x2ee>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_l3";
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l4 {
					phandle = <0x2ef>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b1980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1c9080>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-name = "pmr735a_l4";
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l5 {
					phandle = <0x2f0>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pmr735a_l5";
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l6 {
					phandle = <0x2f1>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdcb40>;
					regulator-min-microvolt = <0x75300>;
					regulator-name = "pmr735a_l6";
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l7 {
					phandle = <0xd9>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2ab980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pmr735a_l7";
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8350-l4-level {
					phandle = <0xbb>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l4_level";
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x21>;
				qcom,resource-name = "mmcx.lvl";

				regulator-pm8350c-s8-level {
					phandle = <0x21>;
					pm8350c_s8_level-parent-supply = <0x22>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8350c_s8_level";
				};

				regulator-pm8350c-s8-level-ao {
					phandle = <0x2de>;
					qcom,init-voltage-level = <0x40>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8350c_s8_level_ao";
					vin-supply = <0x20>;
				};

				regulator-pm8350c-s8-level-so {
					qcom,init-voltage-level = <0x40>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8350c_s8_level_so";
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					phandle = <0xb6>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s4_level";
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x17>;
				qcom,resource-name = "mxc.lvl";

				regulator-pm8350-s9-level {
					phandle = <0x17>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s9_level";
				};

				regulator-pm8350-s9-level-ao {
					phandle = <0x1a>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s9_level_ao";
				};

				regulator-pm8350-s9-mmcx-sup-level {
					phandle = <0x1b>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s9_mmcx_sup_level";
					vin-supply = <0x18>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x19>;
				qcom,resource-name = "mx.lvl";

				regulator-pm8350-s5-level {
					phandle = <0x19>;
					pm8350_s5_level-parent-supply = <0x17>;
					qcom,init-voltage-level = <0x180>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_level";
				};

				regulator-pm8350-s5-level-ao {
					phandle = <0x20>;
					pm8350_s5_lvl_ao-parent-supply = <0x1a>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_lvl_ao";
				};

				regulator-pm8350-s5-mmcx-sup-level {
					phandle = <0x22>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_mmcx_sup_level";
					vin-supply = <0x1b>;
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					phandle = <0xd6>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350_s10";
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					phandle = <0xd5>;
					qcom,init-voltage = <0xe86c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf7120>;
					regulator-min-microvolt = <0xb7980>;
					regulator-name = "pm8350_s11";
				};
			};

			rpmh-regulator-smpb12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x30d40>;
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,resource-name = "smpb12";
				qcom,supported-modes = <0x1 0x3>;

				regulator-pm8350-s12 {
					phandle = <0xd8>;
					qcom,init-mode = <0x1>;
					qcom,init-voltage = <0x132a40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x14c080>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-name = "pm8350_s12";
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					phandle = <0xd7>;
					qcom,init-voltage = <0x1cafc0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc900>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_s1";
				};
			};

			rpmh-regulator-smpc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc10";

				regulator-pm8350c-s10 {
					phandle = <0x2df>;
					qcom,init-voltage = <0xffdc0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x113640>;
					regulator-min-microvolt = <0xffdc0>;
					regulator-name = "pm8350c_s10";
				};
			};

			rpmh-regulator-smpc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc3";

				regulator-pm8350c-s3 {
					phandle = <0x2dc>;
					qcom,init-voltage = <0x79180>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xabe00>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "pm8350c_s3";
				};
			};

			rpmh-regulator-smpe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe1";

				regulator-pmr735a-s1 {
					phandle = <0x2ea>;
					qcom,init-voltage = <0x132a40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x138800>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_s1";
				};
			};

			rpmh-regulator-smpe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe2";

				regulator-pmr735a-s2 {
					phandle = <0xd4>;
					qcom,init-voltage = <0xd0020>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf9060>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "pmr735a_s2";
				};
			};

			rpmh-regulator-smpe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe3";

				regulator-pmr735a-s3 {
					phandle = <0x2eb>;
					qcom,init-voltage = <0x2191c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x23e380>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "pmr735a_s3";
				};
			};

			rpmh-regulator-vregsp {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "vreg.sp";

				regulator-spss-vreg {
					phandle = <0xd0>;
					qcom,set = <0x3>;
					regulator-name = "spss_vreg";
				};
			};

			system_pm {
				compatible = "qcom,system-pm";
			};
		};

		rsc@af20000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x81 0x4>;
			label = "disp_rsc";
			phandle = <0x3e1>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0>;
			qcom,tcs-offset = <0x1c00>;
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x88>;
				qcom,tcs-wait = <0x1>;
			};

			sde_rsc_rpmh {
				cell-index = <0x0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		sdhci@8804000 {
			clock-names = "iface", "core";
			clocks = <0x2e 0x84 0x2e 0x85>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x89 0x31 0x8a 0x200 0x8e 0x2 0x8f 0x229>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			iommus = <0x28 0x4a0 0x0>;
			phandle = <0x3de>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			qcom,iommu-dma = "bypass";
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x0 0x0 0x0 0x0 0x416 0x640 0x640 0x640 0xcc3e 0x13880 0x13880 0x13880 0xff50 0x186a0 0x186a0 0x186a0 0x1fe9e 0x30d40 0x208c8 0x208c8 0x3fd3e 0x30d40 0x249f0 0x249f0 0x3fd3e 0x61a80 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			qcom,restore-after-cx-collapse;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";

			qos0 {
				mask = <0xf>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf0>;
				vote = <0x2c>;
			};
		};

		slim@3ac0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x4 0x0 0xa4 0x4>;
			iommus = <0x28 0x1826 0x0>;
			phandle = <0x2f2>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x350>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			reg = <0x3ac0000 0x2c000 0x3a84000 0x22000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "ok";

			qca6490 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 21 02 17 02];
				phandle = <0x2f3>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
			};
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		spi@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x72 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x0 0x1 0x40 0x0 0x21d 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x175 0x4>;
			phandle = <0x4c8>;
			pinctrl-0 = <0x21b>;
			pinctrl-1 = <0x21c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x74 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x1 0x1 0x40 0x0 0x21d 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x247 0x4>;
			phandle = <0x4c9>;
			pinctrl-0 = <0x21e>;
			pinctrl-1 = <0x21f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x76 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x2 0x1 0x40 0x0 0x21d 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x248 0x4>;
			phandle = <0x4ca>;
			pinctrl-0 = <0x220>;
			pinctrl-1 = <0x221>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x78 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x3 0x1 0x40 0x0 0x21d 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x249 0x4>;
			phandle = <0x4cb>;
			pinctrl-0 = <0x222>;
			pinctrl-1 = <0x223>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x7c 0x2e 0x82 0x2e 0x83>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x21d 0x0 0x5 0x1 0x40 0x0 0x21d 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x24b 0x4>;
			phandle = <0x4cc>;
			pinctrl-0 = <0x224>;
			pinctrl-1 = <0x225>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x212>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x52 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x0 0x1 0x40 0x0 0x1d6 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x4a9>;
			pinctrl-0 = <0x1d4>;
			pinctrl-1 = <0x1d5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x54 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x1 0x1 0x40 0x0 0x1d6 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x4aa>;
			pinctrl-0 = <0x1d7>;
			pinctrl-1 = <0x1d8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x56 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x2 0x1 0x40 0x0 0x1d6 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x4ab>;
			pinctrl-0 = <0x1d9>;
			pinctrl-1 = <0x1da>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5a 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x4 0x1 0x40 0x2 0x1d6 0x1 0x4 0x1 0x40 0x2>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x4ac>;
			pinctrl-0 = <0x1db>;
			pinctrl-1 = <0x1dc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@994000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5c 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x5 0x1 0x40 0x0 0x1d6 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x4ad>;
			pinctrl-0 = <0x1dd>;
			pinctrl-1 = <0x1de>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5e 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x6 0x1 0x40 0x0 0x1d6 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x4ae>;
			pinctrl-0 = <0x1df>;
			pinctrl-1 = <0x1e0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@99c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x60 0x2e 0x7e 0x2e 0x7f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1d6 0x0 0x7 0x1 0x40 0x0 0x1d6 0x1 0x7 0x1 0x40 0x0>;
			interrupts = <0x0 0x260 0x4>;
			phandle = <0x4af>;
			pinctrl-0 = <0x1e1>;
			pinctrl-1 = <0x1e2>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1ce>;
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x0 0x1 0x40 0x0 0x1f8 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x4b9>;
			pinctrl-0 = <0x1f6>;
			pinctrl-1 = <0x1f7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x66 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x1 0x1 0x40 0x0 0x1f8 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x4ba>;
			pinctrl-0 = <0x1f9>;
			pinctrl-1 = <0x1fa>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x68 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x2 0x1 0x40 0x0 0x1f8 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x4bb>;
			pinctrl-0 = <0x1fb>;
			pinctrl-1 = <0x1fc 0x1fd>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6a 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x3 0x1 0x40 0x0 0x1f8 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x4bc>;
			pinctrl-0 = <0x1fe>;
			pinctrl-1 = <0x1ff>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6c 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x4 0x1 0x40 0x0 0x1f8 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x4bd>;
			pinctrl-0 = <0x200>;
			pinctrl-1 = <0x201>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6e 0x2e 0x80 0x2e 0x81>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x1f8 0x0 0x5 0x1 0x40 0x0 0x1f8 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x4be>;
			pinctrl-0 = <0x202>;
			pinctrl-1 = <0x203>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x1f3>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x8>;

			out-ports {

				port {

					endpoint {
						phandle = <0x108>;
						remote-endpoint = <0x1b6>;
					};
				};
			};
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk";
			clocks = <0x2e 0xc0 0x2e 0xc3 0x2e 0xc4 0x2e 0x9 0x35 0x0 0x2e 0xc2>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x1e>;
			phandle = <0xef>;
			pinctrl-0 = <0xf2>;
			pinctrl-names = "default";
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0xde 0x0 0x1034 0x7 0x0 0x1050 0xa 0x0 0x1060 0x20 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x1a 0x0 0x10a4 0x4 0x0 0x10ac 0x14 0x0 0x10b0 0x34 0x0 0x10b4 0x34 0x0 0x10b8 0x82 0x0 0x10bc 0x82 0x0 0x10c4 0x82 0x0 0x10cc 0xab 0x0 0x10d0 0xea 0x0 0x10d4 0x2 0x0 0x10d8 0xab 0x0 0x10dc 0xea 0x0 0x10e0 0x2 0x0 0x110c 0x2 0x0 0x1110 0x24 0x0 0x1118 0x24 0x0 0x111c 0x2 0x0 0x1158 0x1 0x0 0x116c 0x8 0x0 0x11ac 0xca 0x0 0x11b0 0x1e 0x0 0x11b4 0xca 0x0 0x11b8 0x1e 0x0 0x11bc 0x11 0x0 0x1234 0x0 0x0 0x1238 0x0 0x0 0x123c 0x16 0x0 0x1240 0xe 0x0 0x1284 0x35 0x0 0x128c 0x3f 0x0 0x1290 0x7f 0x0 0x1294 0x3f 0x0 0x12a4 0x12 0x0 0x12e4 0x21 0x0 0x1408 0xa 0x0 0x1414 0x3 0x0 0x1430 0x2f 0x0 0x1434 0x7f 0x0 0x143c 0xff 0x0 0x1440 0xf 0x0 0x1444 0x99 0x0 0x144c 0x8 0x0 0x1450 0x8 0x0 0x1454 0x0 0x0 0x1458 0x4 0x0 0x14d4 0x54 0x0 0x14d8 0xf 0x0 0x14ec 0xf 0x0 0x14f0 0x4a 0x0 0x14f4 0xa 0x0 0x14f8 0xc0 0x0 0x14fc 0x0 0x0 0x1510 0x47 0x0 0x151c 0x4 0x0 0x1524 0xe 0x0 0x155c 0xbb 0x0 0x1560 0x7b 0x0 0x1564 0xbb 0x0 0x1568 0x3d 0x0 0x156c 0xdb 0x0 0x1570 0x64 0x0 0x1574 0x24 0x0 0x1578 0xd2 0x0 0x157c 0x13 0x0 0x1580 0xa9 0x0 0x15a0 0x4 0x0 0x15a4 0x38 0x0 0x1460 0xa0 0x0 0x15a8 0xc 0x0 0x14dc 0x0 0x0 0x15b0 0x10 0x0 0x1634 0x0 0x0 0x1638 0x0 0x0 0x163c 0x16 0x0 0x1640 0xe 0x0 0x1684 0x35 0x0 0x168c 0x3f 0x0 0x1690 0x7f 0x0 0x1694 0x3f 0x0 0x16a4 0x12 0x0 0x16e4 0x21 0x0 0x1814 0x3 0x0 0x1808 0xa 0x0 0x1830 0x2f 0x0 0x1834 0x7f 0x0 0x183c 0xff 0x0 0x1840 0xf 0x0 0x1844 0x99 0x0 0x184c 0x8 0x0 0x1850 0x8 0x0 0x1854 0x0 0x0 0x1858 0x4 0x0 0x18d4 0x54 0x0 0x18d8 0xf 0x0 0x18ec 0xf 0x0 0x18f0 0x4a 0x0 0x18f4 0xa 0x0 0x18f8 0xc0 0x0 0x18fc 0x0 0x0 0x1910 0x47 0x0 0x191c 0x4 0x0 0x1924 0xe 0x0 0x195c 0xbb 0x0 0x1960 0x7b 0x0 0x1964 0xbb 0x0 0x1968 0x3c 0x0 0x196c 0xdb 0x0 0x1970 0x64 0x0 0x1974 0x24 0x0 0x1978 0xd2 0x0 0x197c 0x13 0x0 0x1980 0xa9 0x0 0x19a0 0x4 0x0 0x19a4 0x38 0x0 0x1860 0xa0 0x0 0x19a8 0xc 0x0 0x18dc 0x0 0x0 0x1f40 0x40 0x0 0x1f44 0x0 0x0 0x1d90 0xe7 0x0 0x1d94 0x3 0x0 0x19b0 0x10 0x0 0x1cc4 0xd0 0x0 0x1cc8 0x7 0x0 0x1ccc 0x20 0x0 0x1cd8 0x13 0x0 0x1cdc 0x21 0x0 0x1d88 0xaa 0x0 0x1db0 0xa 0x0 0x1dc0 0x88 0x0 0x1dc4 0x13 0x0 0x1dd0 0xc 0x0 0x1ddc 0x4b 0x0 0x1dec 0x10 0x0 0x1f18 0xf8 0x0 0x1f3c 0x7 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1c8c 0x24>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x2e 0x1c 0x2e 0x1e>;
			vdd-supply = <0xf1>;
		};

		ssphy@88eb000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "ref_clk", "com_aux_clk";
			clocks = <0x2e 0xc6 0x2e 0xc9 0x2e 0xca 0x2e 0xa 0x35 0x0 0x2e 0xc5 0x2e 0xc8>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			core-supply = <0x1e>;
			phandle = <0xf5>;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x0 0x1bc 0x11 0x0 0x158 0x1 0x0 0xbc 0x82 0x0 0xcc 0xab 0x0 0xd0 0xea 0x0 0xd4 0x2 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x110 0x24 0x0 0xb0 0x34 0x0 0xac 0x14 0x0 0xa4 0x4 0x0 0x50 0xa 0x0 0x11c 0x2 0x0 0x118 0x24 0x0 0x16c 0x8 0x0 0xc4 0x82 0x0 0xd8 0xab 0x0 0xdc 0xea 0x0 0xe0 0x2 0x0 0xb8 0x82 0x0 0xb4 0x34 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b4 0xca 0x0 0x1b8 0x1e 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x30 0xde 0x0 0x34 0x7 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x10c 0x2 0x0 0x116c 0xdc 0x0 0x1168 0xbd 0x0 0x1164 0xff 0x0 0x1160 0x7f 0x0 0x115c 0xff 0x0 0x1180 0xa9 0x0 0x117c 0x7b 0x0 0x1178 0xe4 0x0 0x1174 0x24 0x0 0x1170 0x64 0x0 0x1044 0x99 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x1054 0x0 0x0 0x1058 0x4 0x0 0x1030 0x2f 0x0 0x103c 0xff 0x0 0x1040 0xf 0x0 0x1008 0xa 0x0 0x10d4 0x54 0x0 0x10d8 0xf 0x0 0x10ec 0xf 0x0 0x10f4 0xa 0x0 0x1110 0x47 0x0 0x1114 0x80 0x0 0x111c 0x4 0x0 0x1124 0xe 0x0 0x11a4 0x38 0x0 0x1014 0x5 0x0 0x10dc 0x0 0x0 0x1118 0x0 0x0 0xe84 0xa5 0x0 0xe88 0x82 0x0 0xe8c 0x3f 0x0 0xe90 0x3f 0x0 0xee4 0x21 0x0 0xe3c 0x10 0x0 0xe40 0xe 0x0 0x2c4 0xd0 0x0 0x2c8 0x7 0x0 0x2cc 0x20 0x0 0x2d8 0x13 0x0 0x390 0xe7 0x0 0x394 0x3 0x0 0x388 0xaa 0x0 0x3d0 0xc 0x0 0x123c 0x7 0x0 0x1218 0xf8 0x0 0x3b0 0xa 0x0 0x3c0 0x88 0x0 0x3c4 0x13 0x0 0x3dc 0x4b 0x0 0x3ec 0x10 0x0 0x2dc 0x21 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x214 0x1208 0x1214 0x240 0x200 0x244>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88eb000 0x2000 0x88eb28c 0x4>;
			reg-names = "qmp_phy_base", "pcs_clamp_enable_reg";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0x2e 0x1f 0x2e 0x21>;
			vdd-supply = <0xf1>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0xeb>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			clocks = <0x2e 0xb2 0x2e 0x19 0x2e 0x12 0x2e 0xb5 0x2e 0xb8>;
			compatible = "qcom,dwc-usb3-msm";
			dma-coherent;
			dma-ranges;
			extcon = <0xec>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x8d 0x35 0x8a 0x200 0x8d 0x35 0x8f 0x212 0x8e 0x2 0x8f 0x231>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x29 0xe 0x1 0x1 0x0 0x82 0x4 0x29 0x11 0x4 0x29 0xf 0x1>;
			iommus = <0x28 0x0 0x0>;
			phandle = <0x29e>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x2c>;
			qcom,usb-charger = <0xed>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x2e 0x1a>;
			usb-role-switch;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed-plus";
				reg = <0xa600000 0xd93c>;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				usb-phy = <0xee 0xef>;
			};

			port {

				endpoint {
					phandle = <0xda>;
					remote-endpoint = <0xf0>;
				};
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		ssusb@a800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0xf3>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			clocks = <0x2e 0xb9 0x2e 0x1a 0x2e 0x13 0x2e 0xbc 0x2e 0xbf 0x2e 0xc5>;
			compatible = "qcom,dwc-usb3-msm";
			dma-coherent;
			dma-ranges;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x8d 0x36 0x8a 0x200 0x8d 0x36 0x8f 0x212 0x8e 0x2 0x8f 0x232>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x29 0xc 0x1 0x1 0x0 0x87 0x4 0x29 0x10 0x4 0x29 0xd 0x1>;
			iommus = <0x28 0x20 0x0>;
			phandle = <0x42d>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x2e 0x1b>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupts = <0x0 0x8a 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				reg = <0xa800000 0xd93c>;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				tx-fifo-resize;
				usb-phy = <0xf4 0xf5>;
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x43e>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x4>;
			reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";

			out-ports {

				port {

					endpoint {
						phandle = <0x11e>;
						remote-endpoint = <0x11b>;
					};
				};
			};
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-lahaina";
			mbox-names = "aop";
			mboxes = <0x2d 0x0>;
			reg = <0xc320000 0x400>;
		};

		syscon@152128 {
			compatible = "syscon";
			phandle = <0x39>;
			reg = <0x152128 0x4>;
		};

		syscon@182a0000 {
			compatible = "syscon";
			phandle = <0x33>;
			reg = <0x182a0000 0x1c>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x91>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			phandle = <0x2>;
			reg = <0x1fc0000 0x30000>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			phandle = <0x3c>;
			reg = <0x3d91008 0x4>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			phandle = <0x3a>;
			reg = <0x3d91540 0x4>;
		};

		syscon@3d9158c {
			compatible = "syscon";
			phandle = <0x3b>;
			reg = <0x3d9158c 0x4>;
		};

		syscon@90ba000 {
			compatible = "syscon";
			phandle = <0x34>;
			reg = <0x90ba000 0x54>;
		};

		tgu@6b0e000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x470>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x3bf>;

			aoss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			camera-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0xc>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			camera-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0xd>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x1>;

				cooling-maps {

					cpu00_cdev {
						cooling-device = <0x49 0x1 0x1>;
						trip = <0x48>;
					};

					cpu00_cdev2 {
						cooling-device = <0x4b 0x1 0x1>;
						trip = <0x4a>;
					};
				};

				trips {

					cpu00-config {
						hysteresis = <0x2710>;
						phandle = <0x48>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu00-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x4a>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x2>;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0x4d 0x1 0x1>;
						trip = <0x4c>;
					};

					cpu01_cdev2 {
						cooling-device = <0x4f 0x1 0x1>;
						trip = <0x4e>;
					};
				};

				trips {

					cpu01-config {
						hysteresis = <0x2710>;
						phandle = <0x4c>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu01-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x4e>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x2>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x3>;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0x51 0x1 0x1>;
						trip = <0x50>;
					};

					cpu02_cdev2 {
						cooling-device = <0x53 0x1 0x1>;
						trip = <0x52>;
					};
				};

				trips {

					cpu02-config {
						hysteresis = <0x2710>;
						phandle = <0x50>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu02-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x52>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x3>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x4>;

				cooling-maps {

					cpu03_cdev {
						cooling-device = <0x55 0x1 0x1>;
						trip = <0x54>;
					};

					cpu03_cdev2 {
						cooling-device = <0x57 0x1 0x1>;
						trip = <0x56>;
					};
				};

				trips {

					cpu03-config {
						hysteresis = <0x2710>;
						phandle = <0x54>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu03-config1 {
						hysteresis = <0x2ee0>;
						phandle = <0x56>;
						temperature = <0x1b580>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x4>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x7>;

				cooling-maps {

					cpu10_cdev {
						cooling-device = <0x59 0x1 0x1>;
						trip = <0x58>;
					};

					cpu10_cdev1 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x58>;
					};

					cpu10_cdev2 {
						cooling-device = <0x5b 0x1 0x1>;
						trip = <0x5a>;
					};
				};

				trips {

					cpu10-config {
						hysteresis = <0x1f40>;
						phandle = <0x58>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu10-config1 {
						hysteresis = <0x2710>;
						phandle = <0x5a>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x7>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x8>;

				cooling-maps {

					cpu11_cdev {
						cooling-device = <0x59 0x1 0x1>;
						trip = <0x5c>;
					};

					cpu11_cdev1 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x5c>;
					};

					cpu11_cdev2 {
						cooling-device = <0x5b 0x1 0x1>;
						trip = <0x5d>;
					};
				};

				trips {

					cpu11-config {
						hysteresis = <0x1f40>;
						phandle = <0x5c>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu11-config1 {
						hysteresis = <0x2710>;
						phandle = <0x5d>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x8>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0x9>;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x5f 0x1 0x1>;
						trip = <0x5e>;
					};

					cpu12_cdev1 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x5e>;
					};

					cpu12_cdev2 {
						cooling-device = <0x61 0x1 0x1>;
						trip = <0x60>;
					};
				};

				trips {

					cpu12-config {
						hysteresis = <0x1f40>;
						phandle = <0x5e>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu12-config1 {
						hysteresis = <0x2710>;
						phandle = <0x60>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x9>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0xa>;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x5f 0x1 0x1>;
						trip = <0x62>;
					};

					cpu13_cdev1 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x62>;
					};

					cpu13_cdev2 {
						cooling-device = <0x61 0x1 0x1>;
						trip = <0x63>;
					};
				};

				trips {

					cpu13-config {
						hysteresis = <0x1f40>;
						phandle = <0x62>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu13-config1 {
						hysteresis = <0x2710>;
						phandle = <0x63>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0xa>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-4-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0xb>;

				cooling-maps {

					cpu14_cdev {
						cooling-device = <0x65 0x1 0x1>;
						trip = <0x64>;
					};

					cpu14_cdev1 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x64>;
					};

					cpu14_cdev2 {
						cooling-device = <0x67 0x1 0x1>;
						trip = <0x66>;
					};
				};

				trips {

					cpu14-config {
						hysteresis = <0x1f40>;
						phandle = <0x64>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu14-config1 {
						hysteresis = <0x2710>;
						phandle = <0x66>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0xb>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-5-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0xc>;

				cooling-maps {

					cpu15_cdev {
						cooling-device = <0x65 0x1 0x1>;
						trip = <0x68>;
					};

					cpu15_cdev1 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x68>;
					};

					cpu15_cdev2 {
						cooling-device = <0x67 0x1 0x1>;
						trip = <0x69>;
					};
				};

				trips {

					cpu15-config {
						hysteresis = <0x1f40>;
						phandle = <0x68>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu15-config1 {
						hysteresis = <0x2710>;
						phandle = <0x69>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0xc>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-6-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0xd>;

				cooling-maps {

					cpu16_cdev {
						cooling-device = <0x6b 0x1 0x1>;
						trip = <0x6a>;
					};

					cpu16_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0x6a>;
					};

					cpu16_cdev2 {
						cooling-device = <0x6d 0x1 0x1>;
						trip = <0x6c>;
					};
				};

				trips {

					cpu16-config {
						hysteresis = <0x1f40>;
						phandle = <0x6a>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu16-config1 {
						hysteresis = <0x2710>;
						phandle = <0x6c>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0xd>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-7-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x47 0xe>;

				cooling-maps {

					cpu17_cdev {
						cooling-device = <0x6b 0x1 0x1>;
						trip = <0x6e>;
					};

					cpu17_cdev1 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0x6e>;
					};

					cpu17_cdev2 {
						cooling-device = <0x6d 0x1 0x1>;
						trip = <0x6f>;
					};
				};

				trips {

					cpu17-config {
						hysteresis = <0x1f40>;
						phandle = <0x6e>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					cpu17-config1 {
						hysteresis = <0x2710>;
						phandle = <0x6f>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0xe>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x5>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x47 0x6>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cx-pe-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82>;

				cooling-maps {

					cx_pe_cdev_1 {
						cooling-device = <0x74 0x1 0x1>;
						trip = <0x83>;
					};

					cx_pe_cdev_2 {
						cooling-device = <0x74 0x2 0x2>;
						trip = <0x84>;
					};

					cx_pe_cdev_3 {
						cooling-device = <0x74 0x3 0x3>;
						trip = <0x85>;
					};

					cx_pe_cdev_5 {
						cooling-device = <0x74 0x4 0x4>;
						trip = <0x86>;
					};
				};

				trips {

					cx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0x83>;
						temperature = <0x1>;
						type = "passive";
					};

					cx-pe-config2 {
						hysteresis = <0x1>;
						phandle = <0x84>;
						temperature = <0x2>;
						type = "passive";
					};

					cx-pe-config3 {
						hysteresis = <0x1>;
						phandle = <0x85>;
						temperature = <0x3>;
						type = "passive";
					};

					cx-pe-config4 {
						hysteresis = <0x1>;
						phandle = <0x3c0>;
						temperature = <0x4>;
						type = "passive";
					};

					cx-pe-config5 {
						hysteresis = <0x2>;
						phandle = <0x86>;
						temperature = <0x5>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x7>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x1>;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0x71 0xffffffff 0xffffffff>;
						trip = <0x70>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0x70>;
						temperature = <0x130b0>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x2>;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0x71 0xffffffff 0xffffffff>;
						trip = <0x72>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0x72>;
						temperature = <0x130b0>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x2>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x8>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x9>;

				cooling-maps {

					mdmss10_cdev {
						cooling-device = <0x41 0x1 0x1>;
						trip = <0x40>;
					};

					mdmss11_cdev {
						cooling-device = <0x41 0x2 0x2>;
						trip = <0x42>;
					};

					mdmss12_cdev {
						cooling-device = <0x41 0x3 0x3>;
						trip = <0x43>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0xbb8>;
						phandle = <0x40>;
						temperature = <0x17318>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x7d0>;
						phandle = <0x42>;
						temperature = <0x17ed0>;
						type = "passive";
					};

					active-config2 {
						hysteresis = <0x1388>;
						phandle = <0x43>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			mdmss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x9>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0xa>;

				cooling-maps {

					mdmss20_cdev {
						cooling-device = <0x41 0x1 0x1>;
						trip = <0x44>;
					};

					mdmss21_cdev {
						cooling-device = <0x41 0x2 0x2>;
						trip = <0x45>;
					};

					mdmss22_cdev {
						cooling-device = <0x41 0x3 0x3>;
						trip = <0x46>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0xbb8>;
						phandle = <0x44>;
						temperature = <0x17318>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x7d0>;
						phandle = <0x45>;
						temperature = <0x17ed0>;
						type = "passive";
					};

					active-config2 {
						hysteresis = <0x1388>;
						phandle = <0x46>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			mdmss-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0xa>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdmss-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0xb>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			modem-ambient-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x18>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x1a>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x1b>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x1c>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0xe>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x6>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0xf>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x7>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x10>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x8>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x11>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x9>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-sdr-mmw-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x1d>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0xa>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0xd>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x17>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mx-pe-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x7e>;

				cooling-maps {

					mx_pe_cdev_1 {
						cooling-device = <0x74 0x1 0x1>;
						trip = <0x7f>;
					};

					mx_pe_cdev_2 {
						cooling-device = <0x71 0x1 0x1>;
						trip = <0x80>;
					};

					mx_pe_cdev_3 {
						cooling-device = <0x41 0x1 0x1>;
						trip = <0x81>;
					};
				};

				trips {

					mx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0x7f>;
						temperature = <0x1>;
						type = "passive";
					};

					mx-pe-config2 {
						hysteresis = <0x1>;
						phandle = <0x80>;
						temperature = <0x2>;
						type = "passive";
					};

					mx-pe-config3 {
						hysteresis = <0x1>;
						phandle = <0x81>;
						temperature = <0x3>;
						type = "passive";
					};
				};
			};

			nspss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x3>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0x74 0xffffffff 0xffffffff>;
						trip = <0x73>;
					};

					nsp_cdev1 {
						cooling-device = <0x74 0xfffffffe 0xfffffffe>;
						trip = <0x75>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0x73>;
						temperature = <0x17318>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x2710>;
						phandle = <0x75>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			nspss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x3>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			nspss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x4>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0x74 0xffffffff 0xffffffff>;
						trip = <0x76>;
					};

					nsp_cdev1 {
						cooling-device = <0x74 0xfffffffe 0xfffffffe>;
						trip = <0x77>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0x76>;
						temperature = <0x17318>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x2710>;
						phandle = <0x77>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			nspss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x4>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			nspss-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x5>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0x74 0xffffffff 0xffffffff>;
						trip = <0x78>;
					};

					nsp_cdev1 {
						cooling-device = <0x74 0xfffffffe 0xfffffffe>;
						trip = <0x79>;
					};
				};

				trips {

					active-config0 {
						hysteresis = <0x0>;
						phandle = <0x78>;
						temperature = <0x17318>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x2710>;
						phandle = <0x79>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			nspss-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x5>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			pa_therm0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x0>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa_therm1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3e 0x1>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3f 0x7>;

				cooling-maps {

					pop_cdev {
						cooling-device = <0x7b 0xffffffff 0xffffffff>;
						trip = <0x7a>;
					};

					pop_cdev1 {
						cooling-device = <0x7d 0x5 0x5>;
						trip = <0x7c>;
					};
				};

				trips {

					pop-trip {
						hysteresis = <0x0>;
						phandle = <0x7a>;
						temperature = <0x15f90>;
						type = "passive";
					};

					pop-trip1 {
						hysteresis = <0x1388>;
						phandle = <0x7c>;
						temperature = <0x15f90>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3f 0x6>;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			phandle = <0x2f4>;
		};

		timer@17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			phandle = <0x2f5>;
			ranges;
			reg = <0x17c20000 0x1000>;

			frame@17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x102>;
			coresight-ctis = <0x101 0xfe>;
			coresight-name = "coresight-tmc-etr";
			cti-flush-trig-num = <0x3>;
			cti-reset-trig-num = <0x0>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x28 0x480 0x0 0x28 0x520 0x0>;
			phandle = <0x433>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,sw-usb;
			ranges;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xf7>;
						remote-endpoint = <0x103>;
					};
				};
			};
		};

		tmc@6b05000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0xfc>;
			coresight-ctis = <0xfd 0xfe>;
			coresight-name = "coresight-tmc-etf";
			cti-flush-trig-num = <0x1>;
			cti-reset-trig-num = <0x0>;
			phandle = <0x432>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x10c>;
						remote-endpoint = <0xff>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0xf8>;
						remote-endpoint = <0x100>;
					};
				};
			};
		};

		tpda@6004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x449>;
			qcom,bc-elem-size = <0x19 0x20 0x1f 0x20>;
			qcom,cmb-elem-size = <0x6 0x40 0xc 0x20 0xd 0x40 0xe 0x40 0xf 0x40 0x14 0x40 0x16 0x20 0x17 0x40 0x18 0x20 0x1b 0x20 0x1c 0x20 0x1f 0x40>;
			qcom,dsb-elem-size = <0x5 0x20 0x6 0x20 0x8 0x20 0x9 0x20 0xa 0x20 0xb 0x20 0xc 0x20 0x13 0x20 0x15 0x20 0x19 0x20 0x1a 0x20 0x1f 0x20>;
			qcom,tc-elem-size = <0x1f 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@13 {
					reg = <0x13>;

					endpoint {
						phandle = <0x174>;
						remote-endpoint = <0x144>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						phandle = <0x176>;
						remote-endpoint = <0x145>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						phandle = <0x198>;
						remote-endpoint = <0x146>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						phandle = <0x19a>;
						remote-endpoint = <0x147>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						phandle = <0x14f>;
						remote-endpoint = <0x148>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						phandle = <0x151>;
						remote-endpoint = <0x149>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						phandle = <0x182>;
						remote-endpoint = <0x14a>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						phandle = <0x181>;
						remote-endpoint = <0x14b>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						phandle = <0x150>;
						remote-endpoint = <0x14c>;
					};
				};

				port@1c {
					reg = <0x1c>;

					endpoint {
						phandle = <0x183>;
						remote-endpoint = <0x14d>;
					};
				};

				port@1f {
					reg = <0x1f>;

					endpoint {
						phandle = <0x152>;
						remote-endpoint = <0x14e>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x160>;
						remote-endpoint = <0x13a>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x162>;
						remote-endpoint = <0x13b>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x164>;
						remote-endpoint = <0x13c>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x166>;
						remote-endpoint = <0x13d>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						phandle = <0x168>;
						remote-endpoint = <0x13e>;
					};
				};

				port@b {
					reg = <0xb>;

					endpoint {
						phandle = <0x16a>;
						remote-endpoint = <0x13f>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						phandle = <0x16c>;
						remote-endpoint = <0x140>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						phandle = <0x16e>;
						remote-endpoint = <0x141>;
					};
				};

				port@e {
					reg = <0xe>;

					endpoint {
						phandle = <0x170>;
						remote-endpoint = <0x142>;
					};
				};

				port@f {
					reg = <0xf>;

					endpoint {
						phandle = <0x172>;
						remote-endpoint = <0x143>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x136>;
						remote-endpoint = <0x139>;
					};
				};
			};
		};

		tpda@6803000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x445>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x133>;
						remote-endpoint = <0x131>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x134>;
						remote-endpoint = <0x132>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x125>;
						remote-endpoint = <0x130>;
					};
				};
			};
		};

		tpda@69c1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-south";
			phandle = <0x452>;
			qcom,dsb-elem-size = <0x0 0x40>;
			qcom,tpda-atid = <0x4b>;
			reg = <0x69c1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x15d>;
						remote-endpoint = <0x15c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x15a>;
						remote-endpoint = <0x15b>;
					};
				};
			};
		};

		tpda@6ac1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-north";
			phandle = <0x450>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x61>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x156>;
						remote-endpoint = <0x158>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x15f>;
						remote-endpoint = <0x157>;
					};
				};
			};
		};

		tpda@6b08000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-swao";
			phandle = <0x437>;
			qcom,cmb-elem-size = <0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x113>;
						remote-endpoint = <0x10e>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x114>;
						remote-endpoint = <0x10f>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x115>;
						remote-endpoint = <0x110>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x116>;
						remote-endpoint = <0x111>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x117>;
						remote-endpoint = <0x112>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x10a>;
						remote-endpoint = <0x10d>;
					};
				};
			};
		};

		tpda@7863000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x459>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x40>;
			qcom,dsb-elem-size = <0x3 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7863000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x189>;
						remote-endpoint = <0x185>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x18a>;
						remote-endpoint = <0x186>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x18b>;
						remote-endpoint = <0x187>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x18c>;
						remote-endpoint = <0x188>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1b9>;
						remote-endpoint = <0x184>;
					};
				};
			};
		};

		tpdm@600f000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spdm";
			phandle = <0x458>;
			reg = <0x600f000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x14d>;
						remote-endpoint = <0x183>;
					};
				};
			};
		};

		tpdm@6800000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-0";
			phandle = <0x446>;
			qcom,msr-fix-req;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x131>;
						remote-endpoint = <0x133>;
					};
				};
			};
		};

		tpdm@6801000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x447>;
			qcom,msr-fix-req;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x132>;
						remote-endpoint = <0x134>;
					};
				};
			};
		};

		tpdm@682c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gcc";
			phandle = <0x456>;
			reg = <0x682c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x14b>;
						remote-endpoint = <0x181>;
					};
				};
			};
		};

		tpdm@6830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-video";
			phandle = <0x161>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x192>;
						remote-endpoint = <0x193>;
					};
				};
			};
		};

		tpdm@6840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x44b>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x14c>;
						remote-endpoint = <0x150>;
					};
				};
			};
		};

		tpdm@6841000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x44c>;
			reg = <0x6841000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x149>;
						remote-endpoint = <0x151>;
					};
				};
			};
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x167>;
			qcom,msr-fix-req;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x154>;
						remote-endpoint = <0x155>;
					};
				};
			};
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x44d>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x14e>;
						remote-endpoint = <0x152>;
					};
				};
			};
		};

		tpdm@6870000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x44a>;
			qcom,hw-enable-check;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x148>;
						remote-endpoint = <0x14f>;
					};
				};
			};
		};

		tpdm@6980000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x199>;
			qcom,msr-fix-req;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x19d>;
						remote-endpoint = <0x1a0>;
					};
				};
			};
		};

		tpdm@69810000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x19b>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x19e>;
						remote-endpoint = <0x1a1>;
					};
				};
			};
		};

		tpdm@69c0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south";
			phandle = <0x453>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x15c>;
						remote-endpoint = <0x15d>;
					};
				};
			};
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x457>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x14a>;
						remote-endpoint = <0x182>;
					};
				};
			};
		};

		tpdm@6ac0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-north";
			phandle = <0x44f>;
			qcom,msr-fix-req;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x158>;
						remote-endpoint = <0x156>;
					};
				};
			};
		};

		tpdm@6b09000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-0";
			phandle = <0x438>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x10e>;
						remote-endpoint = <0x113>;
					};
				};
			};
		};

		tpdm@6b0a000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-1";
			phandle = <0x439>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x10f>;
						remote-endpoint = <0x114>;
					};
				};
			};
		};

		tpdm@6b0b000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-2";
			phandle = <0x43a>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x110>;
						remote-endpoint = <0x115>;
					};
				};
			};
		};

		tpdm@6b0c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-3";
			phandle = <0x43b>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x111>;
						remote-endpoint = <0x116>;
					};
				};
			};
		};

		tpdm@6b0d000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x43c>;
			qcom,msr-fix-req;
			reg = <0x6b0d000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x112>;
						remote-endpoint = <0x117>;
					};
				};
			};
		};

		tpdm@6b46000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x434>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x107>;
						remote-endpoint = <0x104>;
					};
				};
			};
		};

		tpdm@6c08000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x165>;
			qcom,msr-fix-req;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x190>;
						remote-endpoint = <0x195>;
					};
				};
			};
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x175>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x17d>;
						remote-endpoint = <0x17f>;
					};
				};
			};
		};

		tpdm@6c29000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipcc";
			phandle = <0x177>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x17e>;
						remote-endpoint = <0x180>;
					};
				};
			};
		};

		tpdm@6c38000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm";
			phandle = <0x171>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b0>;
						remote-endpoint = <0x1b2>;
					};
				};
			};
		};

		tpdm@6c39000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm-mx";
			phandle = <0x173>;
			reg = <0x6c39000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b1>;
						remote-endpoint = <0x1b3>;
					};
				};
			};
		};

		tpdm@6c60000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mdss";
			phandle = <0x163>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x18f>;
						remote-endpoint = <0x194>;
					};
				};
			};
		};

		tpdm@6e00000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x16d>;
			qcom,msr-fix-req;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a5>;
						remote-endpoint = <0x1ad>;
					};
				};
			};
		};

		tpdm@6e01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-shrm";
			phandle = <0x16f>;
			qcom,msr-fix-req;
			reg = <0x6e01000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a6>;
						remote-endpoint = <0x1ae>;
					};
				};
			};
		};

		tpdm@6e10000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch02";
			phandle = <0x169>;
			qcom,msr-fix-req;
			reg = <0x6e10000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a8>;
						remote-endpoint = <0x1ab>;
					};
				};
			};
		};

		tpdm@6e20000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch13";
			phandle = <0x16b>;
			qcom,msr-fix-req;
			reg = <0x6e20000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1aa>;
						remote-endpoint = <0x1ac>;
					};
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x45c>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x187>;
						remote-endpoint = <0x18b>;
					};
				};
			};
		};

		tpdm@7861000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x45d>;
			reg = <0x7861000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x188>;
						remote-endpoint = <0x18c>;
					};
				};
			};
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x45a>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x185>;
						remote-endpoint = <0x189>;
					};
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x2b 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x45b>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x186>;
						remote-endpoint = <0x18a>;
					};
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			interrupts-extended = <0x29 0x1a 0x4 0x29 0x1c 0x4 0x29 0x14 0x4>;
			phandle = <0x47>;
			reg = <0xc222000 0x8 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
		};

		tsens@c223000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			interrupts-extended = <0x29 0x1b 0x4 0x29 0x1d 0x4 0x29 0x15 0x4>;
			phandle = <0x3f>;
			reg = <0xc223000 0x8 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			out-ports {

				port {

					endpoint {
						phandle = <0x197>;
						remote-endpoint = <0x1b4>;
					};
				};
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x40d>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		ufshc@1d84000 {
			#reset-cells = <0x1>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x2e 0xa0 0x2e 0x10 0x2e 0x9f 0x2e 0xaf 0x2e 0xa3 0x35 0x0 0x2e 0xad 0x2e 0xa9 0x2e 0xab>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			dma-coherent;
			freq-table-hz = <0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			interconnects = <0x8d 0x34 0x8a 0x200 0x8e 0x2 0x8f 0x230>;
			interrupts = <0x0 0x109 0x4>;
			iommus = <0x28 0xe0 0x0>;
			lanes-per-direction = <0x2>;
			phandle = <0x8b>;
			phy-names = "ufsphy";
			phys = <0x8c>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,iommu-dma = "fastmap";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x0 0x0 0x0 0x0 0x39a 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x39a0 0x0 0x3e8 0x0 0x1f334 0x0 0x3e8 0x0 0x3e667 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x3e667 0x0 0x3e8 0x0 0x7cccd 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x0 0x2c7b80 0x0 0x64000 0x0 0x247ae 0x0 0x3e8 0x0 0x48ccd 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x48ccd 0x0 0x3e8 0x0 0x9199a 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x64000 0x2c7b80 0x0 0x64000 0x64000 0x74a000 0x0 0x4b000 0x0>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			reset-gpios = <0x90 0xcb 0x1>;
			reset-names = "rst";
			resets = <0x2e 0x19>;
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_aux_clk";
			clocks = <0x35 0x0 0x2e 0xa6>;
			lanes-per-direction = <0x2>;
			phandle = <0x8c>;
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			resets = <0x8b 0x0>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x28 0x180f 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x42e>;
		};
	};
};
