;-------------------------------------------------------------------------------
; serport.ah - serial port driver definitions.
;-------------------------------------------------------------------------------

; UART registers
%define	UART_RX			0		; Receive buffer (DLAB=0) (in)
%define	UART_TX			0		; Transmit buffer (DLAB=0) (out)
%define	UART_DLL		0		; Divisor Latch Low (DLAB=1) (out)
%define	UART_DLM		1		; Divisor Latch High (DLAB=1) (out)
%define	UART_IER		1		; Interrupt Enable Register (out)
%define	UART_IIR		2		; Interrupt ID Register (in)
%define	UART_FCR		2		; FIFO Control Register
%define	UART_LCR		3		; Line Control Register (out)
%define	UART_MCR		4		; Modem Control Register (out)
%define	UART_LSR		5		; Line Status Register (in)
%define	UART_MSR		6		; Modem Status Register (in)
%define	UART_SCR		7		; Scratch Register (I/O)


; FIFO Control Register definitions (16650 only)
%define	UART_FCR_ENABLE_FIFO	1		; Enable the FIFO
%define	UART_FCR_CLEAR_RCVR	2		; Clear the RCVR FIFO
%define	UART_FCR_CLEAR_XMIT	4		; Clear the XMIT FIFO
%define	UART_FCR_DMA_SELECT	8		; For DMA applications
%define	UART_FCR_TRIGGER_MASK	0C0h		; Mask for the FIFO trigger range
%define	UART_FCR_TRIGGER_1	0		; Mask for trigger set at 1
%define	UART_FCR_TRIGGER_4	40h		; Mask for trigger set at 4
%define	UART_FCR_TRIGGER_8	80h		; Mask for trigger set at 8
%define	UART_FCR_TRIGGER_14	0C0h		; Mask for trigger set at 14


; Interrupt Enable Register definitions
%define	UART_IER_MSI		8		; Enable modem status interrupt
%define	UART_IER_RLSI		4		; Enable receiver line status interrupt
%define	UART_IER_THRI		2		; Enable transmitter holding register int.
%define	UART_IER_RDI		1		; Enable receiver data interrupt


; Interrupt Identification Register definitions
%define	UART_IIR_NONE		1		; No interrupts pending
%define	UART_IIR_ID		6		; Mask for the interrupt ID

%define	UART_IIR_MSI		0		; Modem status interrupt
%define	UART_IIR_THRI		2		; Transmitter holding register empty
%define	UART_IIR_RDI		4               ; Receiver data interrupt
%define	UART_IIR_RLSI		6               ; Receiver line status interrupt


; Line Control Register definitions
%define	UART_LCR_DLAB		80h		; Divisor latch access bit
%define	UART_LCR_SBC		40h		; Set break control
%define	UART_LCR_SPAR		20h		; Stick parity
%define	UART_LCR_EPAR		10h		; Even parity select
%define	UART_LCR_PARITY		8		; Parity Enable
%define	UART_LCR_STOP		4		; Stop bits: 0=1 stop bit, 1= 2 stop bits
%define	UART_LCR_WLEN5		0		; Wordlength: 5 bits
%define	UART_LCR_WLEN6		1		; Wordlength: 6 bits
%define	UART_LCR_WLEN7		2		; Wordlength: 7 bits
%define	UART_LCR_WLEN8		3		; Wordlength: 8 bits
; Parity masks
%define	UART_LCR_PARITYODD	8h
%define	UART_LCR_PARITYEVEN	18h
%define	UART_LCR_PARITYZERO	28h
%define	UART_LCR_PARITYONE	38h
%define	UART_LCR_PARITYNONE	0
%define	UART_LCR_PARITYMASK	38h


; Modem Control Register definitions
%define	UART_MCR_LOOP		10h		; Enable loopback test mode
%define	UART_MCR_MEI		8		; Master Enable Interrupts
%define	UART_MCR_OUT1		4		; Out1 complement
%define	UART_MCR_RTS		2		; RTS complement
%define	UART_MCR_DTR		1		; DTR complement


; Line Status Register definitions
%define	UART_LSR_TEMT		40h		; Transmitter empty
%define	UART_LSR_THRE		20h		; Transmit-hold-register empty
%define	UART_LSR_BI		10h		; Break interrupt indicator
%define	UART_LSR_FE		8		; Frame error indicator
%define	UART_LSR_PE		4		; Parity error indicator
%define	UART_LSR_OE		2		; Overrun error indicator
%define	UART_LSR_DR		1		; Receiver data ready


; Modem Status Register definitions
%define	UART_MSR_DCD		80h		; Data Carrier Detect
%define	UART_MSR_RI		40h		; Ring Indicator
%define	UART_MSR_DSR		20h		; Data Set Ready
%define	UART_MSR_CTS		10h		; Clear to Send
%define	UART_MSR_DDCD		8		; Delta DCD
%define	UART_MSR_TERI		4		; Trailing edge ring indicator
%define	UART_MSR_DDSR		2		; Delta DSR
%define	UART_MSR_DCTS		1		; Delta CTS


; UART types
%define	UART_Unknown		0
%define	UART_8250		1
%define	UART_16450		2
%define	UART_16550		3
%define	UART_16550A		4
%define	UART_16650		6		; Not supported yet


; Misc
%define	UART_MAXBAUD		115200		; Maximal UART baud rate
