# ğŸš€ VSD RISC-V CHIP TAPEOUT â€“ WEEK 2

Welcome to **Week 2** of my RISC-V Chip TAPEOUT journey! âœ¨
This week, I step deeper into the world of **System-on-Chip (SoC) design** ğŸ–¥ï¸âš¡. Through both **theory ğŸ“–** and **hands-on labs ğŸ§ª**, I explored the **VSDBabySoC** â€“ a simplified yet powerful model built on the **RVMYTH Processor ğŸ§ **, enhanced with IPs like a **PLL ğŸ”„** and a **10-bit DAC ğŸšï¸**.

The journey is organized into **two sub-branches**:

* ğŸ“– **Theory** â†’ focusing on the fundamental concepts of SoC design.
* ğŸ§ª **Labs** â†’ hands-on practice with open-source tools such as **Icarus Verilog ğŸ“**, **GTKWave ğŸŒŠ**, and **Yosys âš™ï¸** for simulation, waveform analysis, and synthesis.

At the end of the week, my goal is to **bridge these two branches together** â€” connecting theoretical understanding with **real-world semiconductor concepts** in an even more **refined, creative, yet professional way** ğŸŒğŸ’¡.


## ğŸ“†**WEEK 2 STRUCTURE:**

<pre>
VSD-RISC-V-CHIP-TAPEOUT-WEEK2/
â”‚
â”œâ”€â”€ ğŸ“– Theory(README.md)/  
â”‚   â”œâ”€â”€ ğŸ“01_SoC_Introduction  
â”‚   â”œâ”€â”€ ğŸ”Œ02_components of a SoC 
â”‚   â”œâ”€â”€ ğŸ§©03_SoC_Integration  
â”‚   â”œâ”€â”€ ğŸ§ 04_VSDBabySoC 
â”‚     
â”œâ”€â”€ ğŸ§ª Labs(README.md)/  
â”‚   â”œâ”€â”€ ğŸ“01_Icarus_Verilog_Simulation/  
â”‚   â”‚   â”œâ”€â”€ ğŸ’»code/  
â”‚   â”‚   â””â”€â”€ ğŸ“Šresults/  
â”‚   â”œâ”€â”€ ğŸŒŠ02_GTKWave_Analysis/  
â”‚   â”‚   â”œâ”€â”€ ğŸ“ˆwaveforms/  
â”‚   â”‚   â””â”€â”€ğŸ–¼ï¸ screenshots/  
â”‚   â”œâ”€â”€ âš™ï¸03_Yosys_Synthesis/  
â”‚   â”‚   â”œâ”€â”€ ğŸ“‚netlists/  
â”‚   â”‚   â””â”€â”€ ğŸ“‚logs/  
â”‚   â””â”€â”€ ğŸ“˜README.md   (summary of lab experiments)  
â”‚
â”œâ”€â”€ ğŸ“‘ Docs/  
â”‚   â”œâ”€â”€ğŸ—’ï¸ Week2_Summary.md  
â”‚   â”œâ”€â”€ğŸ’¡ Learnings.md  
â”‚   â””â”€â”€ ğŸš€Future_Work.md  
â”‚
â””â”€â”€ ğŸ“ŒREADME.md   (main intro to the repository, links to Theory & Labs)/
</pre>

[Explore Theory here â¡](https://github.com/abdul07azeem/VSD-RISC-V-CHIP-TAPEOUT-WEEK2/tree/VSDBabySoC-Theory)

![Explore the Theory]() 
