verilog xil_defaultlib --include "../../../../assignment-1.gen/sources_1/bd/uart_rx_design/ipshared/30ef" \
"../../../bd/uart_rx_design/ip/uart_rx_design_led_ctrl_0_0/sim/uart_rx_design_led_ctrl_0_0.v" \
"../../../bd/uart_rx_design/ip/uart_rx_design_uart_receiver_0_0/sim/uart_rx_design_uart_receiver_0_0.v" \
"../../../bd/uart_rx_design/sim/uart_rx_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
