# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio_6.srcs/sources_1/new/Compare.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/FullAdder.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/Mem_output.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/ROM.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/ROM_output.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/SistemaTesting.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd" \
"../../../../esercizio_6.srcs/sources_1/imports/Desktop/contatore.vhd" \
"../../../../esercizio_6.srcs/sim_1/new/TB_testing.vhd" \

# Do not sort compile order
nosort
