
UART_QUICK_START_BASIC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008ab8  10008000  10008000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  10010ab8  10010ab8  00010ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000210  10010b30  10010b30  00010b2c  2**3
                  ALLOC
  3 .stack        00000800  10010d40  10010d40  00010b2c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010b2c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010b54  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001827f  00000000  00000000  00010baf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002148  00000000  00000000  00028e2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000406d  00000000  00000000  0002af76  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000580  00000000  00000000  0002efe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004c8  00000000  00000000  0002f563  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019510  00000000  00000000  0002fa2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00008191  00000000  00000000  00048f3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000f040b  00000000  00000000  000510cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001f18  00000000  00000000  001414d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10008000 <app_entry>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void app_entry(void)
{
10008000:	b510      	push	{r4, lr}

    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
10008002:	4b18      	ldr	r3, [pc, #96]	; (10008064 <app_entry+0x64>)
10008004:	4a18      	ldr	r2, [pc, #96]	; (10008068 <app_entry+0x68>)
10008006:	429a      	cmp	r2, r3
10008008:	d003      	beq.n	10008012 <app_entry+0x12>
        for (; pDest < &_erelocate;) {
1000800a:	4b18      	ldr	r3, [pc, #96]	; (1000806c <app_entry+0x6c>)
1000800c:	4a15      	ldr	r2, [pc, #84]	; (10008064 <app_entry+0x64>)
1000800e:	429a      	cmp	r2, r3
10008010:	d304      	bcc.n	1000801c <app_entry+0x1c>
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008012:	4b17      	ldr	r3, [pc, #92]	; (10008070 <app_entry+0x70>)
10008014:	4a17      	ldr	r2, [pc, #92]	; (10008074 <app_entry+0x74>)
10008016:	429a      	cmp	r2, r3
10008018:	d310      	bcc.n	1000803c <app_entry+0x3c>
1000801a:	e01e      	b.n	1000805a <app_entry+0x5a>
1000801c:	4b16      	ldr	r3, [pc, #88]	; (10008078 <app_entry+0x78>)
1000801e:	4a13      	ldr	r2, [pc, #76]	; (1000806c <app_entry+0x6c>)
10008020:	3203      	adds	r2, #3
10008022:	1ad2      	subs	r2, r2, r3
10008024:	0892      	lsrs	r2, r2, #2
10008026:	3201      	adds	r2, #1
10008028:	0092      	lsls	r2, r2, #2
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
1000802a:	2300      	movs	r3, #0
            *pDest++ = *pSrc++;
1000802c:	480d      	ldr	r0, [pc, #52]	; (10008064 <app_entry+0x64>)
1000802e:	490e      	ldr	r1, [pc, #56]	; (10008068 <app_entry+0x68>)
10008030:	58cc      	ldr	r4, [r1, r3]
10008032:	50c4      	str	r4, [r0, r3]
10008034:	3304      	adds	r3, #4
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
10008036:	4293      	cmp	r3, r2
10008038:	d1fa      	bne.n	10008030 <app_entry+0x30>
1000803a:	e7ea      	b.n	10008012 <app_entry+0x12>
1000803c:	4b0f      	ldr	r3, [pc, #60]	; (1000807c <app_entry+0x7c>)
1000803e:	490c      	ldr	r1, [pc, #48]	; (10008070 <app_entry+0x70>)
10008040:	3103      	adds	r1, #3
10008042:	1ac9      	subs	r1, r1, r3
10008044:	0889      	lsrs	r1, r1, #2
10008046:	3101      	adds	r1, #1
10008048:	0089      	lsls	r1, r1, #2
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
1000804a:	2300      	movs	r3, #0
        *pDest++ = 0;
1000804c:	4c09      	ldr	r4, [pc, #36]	; (10008074 <app_entry+0x74>)
1000804e:	2000      	movs	r0, #0
10008050:	191a      	adds	r2, r3, r4
10008052:	6010      	str	r0, [r2, #0]
10008054:	3304      	adds	r3, #4
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008056:	428b      	cmp	r3, r1
10008058:	d1fa      	bne.n	10008050 <app_entry+0x50>
        *pDest++ = 0;
    }

    /* Initialize the C library */
    __libc_init_array();
1000805a:	4b09      	ldr	r3, [pc, #36]	; (10008080 <app_entry+0x80>)
1000805c:	4798      	blx	r3

    /* Branch to main function */
    main();
1000805e:	4b09      	ldr	r3, [pc, #36]	; (10008084 <app_entry+0x84>)
10008060:	4798      	blx	r3

    /* return to BLE OS*/
    return;
}
10008062:	bd10      	pop	{r4, pc}
10008064:	10010ab8 	.word	0x10010ab8
10008068:	10010ab8 	.word	0x10010ab8
1000806c:	10010b2c 	.word	0x10010b2c
10008070:	10010d40 	.word	0x10010d40
10008074:	10010b30 	.word	0x10010b30
10008078:	10010abc 	.word	0x10010abc
1000807c:	10010b34 	.word	0x10010b34
10008080:	1000dc19 	.word	0x1000dc19
10008084:	1000a085 	.word	0x1000a085

10008088 <__do_global_dtors_aux>:
10008088:	b510      	push	{r4, lr}
1000808a:	4c06      	ldr	r4, [pc, #24]	; (100080a4 <__do_global_dtors_aux+0x1c>)
1000808c:	7823      	ldrb	r3, [r4, #0]
1000808e:	2b00      	cmp	r3, #0
10008090:	d107      	bne.n	100080a2 <__do_global_dtors_aux+0x1a>
10008092:	4b05      	ldr	r3, [pc, #20]	; (100080a8 <__do_global_dtors_aux+0x20>)
10008094:	2b00      	cmp	r3, #0
10008096:	d002      	beq.n	1000809e <__do_global_dtors_aux+0x16>
10008098:	4804      	ldr	r0, [pc, #16]	; (100080ac <__do_global_dtors_aux+0x24>)
1000809a:	e000      	b.n	1000809e <__do_global_dtors_aux+0x16>
1000809c:	bf00      	nop
1000809e:	2301      	movs	r3, #1
100080a0:	7023      	strb	r3, [r4, #0]
100080a2:	bd10      	pop	{r4, pc}
100080a4:	10010b30 	.word	0x10010b30
100080a8:	00000000 	.word	0x00000000
100080ac:	10010ab8 	.word	0x10010ab8

100080b0 <frame_dummy>:
100080b0:	b508      	push	{r3, lr}
100080b2:	4b08      	ldr	r3, [pc, #32]	; (100080d4 <frame_dummy+0x24>)
100080b4:	2b00      	cmp	r3, #0
100080b6:	d003      	beq.n	100080c0 <frame_dummy+0x10>
100080b8:	4807      	ldr	r0, [pc, #28]	; (100080d8 <frame_dummy+0x28>)
100080ba:	4908      	ldr	r1, [pc, #32]	; (100080dc <frame_dummy+0x2c>)
100080bc:	e000      	b.n	100080c0 <frame_dummy+0x10>
100080be:	bf00      	nop
100080c0:	4807      	ldr	r0, [pc, #28]	; (100080e0 <frame_dummy+0x30>)
100080c2:	6803      	ldr	r3, [r0, #0]
100080c4:	2b00      	cmp	r3, #0
100080c6:	d100      	bne.n	100080ca <frame_dummy+0x1a>
100080c8:	bd08      	pop	{r3, pc}
100080ca:	4b06      	ldr	r3, [pc, #24]	; (100080e4 <frame_dummy+0x34>)
100080cc:	2b00      	cmp	r3, #0
100080ce:	d0fb      	beq.n	100080c8 <frame_dummy+0x18>
100080d0:	4798      	blx	r3
100080d2:	e7f9      	b.n	100080c8 <frame_dummy+0x18>
100080d4:	00000000 	.word	0x00000000
100080d8:	10010ab8 	.word	0x10010ab8
100080dc:	10010b34 	.word	0x10010b34
100080e0:	10010ab8 	.word	0x10010ab8
100080e4:	00000000 	.word	0x00000000

100080e8 <kalmanFilterX>:

	return angle;
}

float kalmanFilterX(float accAngle, float gyroRate, float dt)
{
100080e8:	b5f0      	push	{r4, r5, r6, r7, lr}
100080ea:	465f      	mov	r7, fp
100080ec:	4656      	mov	r6, sl
100080ee:	464d      	mov	r5, r9
100080f0:	4644      	mov	r4, r8
100080f2:	b4f0      	push	{r4, r5, r6, r7}
100080f4:	b08b      	sub	sp, #44	; 0x2c
100080f6:	9007      	str	r0, [sp, #28]
100080f8:	1c16      	adds	r6, r2, #0
	float  y, S;
	float K_0, K_1;

	KFangleX += dt * (gyroRate - x_bias);
100080fa:	4b4c      	ldr	r3, [pc, #304]	; (1000822c <kalmanFilterX+0x144>)
100080fc:	681b      	ldr	r3, [r3, #0]
100080fe:	4c4c      	ldr	r4, [pc, #304]	; (10008230 <kalmanFilterX+0x148>)
10008100:	1c08      	adds	r0, r1, #0
10008102:	9306      	str	r3, [sp, #24]
10008104:	1c19      	adds	r1, r3, #0
10008106:	47a0      	blx	r4
10008108:	4d4a      	ldr	r5, [pc, #296]	; (10008234 <kalmanFilterX+0x14c>)
1000810a:	9600      	str	r6, [sp, #0]
1000810c:	1c31      	adds	r1, r6, #0
1000810e:	47a8      	blx	r5
10008110:	4f49      	ldr	r7, [pc, #292]	; (10008238 <kalmanFilterX+0x150>)
10008112:	4e4a      	ldr	r6, [pc, #296]	; (1000823c <kalmanFilterX+0x154>)
10008114:	6839      	ldr	r1, [r7, #0]
10008116:	47b0      	blx	r6
10008118:	9003      	str	r0, [sp, #12]

	XP_00 +=  - dt * (XP_10 + XP_01) + Q_angle * dt;
1000811a:	9a00      	ldr	r2, [sp, #0]
1000811c:	2180      	movs	r1, #128	; 0x80
1000811e:	0609      	lsls	r1, r1, #24
10008120:	468c      	mov	ip, r1
10008122:	4462      	add	r2, ip
10008124:	9202      	str	r2, [sp, #8]
10008126:	4a46      	ldr	r2, [pc, #280]	; (10008240 <kalmanFilterX+0x158>)
10008128:	4690      	mov	r8, r2
1000812a:	6812      	ldr	r2, [r2, #0]
1000812c:	4945      	ldr	r1, [pc, #276]	; (10008244 <kalmanFilterX+0x15c>)
1000812e:	4689      	mov	r9, r1
10008130:	6809      	ldr	r1, [r1, #0]
10008132:	9204      	str	r2, [sp, #16]
10008134:	1c10      	adds	r0, r2, #0
10008136:	9105      	str	r1, [sp, #20]
10008138:	47b0      	blx	r6
1000813a:	1c01      	adds	r1, r0, #0
1000813c:	9802      	ldr	r0, [sp, #8]
1000813e:	47a8      	blx	r5
10008140:	9001      	str	r0, [sp, #4]
10008142:	9800      	ldr	r0, [sp, #0]
10008144:	4b40      	ldr	r3, [pc, #256]	; (10008248 <kalmanFilterX+0x160>)
10008146:	6819      	ldr	r1, [r3, #0]
10008148:	47a8      	blx	r5
1000814a:	1c01      	adds	r1, r0, #0
1000814c:	9801      	ldr	r0, [sp, #4]
1000814e:	47b0      	blx	r6
10008150:	4b3e      	ldr	r3, [pc, #248]	; (1000824c <kalmanFilterX+0x164>)
10008152:	469b      	mov	fp, r3
10008154:	6819      	ldr	r1, [r3, #0]
10008156:	47b0      	blx	r6
10008158:	9001      	str	r0, [sp, #4]
	XP_01 +=  - dt * XP_11;
1000815a:	4b3d      	ldr	r3, [pc, #244]	; (10008250 <kalmanFilterX+0x168>)
1000815c:	469a      	mov	sl, r3
1000815e:	681b      	ldr	r3, [r3, #0]
10008160:	9802      	ldr	r0, [sp, #8]
10008162:	9302      	str	r3, [sp, #8]
10008164:	1c19      	adds	r1, r3, #0
10008166:	47a8      	blx	r5
10008168:	1c02      	adds	r2, r0, #0
1000816a:	9805      	ldr	r0, [sp, #20]
1000816c:	9205      	str	r2, [sp, #20]
1000816e:	1c11      	adds	r1, r2, #0
10008170:	47b0      	blx	r6
10008172:	9008      	str	r0, [sp, #32]
	XP_10 +=  - dt * XP_11;
10008174:	9804      	ldr	r0, [sp, #16]
10008176:	9905      	ldr	r1, [sp, #20]
10008178:	47b0      	blx	r6
1000817a:	9004      	str	r0, [sp, #16]
	XP_11 +=  + Q_bias * dt;
1000817c:	9800      	ldr	r0, [sp, #0]
1000817e:	4b35      	ldr	r3, [pc, #212]	; (10008254 <kalmanFilterX+0x16c>)
10008180:	6819      	ldr	r1, [r3, #0]
10008182:	47a8      	blx	r5
10008184:	1c01      	adds	r1, r0, #0
10008186:	9802      	ldr	r0, [sp, #8]
10008188:	47b0      	blx	r6
1000818a:	9009      	str	r0, [sp, #36]	; 0x24

	y = accAngle - KFangleX;
1000818c:	9807      	ldr	r0, [sp, #28]
1000818e:	9903      	ldr	r1, [sp, #12]
10008190:	47a0      	blx	r4
10008192:	9005      	str	r0, [sp, #20]
	S = XP_00 + R_measure;
10008194:	9801      	ldr	r0, [sp, #4]
10008196:	4b30      	ldr	r3, [pc, #192]	; (10008258 <kalmanFilterX+0x170>)
10008198:	6819      	ldr	r1, [r3, #0]
1000819a:	47b0      	blx	r6
1000819c:	1c02      	adds	r2, r0, #0
	K_0 = XP_00 / S;
1000819e:	9801      	ldr	r0, [sp, #4]
100081a0:	9202      	str	r2, [sp, #8]
100081a2:	1c11      	adds	r1, r2, #0
100081a4:	4a2d      	ldr	r2, [pc, #180]	; (1000825c <kalmanFilterX+0x174>)
100081a6:	4790      	blx	r2
100081a8:	9000      	str	r0, [sp, #0]
	K_1 = XP_10 / S;
100081aa:	9804      	ldr	r0, [sp, #16]
100081ac:	9902      	ldr	r1, [sp, #8]
100081ae:	4a2b      	ldr	r2, [pc, #172]	; (1000825c <kalmanFilterX+0x174>)
100081b0:	4790      	blx	r2
100081b2:	9002      	str	r0, [sp, #8]

	KFangleX +=  K_0 * y;
100081b4:	9800      	ldr	r0, [sp, #0]
100081b6:	9905      	ldr	r1, [sp, #20]
100081b8:	47a8      	blx	r5
100081ba:	1c01      	adds	r1, r0, #0
100081bc:	9803      	ldr	r0, [sp, #12]
100081be:	47b0      	blx	r6
100081c0:	9003      	str	r0, [sp, #12]
100081c2:	6038      	str	r0, [r7, #0]
	x_bias  +=  K_1 * y;
100081c4:	9802      	ldr	r0, [sp, #8]
100081c6:	9905      	ldr	r1, [sp, #20]
100081c8:	47a8      	blx	r5
100081ca:	1c01      	adds	r1, r0, #0
100081cc:	9806      	ldr	r0, [sp, #24]
100081ce:	47b0      	blx	r6
100081d0:	4b16      	ldr	r3, [pc, #88]	; (1000822c <kalmanFilterX+0x144>)
100081d2:	6018      	str	r0, [r3, #0]
	XP_00 -= K_0 * XP_00;
100081d4:	9e01      	ldr	r6, [sp, #4]
100081d6:	1c30      	adds	r0, r6, #0
100081d8:	9900      	ldr	r1, [sp, #0]
100081da:	47a8      	blx	r5
100081dc:	1c01      	adds	r1, r0, #0
100081de:	1c30      	adds	r0, r6, #0
100081e0:	47a0      	blx	r4
100081e2:	1c07      	adds	r7, r0, #0
100081e4:	465b      	mov	r3, fp
100081e6:	6018      	str	r0, [r3, #0]
	XP_01 -= K_0 * XP_01;
100081e8:	9e08      	ldr	r6, [sp, #32]
100081ea:	1c30      	adds	r0, r6, #0
100081ec:	9900      	ldr	r1, [sp, #0]
100081ee:	47a8      	blx	r5
100081f0:	1c01      	adds	r1, r0, #0
100081f2:	1c30      	adds	r0, r6, #0
100081f4:	47a0      	blx	r4
100081f6:	1c06      	adds	r6, r0, #0
100081f8:	464b      	mov	r3, r9
100081fa:	6018      	str	r0, [r3, #0]
	XP_10 -= K_1 * XP_00;
100081fc:	9802      	ldr	r0, [sp, #8]
100081fe:	1c39      	adds	r1, r7, #0
10008200:	47a8      	blx	r5
10008202:	1c01      	adds	r1, r0, #0
10008204:	9804      	ldr	r0, [sp, #16]
10008206:	47a0      	blx	r4
10008208:	4643      	mov	r3, r8
1000820a:	6018      	str	r0, [r3, #0]
	XP_11 -= K_1 * XP_01;
1000820c:	9802      	ldr	r0, [sp, #8]
1000820e:	1c31      	adds	r1, r6, #0
10008210:	47a8      	blx	r5
10008212:	1c01      	adds	r1, r0, #0
10008214:	9809      	ldr	r0, [sp, #36]	; 0x24
10008216:	47a0      	blx	r4
10008218:	4653      	mov	r3, sl
1000821a:	6018      	str	r0, [r3, #0]

	return KFangleX;
}
1000821c:	9803      	ldr	r0, [sp, #12]
1000821e:	b00b      	add	sp, #44	; 0x2c
10008220:	bc3c      	pop	{r2, r3, r4, r5}
10008222:	4690      	mov	r8, r2
10008224:	4699      	mov	r9, r3
10008226:	46a2      	mov	sl, r4
10008228:	46ab      	mov	fp, r5
1000822a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000822c:	10010b7c 	.word	0x10010b7c
10008230:	1000bb41 	.word	0x1000bb41
10008234:	1000b8dd 	.word	0x1000b8dd
10008238:	10010b5c 	.word	0x10010b5c
1000823c:	1000b375 	.word	0x1000b375
10008240:	10010b68 	.word	0x10010b68
10008244:	10010b4c 	.word	0x10010b4c
10008248:	10010ab8 	.word	0x10010ab8
1000824c:	10010b58 	.word	0x10010b58
10008250:	10010b6c 	.word	0x10010b6c
10008254:	10010abc 	.word	0x10010abc
10008258:	10010ac0 	.word	0x10010ac0
1000825c:	1000b66d 	.word	0x1000b66d

10008260 <kalmanFilterY>:


float kalmanFilterY(float accAngle, float gyroRate, float dt)
{
10008260:	b5f0      	push	{r4, r5, r6, r7, lr}
10008262:	465f      	mov	r7, fp
10008264:	4656      	mov	r6, sl
10008266:	464d      	mov	r5, r9
10008268:	4644      	mov	r4, r8
1000826a:	b4f0      	push	{r4, r5, r6, r7}
1000826c:	b08b      	sub	sp, #44	; 0x2c
1000826e:	9007      	str	r0, [sp, #28]
10008270:	1c16      	adds	r6, r2, #0
	float  y, S;
	float K_0, K_1;

	KFangleY += dt * (gyroRate - y_bias);
10008272:	4b4c      	ldr	r3, [pc, #304]	; (100083a4 <kalmanFilterY+0x144>)
10008274:	681b      	ldr	r3, [r3, #0]
10008276:	4c4c      	ldr	r4, [pc, #304]	; (100083a8 <kalmanFilterY+0x148>)
10008278:	1c08      	adds	r0, r1, #0
1000827a:	9306      	str	r3, [sp, #24]
1000827c:	1c19      	adds	r1, r3, #0
1000827e:	47a0      	blx	r4
10008280:	4d4a      	ldr	r5, [pc, #296]	; (100083ac <kalmanFilterY+0x14c>)
10008282:	9600      	str	r6, [sp, #0]
10008284:	1c31      	adds	r1, r6, #0
10008286:	47a8      	blx	r5
10008288:	4f49      	ldr	r7, [pc, #292]	; (100083b0 <kalmanFilterY+0x150>)
1000828a:	4e4a      	ldr	r6, [pc, #296]	; (100083b4 <kalmanFilterY+0x154>)
1000828c:	6839      	ldr	r1, [r7, #0]
1000828e:	47b0      	blx	r6
10008290:	9003      	str	r0, [sp, #12]

	YP_00 +=  - dt * (YP_10 + YP_01) + Q_angle * dt;
10008292:	9a00      	ldr	r2, [sp, #0]
10008294:	2180      	movs	r1, #128	; 0x80
10008296:	0609      	lsls	r1, r1, #24
10008298:	468c      	mov	ip, r1
1000829a:	4462      	add	r2, ip
1000829c:	9202      	str	r2, [sp, #8]
1000829e:	4a46      	ldr	r2, [pc, #280]	; (100083b8 <kalmanFilterY+0x158>)
100082a0:	4690      	mov	r8, r2
100082a2:	6812      	ldr	r2, [r2, #0]
100082a4:	4945      	ldr	r1, [pc, #276]	; (100083bc <kalmanFilterY+0x15c>)
100082a6:	4689      	mov	r9, r1
100082a8:	6809      	ldr	r1, [r1, #0]
100082aa:	9204      	str	r2, [sp, #16]
100082ac:	1c10      	adds	r0, r2, #0
100082ae:	9105      	str	r1, [sp, #20]
100082b0:	47b0      	blx	r6
100082b2:	1c01      	adds	r1, r0, #0
100082b4:	9802      	ldr	r0, [sp, #8]
100082b6:	47a8      	blx	r5
100082b8:	9001      	str	r0, [sp, #4]
100082ba:	9800      	ldr	r0, [sp, #0]
100082bc:	4b40      	ldr	r3, [pc, #256]	; (100083c0 <kalmanFilterY+0x160>)
100082be:	6819      	ldr	r1, [r3, #0]
100082c0:	47a8      	blx	r5
100082c2:	1c01      	adds	r1, r0, #0
100082c4:	9801      	ldr	r0, [sp, #4]
100082c6:	47b0      	blx	r6
100082c8:	4b3e      	ldr	r3, [pc, #248]	; (100083c4 <kalmanFilterY+0x164>)
100082ca:	469b      	mov	fp, r3
100082cc:	6819      	ldr	r1, [r3, #0]
100082ce:	47b0      	blx	r6
100082d0:	9001      	str	r0, [sp, #4]
	YP_01 +=  - dt * YP_11;
100082d2:	4b3d      	ldr	r3, [pc, #244]	; (100083c8 <kalmanFilterY+0x168>)
100082d4:	469a      	mov	sl, r3
100082d6:	681b      	ldr	r3, [r3, #0]
100082d8:	9802      	ldr	r0, [sp, #8]
100082da:	9302      	str	r3, [sp, #8]
100082dc:	1c19      	adds	r1, r3, #0
100082de:	47a8      	blx	r5
100082e0:	1c02      	adds	r2, r0, #0
100082e2:	9805      	ldr	r0, [sp, #20]
100082e4:	9205      	str	r2, [sp, #20]
100082e6:	1c11      	adds	r1, r2, #0
100082e8:	47b0      	blx	r6
100082ea:	9008      	str	r0, [sp, #32]
	YP_10 +=  - dt * YP_11;
100082ec:	9804      	ldr	r0, [sp, #16]
100082ee:	9905      	ldr	r1, [sp, #20]
100082f0:	47b0      	blx	r6
100082f2:	9004      	str	r0, [sp, #16]
	YP_11 +=  + Q_bias * dt;
100082f4:	9800      	ldr	r0, [sp, #0]
100082f6:	4b35      	ldr	r3, [pc, #212]	; (100083cc <kalmanFilterY+0x16c>)
100082f8:	6819      	ldr	r1, [r3, #0]
100082fa:	47a8      	blx	r5
100082fc:	1c01      	adds	r1, r0, #0
100082fe:	9802      	ldr	r0, [sp, #8]
10008300:	47b0      	blx	r6
10008302:	9009      	str	r0, [sp, #36]	; 0x24

	y = accAngle - KFangleY;
10008304:	9807      	ldr	r0, [sp, #28]
10008306:	9903      	ldr	r1, [sp, #12]
10008308:	47a0      	blx	r4
1000830a:	9005      	str	r0, [sp, #20]
	S = YP_00 + R_measure;
1000830c:	9801      	ldr	r0, [sp, #4]
1000830e:	4b30      	ldr	r3, [pc, #192]	; (100083d0 <kalmanFilterY+0x170>)
10008310:	6819      	ldr	r1, [r3, #0]
10008312:	47b0      	blx	r6
10008314:	1c02      	adds	r2, r0, #0
	K_0 = YP_00 / S;
10008316:	9801      	ldr	r0, [sp, #4]
10008318:	9202      	str	r2, [sp, #8]
1000831a:	1c11      	adds	r1, r2, #0
1000831c:	4a2d      	ldr	r2, [pc, #180]	; (100083d4 <kalmanFilterY+0x174>)
1000831e:	4790      	blx	r2
10008320:	9000      	str	r0, [sp, #0]
	K_1 = YP_10 / S;
10008322:	9804      	ldr	r0, [sp, #16]
10008324:	9902      	ldr	r1, [sp, #8]
10008326:	4a2b      	ldr	r2, [pc, #172]	; (100083d4 <kalmanFilterY+0x174>)
10008328:	4790      	blx	r2
1000832a:	9002      	str	r0, [sp, #8]

	KFangleY +=  K_0 * y;
1000832c:	9800      	ldr	r0, [sp, #0]
1000832e:	9905      	ldr	r1, [sp, #20]
10008330:	47a8      	blx	r5
10008332:	1c01      	adds	r1, r0, #0
10008334:	9803      	ldr	r0, [sp, #12]
10008336:	47b0      	blx	r6
10008338:	9003      	str	r0, [sp, #12]
1000833a:	6038      	str	r0, [r7, #0]
	y_bias  +=  K_1 * y;
1000833c:	9802      	ldr	r0, [sp, #8]
1000833e:	9905      	ldr	r1, [sp, #20]
10008340:	47a8      	blx	r5
10008342:	1c01      	adds	r1, r0, #0
10008344:	9806      	ldr	r0, [sp, #24]
10008346:	47b0      	blx	r6
10008348:	4b16      	ldr	r3, [pc, #88]	; (100083a4 <kalmanFilterY+0x144>)
1000834a:	6018      	str	r0, [r3, #0]
	YP_00 -= K_0 * YP_00;
1000834c:	9e01      	ldr	r6, [sp, #4]
1000834e:	1c30      	adds	r0, r6, #0
10008350:	9900      	ldr	r1, [sp, #0]
10008352:	47a8      	blx	r5
10008354:	1c01      	adds	r1, r0, #0
10008356:	1c30      	adds	r0, r6, #0
10008358:	47a0      	blx	r4
1000835a:	1c07      	adds	r7, r0, #0
1000835c:	465b      	mov	r3, fp
1000835e:	6018      	str	r0, [r3, #0]
	YP_01 -= K_0 * YP_01;
10008360:	9e08      	ldr	r6, [sp, #32]
10008362:	1c30      	adds	r0, r6, #0
10008364:	9900      	ldr	r1, [sp, #0]
10008366:	47a8      	blx	r5
10008368:	1c01      	adds	r1, r0, #0
1000836a:	1c30      	adds	r0, r6, #0
1000836c:	47a0      	blx	r4
1000836e:	1c06      	adds	r6, r0, #0
10008370:	464b      	mov	r3, r9
10008372:	6018      	str	r0, [r3, #0]
	YP_10 -= K_1 * YP_00;
10008374:	9802      	ldr	r0, [sp, #8]
10008376:	1c39      	adds	r1, r7, #0
10008378:	47a8      	blx	r5
1000837a:	1c01      	adds	r1, r0, #0
1000837c:	9804      	ldr	r0, [sp, #16]
1000837e:	47a0      	blx	r4
10008380:	4643      	mov	r3, r8
10008382:	6018      	str	r0, [r3, #0]
	YP_11 -= K_1 * YP_01;
10008384:	9802      	ldr	r0, [sp, #8]
10008386:	1c31      	adds	r1, r6, #0
10008388:	47a8      	blx	r5
1000838a:	1c01      	adds	r1, r0, #0
1000838c:	9809      	ldr	r0, [sp, #36]	; 0x24
1000838e:	47a0      	blx	r4
10008390:	4653      	mov	r3, sl
10008392:	6018      	str	r0, [r3, #0]

	return KFangleY;
}
10008394:	9803      	ldr	r0, [sp, #12]
10008396:	b00b      	add	sp, #44	; 0x2c
10008398:	bc3c      	pop	{r2, r3, r4, r5}
1000839a:	4690      	mov	r8, r2
1000839c:	4699      	mov	r9, r3
1000839e:	46a2      	mov	sl, r4
100083a0:	46ab      	mov	fp, r5
100083a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100083a4:	10010b50 	.word	0x10010b50
100083a8:	1000bb41 	.word	0x1000bb41
100083ac:	1000b8dd 	.word	0x1000b8dd
100083b0:	10010b60 	.word	0x10010b60
100083b4:	1000b375 	.word	0x1000b375
100083b8:	10010b94 	.word	0x10010b94
100083bc:	10010b74 	.word	0x10010b74
100083c0:	10010ab8 	.word	0x10010ab8
100083c4:	10010b70 	.word	0x10010b70
100083c8:	10010b80 	.word	0x10010b80
100083cc:	10010abc 	.word	0x10010abc
100083d0:	10010ac0 	.word	0x10010ac0
100083d4:	1000b66d 	.word	0x1000b66d

100083d8 <kalmanFilterZ>:

float kalmanFilterZ(float accAngle, float gyroRate, float dt)
{
100083d8:	b5f0      	push	{r4, r5, r6, r7, lr}
100083da:	465f      	mov	r7, fp
100083dc:	4656      	mov	r6, sl
100083de:	464d      	mov	r5, r9
100083e0:	4644      	mov	r4, r8
100083e2:	b4f0      	push	{r4, r5, r6, r7}
100083e4:	b08b      	sub	sp, #44	; 0x2c
100083e6:	9007      	str	r0, [sp, #28]
100083e8:	1c16      	adds	r6, r2, #0
	float  y, S;
	float K_0, K_1;

	KFangleZ += dt * (gyroRate - z_bias);
100083ea:	4b4c      	ldr	r3, [pc, #304]	; (1000851c <kalmanFilterZ+0x144>)
100083ec:	681b      	ldr	r3, [r3, #0]
100083ee:	4c4c      	ldr	r4, [pc, #304]	; (10008520 <kalmanFilterZ+0x148>)
100083f0:	1c08      	adds	r0, r1, #0
100083f2:	9306      	str	r3, [sp, #24]
100083f4:	1c19      	adds	r1, r3, #0
100083f6:	47a0      	blx	r4
100083f8:	4d4a      	ldr	r5, [pc, #296]	; (10008524 <kalmanFilterZ+0x14c>)
100083fa:	9600      	str	r6, [sp, #0]
100083fc:	1c31      	adds	r1, r6, #0
100083fe:	47a8      	blx	r5
10008400:	4f49      	ldr	r7, [pc, #292]	; (10008528 <kalmanFilterZ+0x150>)
10008402:	4e4a      	ldr	r6, [pc, #296]	; (1000852c <kalmanFilterZ+0x154>)
10008404:	6839      	ldr	r1, [r7, #0]
10008406:	47b0      	blx	r6
10008408:	9003      	str	r0, [sp, #12]

	ZP_00 +=  - dt * (ZP_10 + ZP_01) + Q_angle * dt;
1000840a:	9a00      	ldr	r2, [sp, #0]
1000840c:	2180      	movs	r1, #128	; 0x80
1000840e:	0609      	lsls	r1, r1, #24
10008410:	468c      	mov	ip, r1
10008412:	4462      	add	r2, ip
10008414:	9202      	str	r2, [sp, #8]
10008416:	4a46      	ldr	r2, [pc, #280]	; (10008530 <kalmanFilterZ+0x158>)
10008418:	4690      	mov	r8, r2
1000841a:	6812      	ldr	r2, [r2, #0]
1000841c:	4945      	ldr	r1, [pc, #276]	; (10008534 <kalmanFilterZ+0x15c>)
1000841e:	4689      	mov	r9, r1
10008420:	6809      	ldr	r1, [r1, #0]
10008422:	9204      	str	r2, [sp, #16]
10008424:	1c10      	adds	r0, r2, #0
10008426:	9105      	str	r1, [sp, #20]
10008428:	47b0      	blx	r6
1000842a:	1c01      	adds	r1, r0, #0
1000842c:	9802      	ldr	r0, [sp, #8]
1000842e:	47a8      	blx	r5
10008430:	9001      	str	r0, [sp, #4]
10008432:	9800      	ldr	r0, [sp, #0]
10008434:	4b40      	ldr	r3, [pc, #256]	; (10008538 <kalmanFilterZ+0x160>)
10008436:	6819      	ldr	r1, [r3, #0]
10008438:	47a8      	blx	r5
1000843a:	1c01      	adds	r1, r0, #0
1000843c:	9801      	ldr	r0, [sp, #4]
1000843e:	47b0      	blx	r6
10008440:	4b3e      	ldr	r3, [pc, #248]	; (1000853c <kalmanFilterZ+0x164>)
10008442:	469b      	mov	fp, r3
10008444:	6819      	ldr	r1, [r3, #0]
10008446:	47b0      	blx	r6
10008448:	9001      	str	r0, [sp, #4]
	ZP_01 +=  - dt * ZP_11;
1000844a:	4b3d      	ldr	r3, [pc, #244]	; (10008540 <kalmanFilterZ+0x168>)
1000844c:	469a      	mov	sl, r3
1000844e:	681b      	ldr	r3, [r3, #0]
10008450:	9802      	ldr	r0, [sp, #8]
10008452:	9302      	str	r3, [sp, #8]
10008454:	1c19      	adds	r1, r3, #0
10008456:	47a8      	blx	r5
10008458:	1c02      	adds	r2, r0, #0
1000845a:	9805      	ldr	r0, [sp, #20]
1000845c:	9205      	str	r2, [sp, #20]
1000845e:	1c11      	adds	r1, r2, #0
10008460:	47b0      	blx	r6
10008462:	9008      	str	r0, [sp, #32]
	ZP_10 +=  - dt * ZP_11;
10008464:	9804      	ldr	r0, [sp, #16]
10008466:	9905      	ldr	r1, [sp, #20]
10008468:	47b0      	blx	r6
1000846a:	9004      	str	r0, [sp, #16]
	ZP_11 +=  + Q_bias * dt;
1000846c:	9800      	ldr	r0, [sp, #0]
1000846e:	4b35      	ldr	r3, [pc, #212]	; (10008544 <kalmanFilterZ+0x16c>)
10008470:	6819      	ldr	r1, [r3, #0]
10008472:	47a8      	blx	r5
10008474:	1c01      	adds	r1, r0, #0
10008476:	9802      	ldr	r0, [sp, #8]
10008478:	47b0      	blx	r6
1000847a:	9009      	str	r0, [sp, #36]	; 0x24

	y = accAngle - KFangleZ;
1000847c:	9807      	ldr	r0, [sp, #28]
1000847e:	9903      	ldr	r1, [sp, #12]
10008480:	47a0      	blx	r4
10008482:	9005      	str	r0, [sp, #20]
	S = ZP_00 + R_measure;
10008484:	9801      	ldr	r0, [sp, #4]
10008486:	4b30      	ldr	r3, [pc, #192]	; (10008548 <kalmanFilterZ+0x170>)
10008488:	6819      	ldr	r1, [r3, #0]
1000848a:	47b0      	blx	r6
1000848c:	1c02      	adds	r2, r0, #0
	K_0 = ZP_00 / S;
1000848e:	9801      	ldr	r0, [sp, #4]
10008490:	9202      	str	r2, [sp, #8]
10008492:	1c11      	adds	r1, r2, #0
10008494:	4a2d      	ldr	r2, [pc, #180]	; (1000854c <kalmanFilterZ+0x174>)
10008496:	4790      	blx	r2
10008498:	9000      	str	r0, [sp, #0]
	K_1 = ZP_10 / S;
1000849a:	9804      	ldr	r0, [sp, #16]
1000849c:	9902      	ldr	r1, [sp, #8]
1000849e:	4a2b      	ldr	r2, [pc, #172]	; (1000854c <kalmanFilterZ+0x174>)
100084a0:	4790      	blx	r2
100084a2:	9002      	str	r0, [sp, #8]

	KFangleZ +=  K_0 * y;
100084a4:	9800      	ldr	r0, [sp, #0]
100084a6:	9905      	ldr	r1, [sp, #20]
100084a8:	47a8      	blx	r5
100084aa:	1c01      	adds	r1, r0, #0
100084ac:	9803      	ldr	r0, [sp, #12]
100084ae:	47b0      	blx	r6
100084b0:	9003      	str	r0, [sp, #12]
100084b2:	6038      	str	r0, [r7, #0]
	z_bias  +=  K_1 * y;
100084b4:	9802      	ldr	r0, [sp, #8]
100084b6:	9905      	ldr	r1, [sp, #20]
100084b8:	47a8      	blx	r5
100084ba:	1c01      	adds	r1, r0, #0
100084bc:	9806      	ldr	r0, [sp, #24]
100084be:	47b0      	blx	r6
100084c0:	4b16      	ldr	r3, [pc, #88]	; (1000851c <kalmanFilterZ+0x144>)
100084c2:	6018      	str	r0, [r3, #0]
	ZP_00 -= K_0 * ZP_00;
100084c4:	9e01      	ldr	r6, [sp, #4]
100084c6:	1c30      	adds	r0, r6, #0
100084c8:	9900      	ldr	r1, [sp, #0]
100084ca:	47a8      	blx	r5
100084cc:	1c01      	adds	r1, r0, #0
100084ce:	1c30      	adds	r0, r6, #0
100084d0:	47a0      	blx	r4
100084d2:	1c07      	adds	r7, r0, #0
100084d4:	465b      	mov	r3, fp
100084d6:	6018      	str	r0, [r3, #0]
	ZP_01 -= K_0 * ZP_01;
100084d8:	9e08      	ldr	r6, [sp, #32]
100084da:	1c30      	adds	r0, r6, #0
100084dc:	9900      	ldr	r1, [sp, #0]
100084de:	47a8      	blx	r5
100084e0:	1c01      	adds	r1, r0, #0
100084e2:	1c30      	adds	r0, r6, #0
100084e4:	47a0      	blx	r4
100084e6:	1c06      	adds	r6, r0, #0
100084e8:	464b      	mov	r3, r9
100084ea:	6018      	str	r0, [r3, #0]
	ZP_10 -= K_1 * ZP_00;
100084ec:	9802      	ldr	r0, [sp, #8]
100084ee:	1c39      	adds	r1, r7, #0
100084f0:	47a8      	blx	r5
100084f2:	1c01      	adds	r1, r0, #0
100084f4:	9804      	ldr	r0, [sp, #16]
100084f6:	47a0      	blx	r4
100084f8:	4643      	mov	r3, r8
100084fa:	6018      	str	r0, [r3, #0]
	ZP_11 -= K_1 * ZP_01;
100084fc:	9802      	ldr	r0, [sp, #8]
100084fe:	1c31      	adds	r1, r6, #0
10008500:	47a8      	blx	r5
10008502:	1c01      	adds	r1, r0, #0
10008504:	9809      	ldr	r0, [sp, #36]	; 0x24
10008506:	47a0      	blx	r4
10008508:	4653      	mov	r3, sl
1000850a:	6018      	str	r0, [r3, #0]

	return KFangleZ;
}
1000850c:	9803      	ldr	r0, [sp, #12]
1000850e:	b00b      	add	sp, #44	; 0x2c
10008510:	bc3c      	pop	{r2, r3, r4, r5}
10008512:	4690      	mov	r8, r2
10008514:	4699      	mov	r9, r3
10008516:	46a2      	mov	sl, r4
10008518:	46ab      	mov	fp, r5
1000851a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000851c:	10010b8c 	.word	0x10010b8c
10008520:	1000bb41 	.word	0x1000bb41
10008524:	1000b8dd 	.word	0x1000b8dd
10008528:	10010b64 	.word	0x10010b64
1000852c:	1000b375 	.word	0x1000b375
10008530:	10010b90 	.word	0x10010b90
10008534:	10010b88 	.word	0x10010b88
10008538:	10010ab8 	.word	0x10010ab8
1000853c:	10010b84 	.word	0x10010b84
10008540:	10010b78 	.word	0x10010b78
10008544:	10010abc 	.word	0x10010abc
10008548:	10010ac0 	.word	0x10010ac0
1000854c:	1000b66d 	.word	0x1000b66d

10008550 <setAngle>:

void setAngle(double newAngle) { 
10008550:	b508      	push	{r3, lr}
	angle = newAngle; 
10008552:	4b02      	ldr	r3, [pc, #8]	; (1000855c <setAngle+0xc>)
10008554:	4798      	blx	r3
10008556:	4b02      	ldr	r3, [pc, #8]	; (10008560 <setAngle+0x10>)
10008558:	6018      	str	r0, [r3, #0]
} // Used to set angle, this should be set as the starting angle
1000855a:	bd08      	pop	{r3, pc}
1000855c:	1000da69 	.word	0x1000da69
10008560:	10010b54 	.word	0x10010b54

10008564 <i2c_init_sentral>:
	}
	return;
}

void i2c_init_sentral(void)
{
10008564:	b5f0      	push	{r4, r5, r6, r7, lr}
10008566:	b087      	sub	sp, #28
	uint32_t time_overflow = 0;
	/* Initialize config structure and software module */
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
10008568:	ac01      	add	r4, sp, #4
1000856a:	1c20      	adds	r0, r4, #0
1000856c:	4b12      	ldr	r3, [pc, #72]	; (100085b8 <i2c_init_sentral+0x54>)
1000856e:	4798      	blx	r3
	
	config_i2c_master.pin_number_pad0 = SENTRAL_PIN_PAD0;
10008570:	230e      	movs	r3, #14
10008572:	6063      	str	r3, [r4, #4]
	config_i2c_master.pin_number_pad1 = SENTRAL_PIN_PAD1;
10008574:	3301      	adds	r3, #1
10008576:	60e3      	str	r3, [r4, #12]
	config_i2c_master.pinmux_sel_pad0 = SENTRAL_MUX_PAD0;
10008578:	3b0b      	subs	r3, #11
1000857a:	60a3      	str	r3, [r4, #8]
	config_i2c_master.pinmux_sel_pad1 = SENTRAL_MUX_PAD1;
1000857c:	6123      	str	r3, [r4, #16]
	
	config_i2c_master.clock_source = I2C_CLOCK_SOURCE_SELECT_CLOCK_3;
1000857e:	3b01      	subs	r3, #1
10008580:	7023      	strb	r3, [r4, #0]
	config_i2c_master.clock_divider = 0x8;
10008582:	3305      	adds	r3, #5
10008584:	8063      	strh	r3, [r4, #2]
	
	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, SENTRAL_I2C_MODULE, &config_i2c_master) != STATUS_OK) {
10008586:	4c0d      	ldr	r4, [pc, #52]	; (100085bc <i2c_init_sentral+0x58>)
10008588:	4e0d      	ldr	r6, [pc, #52]	; (100085c0 <i2c_init_sentral+0x5c>)
1000858a:	4d0e      	ldr	r5, [pc, #56]	; (100085c4 <i2c_init_sentral+0x60>)
1000858c:	4f0e      	ldr	r7, [pc, #56]	; (100085c8 <i2c_init_sentral+0x64>)
1000858e:	e002      	b.n	10008596 <i2c_init_sentral+0x32>
10008590:	3c01      	subs	r4, #1
		if(time_overflow++ > 10000) break;
10008592:	2c00      	cmp	r4, #0
10008594:	d005      	beq.n	100085a2 <i2c_init_sentral+0x3e>
	
	config_i2c_master.clock_source = I2C_CLOCK_SOURCE_SELECT_CLOCK_3;
	config_i2c_master.clock_divider = 0x8;
	
	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, SENTRAL_I2C_MODULE, &config_i2c_master) != STATUS_OK) {
10008596:	1c30      	adds	r0, r6, #0
10008598:	1c29      	adds	r1, r5, #0
1000859a:	aa01      	add	r2, sp, #4
1000859c:	47b8      	blx	r7
1000859e:	2800      	cmp	r0, #0
100085a0:	d1f6      	bne.n	10008590 <i2c_init_sentral+0x2c>
		if(time_overflow++ > 10000) break;
	}
	i2c_enable(i2c_master_instance.hw);	
100085a2:	4b07      	ldr	r3, [pc, #28]	; (100085c0 <i2c_init_sentral+0x5c>)
100085a4:	681a      	ldr	r2, [r3, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2C *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
100085a6:	2028      	movs	r0, #40	; 0x28
100085a8:	2101      	movs	r1, #1
100085aa:	5c13      	ldrb	r3, [r2, r0]
100085ac:	4219      	tst	r1, r3
100085ae:	d1fc      	bne.n	100085aa <i2c_init_sentral+0x46>
static inline void i2c_enable(I2C *const i2c_module)
{
	/* Wait for module to sync. */
	i2c_wait_for_idle(i2c_module);
	/* Enable module. */
	i2c_module->I2C_MODULE_ENABLE.reg = (1 << I2C_I2C_MODULE_ENABLE_ENABLE_Pos);
100085b0:	2301      	movs	r3, #1
100085b2:	7513      	strb	r3, [r2, #20]
	/*delay(100);*/
	return;
}
100085b4:	b007      	add	sp, #28
100085b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100085b8:	10008825 	.word	0x10008825
100085bc:	00002712 	.word	0x00002712
100085c0:	10010bd8 	.word	0x10010bd8
100085c4:	40003400 	.word	0x40003400
100085c8:	1000883d 	.word	0x1000883d

100085cc <i2c_sentral_write_register>:

/*---- Function definition for writing n bytes starting from particular register  -----*/
void i2c_sentral_write_register(uint8_t regAddr, uint8_t *writeByte, uint8_t writeByteLen) {
100085cc:	b5f0      	push	{r4, r5, r6, r7, lr}
100085ce:	b083      	sub	sp, #12
100085d0:	af00      	add	r7, sp, #0

	uint8_t writeRegBytes[writeByteLen + 1], i;
100085d2:	1c56      	adds	r6, r2, #1
100085d4:	1c13      	adds	r3, r2, #0
100085d6:	3308      	adds	r3, #8
100085d8:	08db      	lsrs	r3, r3, #3
100085da:	00db      	lsls	r3, r3, #3
100085dc:	466c      	mov	r4, sp
100085de:	1ae3      	subs	r3, r4, r3
100085e0:	469d      	mov	sp, r3
100085e2:	466d      	mov	r5, sp
	writeRegBytes[0] = regAddr;
100085e4:	7028      	strb	r0, [r5, #0]
	for(i= 0; i < writeByteLen; i++ ) {
100085e6:	2a00      	cmp	r2, #0
100085e8:	d007      	beq.n	100085fa <i2c_sentral_write_register+0x2e>
100085ea:	2300      	movs	r3, #0
100085ec:	18e8      	adds	r0, r5, r3
		writeRegBytes[i+1] = writeByte[i];
100085ee:	5ccc      	ldrb	r4, [r1, r3]
100085f0:	7044      	strb	r4, [r0, #1]
100085f2:	3301      	adds	r3, #1
/*---- Function definition for writing n bytes starting from particular register  -----*/
void i2c_sentral_write_register(uint8_t regAddr, uint8_t *writeByte, uint8_t writeByteLen) {

	uint8_t writeRegBytes[writeByteLen + 1], i;
	writeRegBytes[0] = regAddr;
	for(i= 0; i < writeByteLen; i++ ) {
100085f4:	b2d8      	uxtb	r0, r3
100085f6:	4282      	cmp	r2, r0
100085f8:	d8f8      	bhi.n	100085ec <i2c_sentral_write_register+0x20>
		writeRegBytes[i+1] = writeByte[i];
	}

	struct i2c_master_packet writeRegAddr = {
100085fa:	2328      	movs	r3, #40	; 0x28
100085fc:	803b      	strh	r3, [r7, #0]
100085fe:	807e      	strh	r6, [r7, #2]
10008600:	607d      	str	r5, [r7, #4]
		.address = SLAVE_ADDRESS,
		.data_length = sizeof(writeRegBytes),
		.data = writeRegBytes,
	};

	i2c_master_write_packet_wait(&i2c_master_instance, &writeRegAddr);
10008602:	4803      	ldr	r0, [pc, #12]	; (10008610 <i2c_sentral_write_register+0x44>)
10008604:	1c39      	adds	r1, r7, #0
10008606:	4b03      	ldr	r3, [pc, #12]	; (10008614 <i2c_sentral_write_register+0x48>)
10008608:	4798      	blx	r3
}
1000860a:	46bd      	mov	sp, r7
1000860c:	b003      	add	sp, #12
1000860e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008610:	10010bd8 	.word	0x10010bd8
10008614:	10008951 	.word	0x10008951

10008618 <i2c_sentral_read_reg>:
	i2c_master_read_packet_wait(&i2c_master_instance, &readBytes);
	return;
}

/* --- Function definition for reading single bytes from particular register ---*/
uint8_t i2c_sentral_read_reg(uint8_t regAdr) {
10008618:	b570      	push	{r4, r5, r6, lr}
1000861a:	b088      	sub	sp, #32
1000861c:	466b      	mov	r3, sp
1000861e:	1ddc      	adds	r4, r3, #7
10008620:	71d8      	strb	r0, [r3, #7]
	
	struct i2c_master_packet writeRgAddr = {
10008622:	a906      	add	r1, sp, #24
10008624:	2228      	movs	r2, #40	; 0x28
10008626:	800a      	strh	r2, [r1, #0]
10008628:	2301      	movs	r3, #1
1000862a:	804b      	strh	r3, [r1, #2]
1000862c:	604c      	str	r4, [r1, #4]
		.address = SLAVE_ADDRESS,
		.data_length = 1,
		.data = &regAdr,
	};
	uint8_t getByt;
	struct i2c_master_packet rdBytes = {
1000862e:	ac03      	add	r4, sp, #12
10008630:	8022      	strh	r2, [r4, #0]
10008632:	8063      	strh	r3, [r4, #2]
10008634:	2517      	movs	r5, #23
10008636:	446d      	add	r5, sp
10008638:	9504      	str	r5, [sp, #16]
		.address = SLAVE_ADDRESS,
		.data_length = 1,
		.data = &getByt,
	};
	i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &writeRgAddr);
1000863a:	4e05      	ldr	r6, [pc, #20]	; (10008650 <i2c_sentral_read_reg+0x38>)
1000863c:	1c30      	adds	r0, r6, #0
1000863e:	4b05      	ldr	r3, [pc, #20]	; (10008654 <i2c_sentral_read_reg+0x3c>)
10008640:	4798      	blx	r3
	i2c_master_read_packet_wait(&i2c_master_instance, &rdBytes);
10008642:	1c30      	adds	r0, r6, #0
10008644:	1c21      	adds	r1, r4, #0
10008646:	4b04      	ldr	r3, [pc, #16]	; (10008658 <i2c_sentral_read_reg+0x40>)
10008648:	4798      	blx	r3
	return getByt;
1000864a:	7828      	ldrb	r0, [r5, #0]
}
1000864c:	b008      	add	sp, #32
1000864e:	bd70      	pop	{r4, r5, r6, pc}
10008650:	10010bd8 	.word	0x10010bd8
10008654:	10008981 	.word	0x10008981
10008658:	10008921 	.word	0x10008921

1000865c <reset_sentral>:


void reset_sentral(void) {	
1000865c:	b500      	push	{lr}
1000865e:	b083      	sub	sp, #12
	uint8_t myByte = SENTRAL_RESET_CMD;
10008660:	466b      	mov	r3, sp
10008662:	1dd9      	adds	r1, r3, #7
10008664:	2301      	movs	r3, #1
10008666:	700b      	strb	r3, [r1, #0]
	i2c_sentral_write_register(SENTRAL_RST_REQ_REG, &myByte, 1);
10008668:	209b      	movs	r0, #155	; 0x9b
1000866a:	2201      	movs	r2, #1
1000866c:	4b01      	ldr	r3, [pc, #4]	; (10008674 <reset_sentral+0x18>)
1000866e:	4798      	blx	r3
	return;
}
10008670:	b003      	add	sp, #12
10008672:	bd00      	pop	{pc}
10008674:	100085cd 	.word	0x100085cd

10008678 <config_sentral>:

uint8_t config_sentral(void) {
10008678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000867a:	464f      	mov	r7, r9
1000867c:	4646      	mov	r6, r8
1000867e:	b4c0      	push	{r6, r7}
10008680:	4c10      	ldr	r4, [pc, #64]	; (100086c4 <config_sentral+0x4c>)
10008682:	2310      	movs	r3, #16
10008684:	4699      	mov	r9, r3
10008686:	44a1      	add	r9, r4
	uint8_t testByte, i, count = 0;
10008688:	2600      	movs	r6, #0
	for(i = 0; i < sizeof(Configuration)/2; i++) {
		i2c_sentral_write_register(Configuration[i][0], (uint8_t *)&Configuration[i][1], 1);
1000868a:	4b0f      	ldr	r3, [pc, #60]	; (100086c8 <config_sentral+0x50>)
1000868c:	4698      	mov	r8, r3
		testByte = i2c_sentral_read_reg(Configuration[i][0]);	
1000868e:	4f0f      	ldr	r7, [pc, #60]	; (100086cc <config_sentral+0x54>)
}

uint8_t config_sentral(void) {
	uint8_t testByte, i, count = 0;
	for(i = 0; i < sizeof(Configuration)/2; i++) {
		i2c_sentral_write_register(Configuration[i][0], (uint8_t *)&Configuration[i][1], 1);
10008690:	7825      	ldrb	r5, [r4, #0]
10008692:	1c61      	adds	r1, r4, #1
10008694:	1c28      	adds	r0, r5, #0
10008696:	2201      	movs	r2, #1
10008698:	47c0      	blx	r8
		testByte = i2c_sentral_read_reg(Configuration[i][0]);	
1000869a:	1c28      	adds	r0, r5, #0
1000869c:	47b8      	blx	r7
			
		if(testByte != Configuration[i][1]) {
1000869e:	7863      	ldrb	r3, [r4, #1]
100086a0:	4283      	cmp	r3, r0
100086a2:	d001      	beq.n	100086a8 <config_sentral+0x30>
			count++;
100086a4:	3601      	adds	r6, #1
100086a6:	b2f6      	uxtb	r6, r6
100086a8:	3402      	adds	r4, #2
	return;
}

uint8_t config_sentral(void) {
	uint8_t testByte, i, count = 0;
	for(i = 0; i < sizeof(Configuration)/2; i++) {
100086aa:	454c      	cmp	r4, r9
100086ac:	d1f0      	bne.n	10008690 <config_sentral+0x18>
		
	("Register Content of Algorithm Status Register : %d\r\n", i2c_sentral_read_reg(SENTRAL_ALGORITHM_STATUS_REG));	
		//printf("Register Content of Pass Through Status Register : %d\r\n", i2c_sentral_read_reg(SENTRAL_PASS_THROUGH_STATUS_REG));
	#endif
	
	if(i2c_sentral_read_reg(SENTRAL_ALGORITHM_STATUS_REG) & 0x01)	{
100086ae:	2038      	movs	r0, #56	; 0x38
100086b0:	4c06      	ldr	r4, [pc, #24]	; (100086cc <config_sentral+0x54>)
100086b2:	47a0      	blx	r4
		//printf("Device in standby mode \r\n");
	}
	if(i2c_sentral_read_reg(SENTRAL_PASS_THROUGH_STATUS_REG) & 0x01){
100086b4:	209e      	movs	r0, #158	; 0x9e
100086b6:	47a0      	blx	r4
		//printf("Device in Pass-Through mode \r\n");
	}
	return count;
}
100086b8:	1c30      	adds	r0, r6, #0
100086ba:	bc0c      	pop	{r2, r3}
100086bc:	4690      	mov	r8, r2
100086be:	4699      	mov	r9, r3
100086c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100086c2:	46c0      	nop			; (mov r8, r8)
100086c4:	10010560 	.word	0x10010560
100086c8:	100085cd 	.word	0x100085cd
100086cc:	10008619 	.word	0x10008619

100086d0 <check_sentral_eeprom_status>:

uint8_t check_sentral_eeprom_status(void) {
100086d0:	b508      	push	{r3, lr}
	uint8_t myByte = i2c_sentral_read_reg(SENTRAL_EEPROM_STATUS_REG);	
100086d2:	2037      	movs	r0, #55	; 0x37
100086d4:	4b06      	ldr	r3, [pc, #24]	; (100086f0 <check_sentral_eeprom_status+0x20>)
100086d6:	4798      	blx	r3
	//printf("SENtral Status Reg Content : %d \r\n", myByte);
	if(myByte & 0x01) {
		////printf("EEPROM detected!\r\n");
		if(myByte & 0x02) {
100086d8:	2303      	movs	r3, #3
100086da:	4003      	ands	r3, r0
				////printf("Uploaded Successful!\r\n");
				return true;
			}
			} else {
			////printf("EEPROM upload not done...\r\n");
			return false;
100086dc:	2200      	movs	r2, #0
uint8_t check_sentral_eeprom_status(void) {
	uint8_t myByte = i2c_sentral_read_reg(SENTRAL_EEPROM_STATUS_REG);	
	//printf("SENtral Status Reg Content : %d \r\n", myByte);
	if(myByte & 0x01) {
		////printf("EEPROM detected!\r\n");
		if(myByte & 0x02) {
100086de:	2b03      	cmp	r3, #3
100086e0:	d104      	bne.n	100086ec <check_sentral_eeprom_status+0x1c>
			////printf("Done EEPROM upload...\r\n");
			if(myByte & 0x04){
100086e2:	0880      	lsrs	r0, r0, #2
100086e4:	2301      	movs	r3, #1
100086e6:	4058      	eors	r0, r3
				////printf("Uploaded with error / CRC Error !\r\n");
				} else {
				////printf("Uploaded Successful!\r\n");
				return true;
100086e8:	3201      	adds	r2, #1
100086ea:	4002      	ands	r2, r0
		} else {
		////printf("EEPROM Not detected..\r\n");
		return false;
	}
	return 0;
}
100086ec:	1c10      	adds	r0, r2, #0
100086ee:	bd08      	pop	{r3, pc}
100086f0:	10008619 	.word	0x10008619

100086f4 <init_sentral>:

void init_sentral(void) {	
100086f4:	b508      	push	{r3, lr}
	
	static uint8_t reset_count = 0;
	reset_count++;
100086f6:	4a0f      	ldr	r2, [pc, #60]	; (10008734 <init_sentral+0x40>)
100086f8:	7813      	ldrb	r3, [r2, #0]
100086fa:	3301      	adds	r3, #1
100086fc:	7013      	strb	r3, [r2, #0]
	if(check_sentral_eeprom_status()) {
100086fe:	4b0e      	ldr	r3, [pc, #56]	; (10008738 <init_sentral+0x44>)
10008700:	4798      	blx	r3
10008702:	2800      	cmp	r0, #0
10008704:	d002      	beq.n	1000870c <init_sentral+0x18>
		if(0 < config_sentral()) {
10008706:	4b0d      	ldr	r3, [pc, #52]	; (1000873c <init_sentral+0x48>)
10008708:	4798      	blx	r3
1000870a:	e011      	b.n	10008730 <init_sentral+0x3c>
			////printf("Error uploading data !");			
			} else {
			////printf("Done uploading control bytes into SENtral registers !\r\n");
		}
	} else {
		reset_sentral();
1000870c:	4b0c      	ldr	r3, [pc, #48]	; (10008740 <init_sentral+0x4c>)
1000870e:	4798      	blx	r3
10008710:	22fa      	movs	r2, #250	; 0xfa
10008712:	0052      	lsls	r2, r2, #1
		return false;
	}
	return 0;
}

void init_sentral(void) {	
10008714:	21fa      	movs	r1, #250	; 0xfa
10008716:	0089      	lsls	r1, r1, #2
10008718:	e006      	b.n	10008728 <init_sentral+0x34>
/* Delay for this function only */
static void delay(uint32_t count)
{
	for (uint32_t i = 0; i < count; i++) {
		for (uint32_t j = 0; j < 1000; j++)
		asm volatile ("nop");
1000871a:	46c0      	nop			; (mov r8, r8)
1000871c:	3b01      	subs	r3, #1

/* Delay for this function only */
static void delay(uint32_t count)
{
	for (uint32_t i = 0; i < count; i++) {
		for (uint32_t j = 0; j < 1000; j++)
1000871e:	2b00      	cmp	r3, #0
10008720:	d1fb      	bne.n	1000871a <init_sentral+0x26>
10008722:	3a01      	subs	r2, #1
#endif

/* Delay for this function only */
static void delay(uint32_t count)
{
	for (uint32_t i = 0; i < count; i++) {
10008724:	2a00      	cmp	r2, #0
10008726:	d001      	beq.n	1000872c <init_sentral+0x38>
		return false;
	}
	return 0;
}

void init_sentral(void) {	
10008728:	1c0b      	adds	r3, r1, #0
1000872a:	e7f6      	b.n	1000871a <init_sentral+0x26>
		////printf("Resetting SENtral for %d time(s)!\r\n", reset_count);
		/* If the device is not configured correctly 
		 * Keep sending reset upload the command values 
		 * recursively.
		 */
		init_sentral(); 
1000872c:	f7ff ffe2 	bl	100086f4 <init_sentral>
	}
	////printf("Done initialization of SENtral.\r\n");
	return ;
}
10008730:	bd08      	pop	{r3, pc}
10008732:	46c0      	nop			; (mov r8, r8)
10008734:	10010b98 	.word	0x10010b98
10008738:	100086d1 	.word	0x100086d1
1000873c:	10008679 	.word	0x10008679
10008740:	1000865d 	.word	0x1000865d

10008744 <_i2c_master_read_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008744:	b5f0      	push	{r4, r5, r6, r7, lr}
10008746:	464f      	mov	r7, r9
10008748:	4646      	mov	r6, r8
1000874a:	b4c0      	push	{r6, r7}
1000874c:	4681      	mov	r9, r0
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2C *const i2c_module    = (module->hw);
1000874e:	6802      	ldr	r2, [r0, #0]
	uint16_t length = packet->data_length;
10008750:	884d      	ldrh	r5, [r1, #2]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
10008752:	2317      	movs	r3, #23
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2C *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;

	if (length == 0) {
10008754:	2d00      	cmp	r5, #0
10008756:	d02f      	beq.n	100087b8 <_i2c_master_read_packet+0x74>
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2C *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
10008758:	2628      	movs	r6, #40	; 0x28
1000875a:	2401      	movs	r4, #1
1000875c:	5d93      	ldrb	r3, [r2, r6]
1000875e:	421c      	tst	r4, r3
10008760:	d1fc      	bne.n	1000875c <_i2c_master_read_packet+0x18>
	}

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
10008762:	2301      	movs	r3, #1
10008764:	2434      	movs	r4, #52	; 0x34
10008766:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition). */
	i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_1;
10008768:	3c14      	subs	r4, #20
1000876a:	5513      	strb	r3, [r2, r4]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
1000876c:	880b      	ldrh	r3, [r1, #0]
1000876e:	005b      	lsls	r3, r3, #1
10008770:	2402      	movs	r4, #2
10008772:	34ff      	adds	r4, #255	; 0xff
10008774:	4323      	orrs	r3, r4
10008776:	b29b      	uxth	r3, r3
10008778:	8013      	strh	r3, [r2, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
1000877a:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
1000877c:	2301      	movs	r3, #1
1000877e:	4698      	mov	r8, r3
	i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_1;
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
10008780:	7b13      	ldrb	r3, [r2, #12]
10008782:	b2db      	uxtb	r3, r3
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
10008784:	4640      	mov	r0, r8
10008786:	4218      	tst	r0, r3
10008788:	d006      	beq.n	10008798 <_i2c_master_read_packet+0x54>
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
1000878a:	1c67      	adds	r7, r4, #1
1000878c:	7910      	ldrb	r0, [r2, #4]
1000878e:	4684      	mov	ip, r0
10008790:	6848      	ldr	r0, [r1, #4]
10008792:	4666      	mov	r6, ip
10008794:	5506      	strb	r6, [r0, r4]
10008796:	b2bc      	uxth	r4, r7
	} while (counter < length); 
10008798:	42ac      	cmp	r4, r5
1000879a:	d3f1      	bcc.n	10008780 <_i2c_master_read_packet+0x3c>

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
1000879c:	06db      	lsls	r3, r3, #27
1000879e:	d403      	bmi.n	100087a8 <_i2c_master_read_packet+0x64>
100087a0:	2110      	movs	r1, #16
		status = i2c_module->TRANSMIT_STATUS.reg;
100087a2:	7a13      	ldrb	r3, [r2, #8]
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100087a4:	420b      	tst	r3, r1
100087a6:	d0fc      	beq.n	100087a2 <_i2c_master_read_packet+0x5e>
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
100087a8:	464b      	mov	r3, r9
100087aa:	7959      	ldrb	r1, [r3, #5]
		i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
	}

	return STATUS_OK;
100087ac:	2300      	movs	r3, #0
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
100087ae:	2900      	cmp	r1, #0
100087b0:	d102      	bne.n	100087b8 <_i2c_master_read_packet+0x74>
		i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
100087b2:	3320      	adds	r3, #32
100087b4:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
100087b6:	2300      	movs	r3, #0
}
100087b8:	1c18      	adds	r0, r3, #0
100087ba:	bc0c      	pop	{r2, r3}
100087bc:	4690      	mov	r8, r2
100087be:	4699      	mov	r9, r3
100087c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100087c2:	46c0      	nop			; (mov r8, r8)

100087c4 <_i2c_master_write_packet>:
 * \retval STATUS_OK                    The packet was write successfully
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100087c4:	b5f0      	push	{r4, r5, r6, r7, lr}
100087c6:	4684      	mov	ip, r0
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2C *const i2c_module = (module->hw);
100087c8:	6802      	ldr	r2, [r0, #0]
	uint16_t counter = 0;
	uint32_t status  = 0;

	uint16_t length = packet->data_length;
100087ca:	884e      	ldrh	r6, [r1, #2]
100087cc:	2528      	movs	r5, #40	; 0x28
100087ce:	2401      	movs	r4, #1
100087d0:	5d53      	ldrb	r3, [r2, r5]
100087d2:	421c      	tst	r4, r3
100087d4:	d1fc      	bne.n	100087d0 <_i2c_master_write_packet+0xc>

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
100087d6:	2301      	movs	r3, #1
100087d8:	2434      	movs	r4, #52	; 0x34
100087da:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition) */
	i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_1;
100087dc:	3c14      	subs	r4, #20
100087de:	5513      	strb	r3, [r2, r4]

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
100087e0:	880b      	ldrh	r3, [r1, #0]
100087e2:	005b      	lsls	r3, r3, #1
100087e4:	34e0      	adds	r4, #224	; 0xe0
100087e6:	4323      	orrs	r3, r4
100087e8:	b29b      	uxth	r3, r3
100087ea:	8013      	strh	r3, [r2, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2C *const i2c_module = (module->hw);
	uint16_t counter = 0;
100087ec:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
100087ee:	2501      	movs	r5, #1

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
100087f0:	7a13      	ldrb	r3, [r2, #8]
100087f2:	b2db      	uxtb	r3, r3
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
100087f4:	421d      	tst	r5, r3
100087f6:	d004      	beq.n	10008802 <_i2c_master_write_packet+0x3e>
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
100087f8:	1c67      	adds	r7, r4, #1
100087fa:	6848      	ldr	r0, [r1, #4]
100087fc:	5d04      	ldrb	r4, [r0, r4]
100087fe:	8014      	strh	r4, [r2, #0]
10008800:	b2bc      	uxth	r4, r7
		}
	} while (counter < length); 
10008802:	42b4      	cmp	r4, r6
10008804:	d3f4      	bcc.n	100087f0 <_i2c_master_write_packet+0x2c>

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008806:	06db      	lsls	r3, r3, #27
10008808:	d403      	bmi.n	10008812 <_i2c_master_write_packet+0x4e>
1000880a:	2110      	movs	r1, #16
			status = i2c_module->TRANSMIT_STATUS.reg;
1000880c:	7a13      	ldrb	r3, [r2, #8]
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
		}
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
1000880e:	420b      	tst	r3, r1
10008810:	d0fc      	beq.n	1000880c <_i2c_master_write_packet+0x48>
			status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition */
	if (!module->no_stop) {
10008812:	4663      	mov	r3, ip
10008814:	795b      	ldrb	r3, [r3, #5]
10008816:	2b00      	cmp	r3, #0
10008818:	d102      	bne.n	10008820 <_i2c_master_write_packet+0x5c>
		i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
1000881a:	2100      	movs	r1, #0
1000881c:	3320      	adds	r3, #32
1000881e:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
}
10008820:	2000      	movs	r0, #0
10008822:	bdf0      	pop	{r4, r5, r6, r7, pc}

10008824 <i2c_master_get_config_defaults>:
		struct i2c_master_config *const config)
{
	/* Sanity check */
	Assert(config);
	
	config->clock_source    = I2C_CLK_INPUT_3;
10008824:	2303      	movs	r3, #3
10008826:	7003      	strb	r3, [r0, #0]
	config->clock_divider   = 0x10;
10008828:	330d      	adds	r3, #13
1000882a:	8043      	strh	r3, [r0, #2]
	config->pin_number_pad0 = PIN_LP_GPIO_8_MUX2_I2C0_SDA;
1000882c:	3b08      	subs	r3, #8
1000882e:	6043      	str	r3, [r0, #4]
	config->pin_number_pad1 = PIN_LP_GPIO_9_MUX2_I2C0_SCL;
10008830:	3301      	adds	r3, #1
10008832:	60c3      	str	r3, [r0, #12]
	config->pinmux_sel_pad0 = MUX_LP_GPIO_8_MUX2_I2C0_SDA;
10008834:	3b07      	subs	r3, #7
10008836:	6083      	str	r3, [r0, #8]
	config->pinmux_sel_pad1 = MUX_LP_GPIO_9_MUX2_I2C0_SCL;
10008838:	6103      	str	r3, [r0, #16]
}
1000883a:	4770      	bx	lr

1000883c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		I2C *const hw,
		const struct i2c_master_config *const config)
{
1000883c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	module->hw = hw;
1000883e:	6001      	str	r1, [r0, #0]

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
10008840:	2800      	cmp	r0, #0
10008842:	d059      	beq.n	100088f8 <i2c_master_init+0xbc>
10008844:	2a00      	cmp	r2, #0
10008846:	d059      	beq.n	100088fc <i2c_master_init+0xc0>
10008848:	2528      	movs	r5, #40	; 0x28
1000884a:	2401      	movs	r4, #1
1000884c:	5d4b      	ldrb	r3, [r1, r5]
1000884e:	421c      	tst	r4, r3
10008850:	d1fc      	bne.n	1000884c <i2c_master_init+0x10>
10008852:	1c14      	adds	r4, r2, #0
10008854:	1c05      	adds	r5, r0, #0
 *
 */
static inline void i2c_disable(I2C *const i2c_module)
{
	i2c_wait_for_idle(i2c_module);
	i2c_module->I2C_MODULE_ENABLE.reg = 0;
10008856:	2300      	movs	r3, #0
10008858:	750b      	strb	r3, [r1, #20]
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
1000885a:	6803      	ldr	r3, [r0, #0]
1000885c:	4a28      	ldr	r2, [pc, #160]	; (10008900 <i2c_master_init+0xc4>)
1000885e:	4293      	cmp	r3, r2
10008860:	d103      	bne.n	1000886a <i2c_master_init+0x2e>
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
10008862:	2003      	movs	r0, #3
10008864:	4b27      	ldr	r3, [pc, #156]	; (10008904 <i2c_master_init+0xc8>)
10008866:	4798      	blx	r3
10008868:	e006      	b.n	10008878 <i2c_master_init+0x3c>
	} else if (module->hw == I2C1) {
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
	} else {
		return STATUS_ERR_INVALID_ARG;
1000886a:	2017      	movs	r0, #23
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
	} else if (module->hw == I2C1) {
1000886c:	4a26      	ldr	r2, [pc, #152]	; (10008908 <i2c_master_init+0xcc>)
1000886e:	4293      	cmp	r3, r2
10008870:	d145      	bne.n	100088fe <i2c_master_init+0xc2>
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
10008872:	3002      	adds	r0, #2
10008874:	4b23      	ldr	r3, [pc, #140]	; (10008904 <i2c_master_init+0xc8>)
10008876:	4798      	blx	r3
		return STATUS_ERR_INVALID_ARG;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Initialize values in module. */
	module->registered_callback = 0;
10008878:	2300      	movs	r3, #0
1000887a:	742b      	strb	r3, [r5, #16]
	module->enabled_callback    = 0;
1000887c:	746b      	strb	r3, [r5, #17]
	module->buffer_length       = 0;
1000887e:	826b      	strh	r3, [r5, #18]
	module->buffer_remaining    = 0;
10008880:	82ab      	strh	r3, [r5, #20]
	module->status              = STATUS_OK;
10008882:	2200      	movs	r2, #0
10008884:	776a      	strb	r2, [r5, #29]
	module->buffer              = NULL;
10008886:	61ab      	str	r3, [r5, #24]

	_i2c_instances = (void*)module;
10008888:	4b20      	ldr	r3, [pc, #128]	; (1000890c <i2c_master_init+0xd0>)
1000888a:	601d      	str	r5, [r3, #0]
	if (module->hw == I2C0) {
1000888c:	682b      	ldr	r3, [r5, #0]
1000888e:	4a1c      	ldr	r2, [pc, #112]	; (10008900 <i2c_master_init+0xc4>)
10008890:	4293      	cmp	r3, r2
10008892:	d10f      	bne.n	100088b4 <i2c_master_init+0x78>
		system_register_isr(RAM_ISR_TABLE_I2CRX0_INDEX, (uint32_t)_i2c_master_isr_handler);
10008894:	4f1e      	ldr	r7, [pc, #120]	; (10008910 <i2c_master_init+0xd4>)
10008896:	2018      	movs	r0, #24
10008898:	1c39      	adds	r1, r7, #0
1000889a:	4e1e      	ldr	r6, [pc, #120]	; (10008914 <i2c_master_init+0xd8>)
1000889c:	47b0      	blx	r6
		system_register_isr(RAM_ISR_TABLE_I2CTX0_INDEX, (uint32_t)_i2c_master_isr_handler);
1000889e:	2019      	movs	r0, #25
100088a0:	1c39      	adds	r1, r7, #0
100088a2:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
100088a4:	4b1c      	ldr	r3, [pc, #112]	; (10008918 <i2c_master_init+0xdc>)
100088a6:	2280      	movs	r2, #128	; 0x80
100088a8:	0052      	lsls	r2, r2, #1
100088aa:	601a      	str	r2, [r3, #0]
100088ac:	3201      	adds	r2, #1
100088ae:	32ff      	adds	r2, #255	; 0xff
100088b0:	601a      	str	r2, [r3, #0]
100088b2:	e011      	b.n	100088d8 <i2c_master_init+0x9c>
		NVIC_EnableIRQ(I2C0_RX_IRQn);
		NVIC_EnableIRQ(I2C0_TX_IRQn);
	} else if (module->hw == I2C1) {
100088b4:	4a14      	ldr	r2, [pc, #80]	; (10008908 <i2c_master_init+0xcc>)
100088b6:	4293      	cmp	r3, r2
100088b8:	d10e      	bne.n	100088d8 <i2c_master_init+0x9c>
		system_register_isr(RAM_ISR_TABLE_I2CRX1_INDEX, (uint32_t)_i2c_master_isr_handler);
100088ba:	4f15      	ldr	r7, [pc, #84]	; (10008910 <i2c_master_init+0xd4>)
100088bc:	201a      	movs	r0, #26
100088be:	1c39      	adds	r1, r7, #0
100088c0:	4e14      	ldr	r6, [pc, #80]	; (10008914 <i2c_master_init+0xd8>)
100088c2:	47b0      	blx	r6
		system_register_isr(RAM_ISR_TABLE_I2CTX1_INDEX, (uint32_t)_i2c_master_isr_handler);
100088c4:	201b      	movs	r0, #27
100088c6:	1c39      	adds	r1, r7, #0
100088c8:	47b0      	blx	r6
100088ca:	4b13      	ldr	r3, [pc, #76]	; (10008918 <i2c_master_init+0xdc>)
100088cc:	2280      	movs	r2, #128	; 0x80
100088ce:	00d2      	lsls	r2, r2, #3
100088d0:	601a      	str	r2, [r3, #0]
100088d2:	2280      	movs	r2, #128	; 0x80
100088d4:	0112      	lsls	r2, r2, #4
100088d6:	601a      	str	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	I2C *const i2c_module = (module->hw);
100088d8:	682d      	ldr	r5, [r5, #0]

	/* Set the pinmux for this i2c module. */
	gpio_pinmux_cofiguration(config->pin_number_pad0, (uint16_t)(config->pinmux_sel_pad0));
100088da:	7920      	ldrb	r0, [r4, #4]
100088dc:	8921      	ldrh	r1, [r4, #8]
100088de:	4e0f      	ldr	r6, [pc, #60]	; (1000891c <i2c_master_init+0xe0>)
100088e0:	47b0      	blx	r6
	gpio_pinmux_cofiguration(config->pin_number_pad1, (uint16_t)(config->pinmux_sel_pad1));
100088e2:	7b20      	ldrb	r0, [r4, #12]
100088e4:	8a21      	ldrh	r1, [r4, #16]
100088e6:	47b0      	blx	r6
	/* Set clock. */
	i2c_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
100088e8:	7823      	ldrb	r3, [r4, #0]
100088ea:	742b      	strb	r3, [r5, #16]
	i2c_module->I2C_CLK_DIVIDER.reg = I2C_I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(config->clock_divider);
100088ec:	8863      	ldrh	r3, [r4, #2]
100088ee:	832b      	strh	r3, [r5, #24]
	/* Enable master mode. */
	i2c_module->I2C_MASTER_MODE.reg = I2C_I2C_MASTER_MODE_MASTER_ENABLE_1;
100088f0:	2301      	movs	r3, #1
100088f2:	772b      	strb	r3, [r5, #28]
#endif

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
100088f4:	2000      	movs	r0, #0
100088f6:	e002      	b.n	100088fe <i2c_master_init+0xc2>
	
	module->hw = hw;

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
		return STATUS_ERR_INVALID_ARG;
100088f8:	2017      	movs	r0, #23
100088fa:	e000      	b.n	100088fe <i2c_master_init+0xc2>
100088fc:	2017      	movs	r0, #23

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
}
100088fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10008900:	40003000 	.word	0x40003000
10008904:	100093c5 	.word	0x100093c5
10008908:	40003400 	.word	0x40003400
1000890c:	10010bf8 	.word	0x10010bf8
10008910:	100089b1 	.word	0x100089b1
10008914:	1000982d 	.word	0x1000982d
10008918:	e000e100 	.word	0xe000e100
1000891c:	10008e81 	.word	0x10008e81

10008920 <i2c_master_read_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008920:	b508      	push	{r3, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
10008922:	2800      	cmp	r0, #0
10008924:	d00c      	beq.n	10008940 <i2c_master_read_packet_wait+0x20>
10008926:	2900      	cmp	r1, #0
10008928:	d00c      	beq.n	10008944 <i2c_master_read_packet_wait+0x24>
		return STATUS_ERR_INVALID_ARG;

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
1000892a:	8a82      	ldrh	r2, [r0, #20]
1000892c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
1000892e:	2305      	movs	r3, #5
	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
10008930:	2a00      	cmp	r2, #0
10008932:	d108      	bne.n	10008946 <i2c_master_read_packet_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008934:	2300      	movs	r3, #0
10008936:	7143      	strb	r3, [r0, #5]

	return _i2c_master_read_packet(module, packet);
10008938:	4b04      	ldr	r3, [pc, #16]	; (1000894c <i2c_master_read_packet_wait+0x2c>)
1000893a:	4798      	blx	r3
1000893c:	1c03      	adds	r3, r0, #0
1000893e:	e002      	b.n	10008946 <i2c_master_read_packet_wait+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;
10008940:	2317      	movs	r3, #23
10008942:	e000      	b.n	10008946 <i2c_master_read_packet_wait+0x26>
10008944:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_read_packet(module, packet);
}
10008946:	1c18      	adds	r0, r3, #0
10008948:	bd08      	pop	{r3, pc}
1000894a:	46c0      	nop			; (mov r8, r8)
1000894c:	10008745 	.word	0x10008745

10008950 <i2c_master_write_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008950:	b508      	push	{r3, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
10008952:	2800      	cmp	r0, #0
10008954:	d00c      	beq.n	10008970 <i2c_master_write_packet_wait+0x20>
10008956:	2900      	cmp	r1, #0
10008958:	d00c      	beq.n	10008974 <i2c_master_write_packet_wait+0x24>
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
1000895a:	8a82      	ldrh	r2, [r0, #20]
1000895c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
1000895e:	2305      	movs	r3, #5
	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
10008960:	2a00      	cmp	r2, #0
10008962:	d108      	bne.n	10008976 <i2c_master_write_packet_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008964:	2300      	movs	r3, #0
10008966:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008968:	4b04      	ldr	r3, [pc, #16]	; (1000897c <i2c_master_write_packet_wait+0x2c>)
1000896a:	4798      	blx	r3
1000896c:	1c03      	adds	r3, r0, #0
1000896e:	e002      	b.n	10008976 <i2c_master_write_packet_wait+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008970:	2317      	movs	r3, #23
10008972:	e000      	b.n	10008976 <i2c_master_write_packet_wait+0x26>
10008974:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_write_packet(module, packet);
}
10008976:	1c18      	adds	r0, r3, #0
10008978:	bd08      	pop	{r3, pc}
1000897a:	46c0      	nop			; (mov r8, r8)
1000897c:	100087c5 	.word	0x100087c5

10008980 <i2c_master_write_packet_wait_no_stop>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008980:	b508      	push	{r3, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
10008982:	2800      	cmp	r0, #0
10008984:	d00c      	beq.n	100089a0 <i2c_master_write_packet_wait_no_stop+0x20>
10008986:	2900      	cmp	r1, #0
10008988:	d00c      	beq.n	100089a4 <i2c_master_write_packet_wait_no_stop+0x24>
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
1000898a:	8a82      	ldrh	r2, [r0, #20]
1000898c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
1000898e:	2305      	movs	r3, #5
	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
10008990:	2a00      	cmp	r2, #0
10008992:	d108      	bne.n	100089a6 <i2c_master_write_packet_wait_no_stop+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = true;
10008994:	3b04      	subs	r3, #4
10008996:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008998:	4b04      	ldr	r3, [pc, #16]	; (100089ac <i2c_master_write_packet_wait_no_stop+0x2c>)
1000899a:	4798      	blx	r3
1000899c:	1c03      	adds	r3, r0, #0
1000899e:	e002      	b.n	100089a6 <i2c_master_write_packet_wait_no_stop+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
100089a0:	2317      	movs	r3, #23
100089a2:	e000      	b.n	100089a6 <i2c_master_write_packet_wait_no_stop+0x26>
100089a4:	2317      	movs	r3, #23
#endif

	module->no_stop = true;

	return _i2c_master_write_packet(module, packet);
}
100089a6:	1c18      	adds	r0, r3, #0
100089a8:	bd08      	pop	{r3, pc}
100089aa:	46c0      	nop			; (mov r8, r8)
100089ac:	100087c5 	.word	0x100087c5

100089b0 <_i2c_master_isr_handler>:

/**
 * Interrupt handler for I<SUP>2</SUP>C master.
 */
void _i2c_master_isr_handler(void)
{
100089b0:	b570      	push	{r4, r5, r6, lr}
100089b2:	b082      	sub	sp, #8
	/* Get software module for callback handling */
	struct i2c_master_module *module =
100089b4:	4b57      	ldr	r3, [pc, #348]	; (10008b14 <_i2c_master_isr_handler+0x164>)
100089b6:	681c      	ldr	r4, [r3, #0]
			(struct i2c_master_module*)_i2c_instances;

	Assert(module);

	I2C *const i2c_module = module->hw;
100089b8:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback &
100089ba:	7c63      	ldrb	r3, [r4, #17]
			module->registered_callback;
100089bc:	7c25      	ldrb	r5, [r4, #16]
	Assert(module);

	I2C *const i2c_module = module->hw;

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback &
100089be:	401d      	ands	r5, r3
			module->registered_callback;

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
100089c0:	8a63      	ldrh	r3, [r4, #18]
100089c2:	b29b      	uxth	r3, r3
100089c4:	2b00      	cmp	r3, #0
100089c6:	d107      	bne.n	100089d8 <_i2c_master_isr_handler+0x28>
100089c8:	8aa3      	ldrh	r3, [r4, #20]
100089ca:	b29b      	uxth	r3, r3
100089cc:	2b00      	cmp	r3, #0
100089ce:	d003      	beq.n	100089d8 <_i2c_master_isr_handler+0x28>
		module->buffer_length = module->buffer_remaining;
100089d0:	8aa3      	ldrh	r3, [r4, #20]
100089d2:	b29b      	uxth	r3, r3
100089d4:	8263      	strh	r3, [r4, #18]
100089d6:	e04e      	b.n	10008a76 <_i2c_master_isr_handler+0xc6>
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
100089d8:	8a63      	ldrh	r3, [r4, #18]
100089da:	b29b      	uxth	r3, r3
100089dc:	2b00      	cmp	r3, #0
100089de:	d019      	beq.n	10008a14 <_i2c_master_isr_handler+0x64>
100089e0:	8aa3      	ldrh	r3, [r4, #20]
100089e2:	b29b      	uxth	r3, r3
100089e4:	2b00      	cmp	r3, #0
100089e6:	d115      	bne.n	10008a14 <_i2c_master_isr_handler+0x64>
			(module->status == STATUS_BUSY) &&
100089e8:	7f63      	ldrb	r3, [r4, #29]
			module->registered_callback;

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		module->buffer_length = module->buffer_remaining;
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
100089ea:	2b05      	cmp	r3, #5
100089ec:	d112      	bne.n	10008a14 <_i2c_master_isr_handler+0x64>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
100089ee:	7f23      	ldrb	r3, [r4, #28]

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		module->buffer_length = module->buffer_remaining;
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
100089f0:	2b00      	cmp	r3, #0
100089f2:	d10f      	bne.n	10008a14 <_i2c_master_isr_handler+0x64>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Disable write interrupt flag */
		i2c_module->TX_INTERRUPT_MASK.reg = 0;
100089f4:	222c      	movs	r2, #44	; 0x2c
100089f6:	54b3      	strb	r3, [r6, r2]

		module->buffer_length = 0;
100089f8:	8263      	strh	r3, [r4, #18]
		module->status        = STATUS_OK;
100089fa:	7763      	strb	r3, [r4, #29]

		if (!module->no_stop) {
100089fc:	7963      	ldrb	r3, [r4, #5]
100089fe:	2b00      	cmp	r3, #0
10008a00:	d102      	bne.n	10008a08 <_i2c_master_isr_handler+0x58>
			/* Send stop condition */
			i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
10008a02:	2200      	movs	r2, #0
10008a04:	3320      	adds	r3, #32
10008a06:	54f2      	strb	r2, [r6, r3]
		} 

		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
10008a08:	07eb      	lsls	r3, r5, #31
10008a0a:	d534      	bpl.n	10008a76 <_i2c_master_isr_handler+0xc6>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
10008a0c:	68a3      	ldr	r3, [r4, #8]
10008a0e:	1c20      	adds	r0, r4, #0
10008a10:	4798      	blx	r3
10008a12:	e030      	b.n	10008a76 <_i2c_master_isr_handler+0xc6>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
10008a14:	8a63      	ldrh	r3, [r4, #18]
10008a16:	b29b      	uxth	r3, r3
10008a18:	2b00      	cmp	r3, #0
10008a1a:	d02c      	beq.n	10008a76 <_i2c_master_isr_handler+0xc6>
10008a1c:	8aa3      	ldrh	r3, [r4, #20]
10008a1e:	b29b      	uxth	r3, r3
10008a20:	2b00      	cmp	r3, #0
10008a22:	d028      	beq.n	10008a76 <_i2c_master_isr_handler+0xc6>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
10008a24:	7f23      	ldrb	r3, [r4, #28]
10008a26:	2b00      	cmp	r3, #0
10008a28:	d117      	bne.n	10008a5a <_i2c_master_isr_handler+0xaa>
	Assert(module->hw);

	I2C *const i2c_module = module->hw;

	/* Find index to get next byte in buffer */
	volatile uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
10008a2a:	8a63      	ldrh	r3, [r4, #18]
10008a2c:	8aa2      	ldrh	r2, [r4, #20]
10008a2e:	1a9b      	subs	r3, r3, r2
10008a30:	b29b      	uxth	r3, r3
10008a32:	466a      	mov	r2, sp
10008a34:	80d3      	strh	r3, [r2, #6]

	module->buffer_remaining--;
10008a36:	8aa3      	ldrh	r3, [r4, #20]
10008a38:	3b01      	subs	r3, #1
10008a3a:	b29b      	uxth	r3, r3
10008a3c:	82a3      	strh	r3, [r4, #20]

	/* Write byte from buffer to slave */
	i2c_module->TRANSMIT_DATA.reg = module->buffer[buffer_index];
10008a3e:	88d3      	ldrh	r3, [r2, #6]
10008a40:	69a2      	ldr	r2, [r4, #24]
10008a42:	4694      	mov	ip, r2
10008a44:	4463      	add	r3, ip
10008a46:	781b      	ldrb	r3, [r3, #0]
10008a48:	8033      	strh	r3, [r6, #0]
	
	if (module->buffer_remaining <= 0) {
10008a4a:	8aa3      	ldrh	r3, [r4, #20]
10008a4c:	b29b      	uxth	r3, r3
10008a4e:	2b00      	cmp	r3, #0
10008a50:	d111      	bne.n	10008a76 <_i2c_master_isr_handler+0xc6>
		i2c_module->TX_INTERRUPT_MASK.reg = I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
10008a52:	2210      	movs	r2, #16
10008a54:	332c      	adds	r3, #44	; 0x2c
10008a56:	54f2      	strb	r2, [r6, r3]
10008a58:	e00d      	b.n	10008a76 <_i2c_master_isr_handler+0xc6>
	Assert(module->hw);

	I2C *const i2c_module = module->hw;

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
10008a5a:	8a63      	ldrh	r3, [r4, #18]
10008a5c:	8aa1      	ldrh	r1, [r4, #20]

	module->buffer_remaining--;
10008a5e:	8aa2      	ldrh	r2, [r4, #20]
10008a60:	3a01      	subs	r2, #1
10008a62:	b292      	uxth	r2, r2
10008a64:	82a2      	strh	r2, [r4, #20]
	Assert(module->hw);

	I2C *const i2c_module = module->hw;

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
10008a66:	1a5b      	subs	r3, r3, r1

	module->buffer_remaining--;

	module->buffer[buffer_index] = i2c_module->RECEIVE_DATA.reg;
10008a68:	b29b      	uxth	r3, r3
10008a6a:	69a2      	ldr	r2, [r4, #24]
10008a6c:	4694      	mov	ip, r2
10008a6e:	4463      	add	r3, ip
10008a70:	7932      	ldrb	r2, [r6, #4]
10008a72:	b2d2      	uxtb	r2, r2
10008a74:	701a      	strb	r2, [r3, #0]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
10008a76:	8a63      	ldrh	r3, [r4, #18]
10008a78:	b29b      	uxth	r3, r3
10008a7a:	2b00      	cmp	r3, #0
10008a7c:	d01c      	beq.n	10008ab8 <_i2c_master_isr_handler+0x108>
10008a7e:	8aa3      	ldrh	r3, [r4, #20]
10008a80:	b29b      	uxth	r3, r3
10008a82:	2b00      	cmp	r3, #0
10008a84:	d118      	bne.n	10008ab8 <_i2c_master_isr_handler+0x108>
			(module->status == STATUS_BUSY) &&
10008a86:	7f63      	ldrb	r3, [r4, #29]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
10008a88:	2b05      	cmp	r3, #5
10008a8a:	d115      	bne.n	10008ab8 <_i2c_master_isr_handler+0x108>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
10008a8c:	7f23      	ldrb	r3, [r4, #28]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
10008a8e:	2b01      	cmp	r3, #1
10008a90:	d112      	bne.n	10008ab8 <_i2c_master_isr_handler+0x108>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		/* Disable read interrupt flag */
		i2c_module->RX_INTERRUPT_MASK.reg = 0;
10008a92:	2300      	movs	r3, #0
10008a94:	2230      	movs	r2, #48	; 0x30
10008a96:	54b3      	strb	r3, [r6, r2]

		module->buffer_length = 0;
10008a98:	8263      	strh	r3, [r4, #18]
		module->status        = STATUS_OK;
10008a9a:	7763      	strb	r3, [r4, #29]

		if (!module->no_stop) {
10008a9c:	7963      	ldrb	r3, [r4, #5]
10008a9e:	2b00      	cmp	r3, #0
10008aa0:	d102      	bne.n	10008aa8 <_i2c_master_isr_handler+0xf8>
			/* Send stop condition */
			i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
10008aa2:	2200      	movs	r2, #0
10008aa4:	3320      	adds	r3, #32
10008aa6:	54f2      	strb	r2, [r6, r3]
		}
		
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
10008aa8:	07ab      	lsls	r3, r5, #30
10008aaa:	d505      	bpl.n	10008ab8 <_i2c_master_isr_handler+0x108>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
10008aac:	7f23      	ldrb	r3, [r4, #28]
10008aae:	2b01      	cmp	r3, #1
10008ab0:	d102      	bne.n	10008ab8 <_i2c_master_isr_handler+0x108>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
10008ab2:	68e3      	ldr	r3, [r4, #12]
10008ab4:	1c20      	adds	r0, r4, #0
10008ab6:	4798      	blx	r3
		}
	}
	if (module->transfer_direction == I2C_TRANSFER_READ) {
10008ab8:	7f23      	ldrb	r3, [r4, #28]
10008aba:	2b01      	cmp	r3, #1
10008abc:	d114      	bne.n	10008ae8 <_i2c_master_isr_handler+0x138>
		if (module->hw == I2C0) {
10008abe:	6823      	ldr	r3, [r4, #0]
10008ac0:	4a15      	ldr	r2, [pc, #84]	; (10008b18 <_i2c_master_isr_handler+0x168>)
10008ac2:	4293      	cmp	r3, r2
10008ac4:	d106      	bne.n	10008ad4 <_i2c_master_isr_handler+0x124>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
10008ac6:	2180      	movs	r1, #128	; 0x80
10008ac8:	0049      	lsls	r1, r1, #1
10008aca:	23c0      	movs	r3, #192	; 0xc0
10008acc:	005b      	lsls	r3, r3, #1
10008ace:	4a13      	ldr	r2, [pc, #76]	; (10008b1c <_i2c_master_isr_handler+0x16c>)
10008ad0:	50d1      	str	r1, [r2, r3]
10008ad2:	e01d      	b.n	10008b10 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C0_RX_IRQn);
		} else if (module->hw == I2C1) {
10008ad4:	4a12      	ldr	r2, [pc, #72]	; (10008b20 <_i2c_master_isr_handler+0x170>)
10008ad6:	4293      	cmp	r3, r2
10008ad8:	d11a      	bne.n	10008b10 <_i2c_master_isr_handler+0x160>
10008ada:	2180      	movs	r1, #128	; 0x80
10008adc:	00c9      	lsls	r1, r1, #3
10008ade:	23c0      	movs	r3, #192	; 0xc0
10008ae0:	005b      	lsls	r3, r3, #1
10008ae2:	4a0e      	ldr	r2, [pc, #56]	; (10008b1c <_i2c_master_isr_handler+0x16c>)
10008ae4:	50d1      	str	r1, [r2, r3]
10008ae6:	e013      	b.n	10008b10 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C1_RX_IRQn);
		} 
	} else {
		if (module->hw == I2C0) {
10008ae8:	6823      	ldr	r3, [r4, #0]
10008aea:	4a0b      	ldr	r2, [pc, #44]	; (10008b18 <_i2c_master_isr_handler+0x168>)
10008aec:	4293      	cmp	r3, r2
10008aee:	d106      	bne.n	10008afe <_i2c_master_isr_handler+0x14e>
10008af0:	2180      	movs	r1, #128	; 0x80
10008af2:	0089      	lsls	r1, r1, #2
10008af4:	23c0      	movs	r3, #192	; 0xc0
10008af6:	005b      	lsls	r3, r3, #1
10008af8:	4a08      	ldr	r2, [pc, #32]	; (10008b1c <_i2c_master_isr_handler+0x16c>)
10008afa:	50d1      	str	r1, [r2, r3]
10008afc:	e008      	b.n	10008b10 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C0_TX_IRQn);
		} else if (module->hw == I2C1) {
10008afe:	4a08      	ldr	r2, [pc, #32]	; (10008b20 <_i2c_master_isr_handler+0x170>)
10008b00:	4293      	cmp	r3, r2
10008b02:	d105      	bne.n	10008b10 <_i2c_master_isr_handler+0x160>
10008b04:	2180      	movs	r1, #128	; 0x80
10008b06:	0109      	lsls	r1, r1, #4
10008b08:	23c0      	movs	r3, #192	; 0xc0
10008b0a:	005b      	lsls	r3, r3, #1
10008b0c:	4a03      	ldr	r2, [pc, #12]	; (10008b1c <_i2c_master_isr_handler+0x16c>)
10008b0e:	50d1      	str	r1, [r2, r3]
			NVIC_ClearPendingIRQ(I2C1_TX_IRQn);
		}
	}
}
10008b10:	b002      	add	sp, #8
10008b12:	bd70      	pop	{r4, r5, r6, pc}
10008b14:	10010bf8 	.word	0x10010bf8
10008b18:	40003000 	.word	0x40003000
10008b1c:	e000e100 	.word	0xe000e100
10008b20:	40003400 	.word	0x40003400

10008b24 <timer_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TIMER module configuration structure to set
 */
void timer_get_config_defaults(struct timer_config *config)
{
	config->reload_value = 0;
10008b24:	2300      	movs	r3, #0
10008b26:	6003      	str	r3, [r0, #0]
	config->interrupt_enable = true;
10008b28:	3301      	adds	r3, #1
10008b2a:	7103      	strb	r3, [r0, #4]
}
10008b2c:	4770      	bx	lr
10008b2e:	46c0      	nop			; (mov r8, r8)

10008b30 <timer_clear_interrupt_status>:
 *
 * Clear the TIMER0 module interrupt status
 */
void timer_clear_interrupt_status(void)
{
	TIMER0->INTSTATUSCLEAR.reg = 1;
10008b30:	2201      	movs	r2, #1
10008b32:	2380      	movs	r3, #128	; 0x80
10008b34:	05db      	lsls	r3, r3, #23
10008b36:	731a      	strb	r2, [r3, #12]
	/* Wait for operation finish */
	while (TIMER0->INTSTATUSCLEAR.reg);
10008b38:	1c1a      	adds	r2, r3, #0
10008b3a:	7b13      	ldrb	r3, [r2, #12]
10008b3c:	2b00      	cmp	r3, #0
10008b3e:	d1fc      	bne.n	10008b3a <timer_clear_interrupt_status+0xa>
}
10008b40:	4770      	bx	lr
10008b42:	46c0      	nop			; (mov r8, r8)

10008b44 <timer_isr_handler>:
 *
 * Timer ISR handler.
 *
 */
static void timer_isr_handler(void)
{
10008b44:	b508      	push	{r3, lr}
 *
 * \retval The status of module
 */
uint32_t timer_get_interrupt_status(void)
{
	return TIMER0->INTSTATUSCLEAR.reg;
10008b46:	2380      	movs	r3, #128	; 0x80
10008b48:	05db      	lsls	r3, r3, #23
10008b4a:	7b1b      	ldrb	r3, [r3, #12]
 * Timer ISR handler.
 *
 */
static void timer_isr_handler(void)
{
	if (timer_get_interrupt_status()) {
10008b4c:	2b00      	cmp	r3, #0
10008b4e:	d006      	beq.n	10008b5e <timer_isr_handler+0x1a>
		timer_clear_interrupt_status();
10008b50:	4b03      	ldr	r3, [pc, #12]	; (10008b60 <timer_isr_handler+0x1c>)
10008b52:	4798      	blx	r3
		
		if (timer_callback) {
10008b54:	4b03      	ldr	r3, [pc, #12]	; (10008b64 <timer_isr_handler+0x20>)
10008b56:	681b      	ldr	r3, [r3, #0]
10008b58:	2b00      	cmp	r3, #0
10008b5a:	d000      	beq.n	10008b5e <timer_isr_handler+0x1a>
			timer_callback();
10008b5c:	4798      	blx	r3
		}
	}
}
10008b5e:	bd08      	pop	{r3, pc}
10008b60:	10008b31 	.word	0x10008b31
10008b64:	10010b9c 	.word	0x10010b9c

10008b68 <timer_enable>:
 *
 * Enable the TIMER0 module
 */
void timer_enable(void)
{
	TIMER0->CTRL.reg |= TIMER_CTRL_ENABLE;
10008b68:	2280      	movs	r2, #128	; 0x80
10008b6a:	05d2      	lsls	r2, r2, #23
10008b6c:	7811      	ldrb	r1, [r2, #0]
10008b6e:	2301      	movs	r3, #1
10008b70:	430b      	orrs	r3, r1
10008b72:	7013      	strb	r3, [r2, #0]
}
10008b74:	4770      	bx	lr
10008b76:	46c0      	nop			; (mov r8, r8)

10008b78 <timer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void timer_register_callback(timer_callback_t fun)
{
	timer_callback = fun; 
10008b78:	4b01      	ldr	r3, [pc, #4]	; (10008b80 <timer_register_callback+0x8>)
10008b7a:	6018      	str	r0, [r3, #0]
}
10008b7c:	4770      	bx	lr
10008b7e:	46c0      	nop			; (mov r8, r8)
10008b80:	10010b9c 	.word	0x10010b9c

10008b84 <timer_init>:
 * \param[in]     config       Pointer to the TIMER configuration options struct
 *
 * \return Status of the initialization procedure.
 */
void timer_init(const struct timer_config *config)
{
10008b84:	b510      	push	{r4, lr}
10008b86:	1c04      	adds	r4, r0, #0
	/* Global reset */
	system_peripheral_reset(PERIPHERAL_TIMER);
10008b88:	2006      	movs	r0, #6
10008b8a:	4b09      	ldr	r3, [pc, #36]	; (10008bb0 <timer_init+0x2c>)
10008b8c:	4798      	blx	r3

	TIMER0->CTRL.reg = config->interrupt_enable << TIMER_CTRL_INTERRUPT_ENABLE_Pos;
10008b8e:	7923      	ldrb	r3, [r4, #4]
10008b90:	00db      	lsls	r3, r3, #3
10008b92:	b2db      	uxtb	r3, r3
10008b94:	2280      	movs	r2, #128	; 0x80
10008b96:	05d2      	lsls	r2, r2, #23
10008b98:	7013      	strb	r3, [r2, #0]
	TIMER0->RELOAD.reg = config->reload_value;
10008b9a:	6823      	ldr	r3, [r4, #0]
10008b9c:	6093      	str	r3, [r2, #8]
	
	timer_callback = NULL;
10008b9e:	2200      	movs	r2, #0
10008ba0:	4b04      	ldr	r3, [pc, #16]	; (10008bb4 <timer_init+0x30>)
10008ba2:	601a      	str	r2, [r3, #0]
	system_register_isr(RAM_ISR_TABLE_TIMER0_INDEX, (uint32_t)timer_isr_handler);
10008ba4:	202a      	movs	r0, #42	; 0x2a
10008ba6:	4904      	ldr	r1, [pc, #16]	; (10008bb8 <timer_init+0x34>)
10008ba8:	4b04      	ldr	r3, [pc, #16]	; (10008bbc <timer_init+0x38>)
10008baa:	4798      	blx	r3
10008bac:	bd10      	pop	{r4, pc}
10008bae:	46c0      	nop			; (mov r8, r8)
10008bb0:	100093c5 	.word	0x100093c5
10008bb4:	10010b9c 	.word	0x10010b9c
10008bb8:	10008b45 	.word	0x10008b45
10008bbc:	1000982d 	.word	0x1000982d

10008bc0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
10008bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
10008bc2:	4647      	mov	r7, r8
10008bc4:	b480      	push	{r7}
10008bc6:	1c0c      	adds	r4, r1, #0
10008bc8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
10008bca:	2800      	cmp	r0, #0
10008bcc:	d110      	bne.n	10008bf0 <_read+0x30>
		return -1;
	}

	for (; len > 0; --len) {
10008bce:	2a00      	cmp	r2, #0
10008bd0:	dd0a      	ble.n	10008be8 <_read+0x28>
10008bd2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
10008bd4:	4e09      	ldr	r6, [pc, #36]	; (10008bfc <_read+0x3c>)
10008bd6:	4d0a      	ldr	r5, [pc, #40]	; (10008c00 <_read+0x40>)
10008bd8:	6830      	ldr	r0, [r6, #0]
10008bda:	1c21      	adds	r1, r4, #0
10008bdc:	682b      	ldr	r3, [r5, #0]
10008bde:	4798      	blx	r3
		ptr++;
10008be0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
10008be2:	42bc      	cmp	r4, r7
10008be4:	d1f8      	bne.n	10008bd8 <_read+0x18>
10008be6:	e001      	b.n	10008bec <_read+0x2c>
10008be8:	2300      	movs	r3, #0
10008bea:	4698      	mov	r8, r3
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
10008bec:	4640      	mov	r0, r8
10008bee:	e001      	b.n	10008bf4 <_read+0x34>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
10008bf0:	2001      	movs	r0, #1
10008bf2:	4240      	negs	r0, r0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
10008bf4:	bc04      	pop	{r2}
10008bf6:	4690      	mov	r8, r2
10008bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008bfa:	46c0      	nop			; (mov r8, r8)
10008bfc:	10010c04 	.word	0x10010c04
10008c00:	10010bfc 	.word	0x10010bfc

10008c04 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
10008c04:	b5f0      	push	{r4, r5, r6, r7, lr}
10008c06:	4647      	mov	r7, r8
10008c08:	b480      	push	{r7}
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
10008c0a:	3801      	subs	r0, #1
10008c0c:	2802      	cmp	r0, #2
10008c0e:	d815      	bhi.n	10008c3c <_write+0x38>
		return -1;
	}

	for (; len != 0; --len) {
10008c10:	2a00      	cmp	r2, #0
10008c12:	d010      	beq.n	10008c36 <_write+0x32>
10008c14:	1c15      	adds	r5, r2, #0
10008c16:	1c0e      	adds	r6, r1, #0
10008c18:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
10008c1a:	4b0c      	ldr	r3, [pc, #48]	; (10008c4c <_write+0x48>)
10008c1c:	4698      	mov	r8, r3
10008c1e:	4f0c      	ldr	r7, [pc, #48]	; (10008c50 <_write+0x4c>)
10008c20:	4643      	mov	r3, r8
10008c22:	6818      	ldr	r0, [r3, #0]
10008c24:	5d31      	ldrb	r1, [r6, r4]
10008c26:	683b      	ldr	r3, [r7, #0]
10008c28:	4798      	blx	r3
10008c2a:	2800      	cmp	r0, #0
10008c2c:	db09      	blt.n	10008c42 <_write+0x3e>
			return -1;
		}
		++nChars;
10008c2e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
10008c30:	42a5      	cmp	r5, r4
10008c32:	d1f5      	bne.n	10008c20 <_write+0x1c>
10008c34:	e000      	b.n	10008c38 <_write+0x34>
10008c36:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
10008c38:	1c20      	adds	r0, r4, #0
10008c3a:	e004      	b.n	10008c46 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
10008c3c:	2001      	movs	r0, #1
10008c3e:	4240      	negs	r0, r0
10008c40:	e001      	b.n	10008c46 <_write+0x42>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
10008c42:	2001      	movs	r0, #1
10008c44:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
10008c46:	bc04      	pop	{r2}
10008c48:	4690      	mov	r8, r2
10008c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008c4c:	10010c04 	.word	0x10010c04
10008c50:	10010c00 	.word	0x10010c00

10008c54 <gpio_get_config_defaults>:
 *  \param[out] config  Configuration structure to initialize to default values.
 */
void gpio_get_config_defaults(struct gpio_config *const config)
{
	/* Default configuration values */
	config->direction  = GPIO_PIN_DIR_INPUT;
10008c54:	2300      	movs	r3, #0
10008c56:	7003      	strb	r3, [r0, #0]
	config->input_pull = GPIO_PIN_PULL_UP;
10008c58:	2201      	movs	r2, #1
10008c5a:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
10008c5c:	7083      	strb	r3, [r0, #2]
	config->aon_wakeup = false;
10008c5e:	70c3      	strb	r3, [r0, #3]
}
10008c60:	4770      	bx	lr
10008c62:	46c0      	nop			; (mov r8, r8)

10008c64 <gpio_pin_set_config>:
 *  \retval STATUS_RESOURCE_NOT_AVAILABLE   Requested gpio is already in use.
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
10008c64:	b5f0      	push	{r4, r5, r6, r7, lr}
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
10008c66:	2317      	movs	r3, #23
	enum status_code status = STATUS_OK;

	/* Following GPIO's should never be modified by user.
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
10008c68:	2801      	cmp	r0, #1
10008c6a:	d800      	bhi.n	10008c6e <gpio_pin_set_config+0xa>
10008c6c:	e0d0      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
	} else {
		if (gpio_pin <= 7) {
10008c6e:	2807      	cmp	r0, #7
10008c70:	d809      	bhi.n	10008c86 <gpio_pin_set_config+0x22>
			LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008c72:	4d68      	ldr	r5, [pc, #416]	; (10008e14 <gpio_pin_set_config+0x1b0>)
10008c74:	6c6a      	ldr	r2, [r5, #68]	; 0x44
10008c76:	3b10      	subs	r3, #16
10008c78:	4003      	ands	r3, r0
10008c7a:	009b      	lsls	r3, r3, #2
10008c7c:	2407      	movs	r4, #7
10008c7e:	409c      	lsls	r4, r3
10008c80:	43a2      	bics	r2, r4
10008c82:	646a      	str	r2, [r5, #68]	; 0x44
10008c84:	e02c      	b.n	10008ce0 <gpio_pin_set_config+0x7c>
		} else if (gpio_pin <= 15) {
10008c86:	280f      	cmp	r0, #15
10008c88:	d809      	bhi.n	10008c9e <gpio_pin_set_config+0x3a>
			LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008c8a:	4d62      	ldr	r5, [pc, #392]	; (10008e14 <gpio_pin_set_config+0x1b0>)
10008c8c:	6caa      	ldr	r2, [r5, #72]	; 0x48
10008c8e:	2307      	movs	r3, #7
10008c90:	4003      	ands	r3, r0
10008c92:	009b      	lsls	r3, r3, #2
10008c94:	2407      	movs	r4, #7
10008c96:	409c      	lsls	r4, r3
10008c98:	43a2      	bics	r2, r4
10008c9a:	64aa      	str	r2, [r5, #72]	; 0x48
10008c9c:	e020      	b.n	10008ce0 <gpio_pin_set_config+0x7c>
		} else if (gpio_pin <= 23) {
10008c9e:	2817      	cmp	r0, #23
10008ca0:	d809      	bhi.n	10008cb6 <gpio_pin_set_config+0x52>
			LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008ca2:	4d5c      	ldr	r5, [pc, #368]	; (10008e14 <gpio_pin_set_config+0x1b0>)
10008ca4:	6cea      	ldr	r2, [r5, #76]	; 0x4c
10008ca6:	2307      	movs	r3, #7
10008ca8:	4003      	ands	r3, r0
10008caa:	009b      	lsls	r3, r3, #2
10008cac:	2407      	movs	r4, #7
10008cae:	409c      	lsls	r4, r3
10008cb0:	43a2      	bics	r2, r4
10008cb2:	64ea      	str	r2, [r5, #76]	; 0x4c
10008cb4:	e014      	b.n	10008ce0 <gpio_pin_set_config+0x7c>
		} else if (44 <= gpio_pin  && gpio_pin < 48) {
10008cb6:	1c03      	adds	r3, r0, #0
10008cb8:	3b2c      	subs	r3, #44	; 0x2c
10008cba:	2b03      	cmp	r3, #3
10008cbc:	d810      	bhi.n	10008ce0 <gpio_pin_set_config+0x7c>
			/* Set GPIO_MSx as digital mode */
			AON_GP_REGS0->MS_GPIO_MODE.vec.ANALOG_ENABLE_ &= ~(1 << (gpio_pin - PIN_GPIO_MS4));
10008cbe:	4d56      	ldr	r5, [pc, #344]	; (10008e18 <gpio_pin_set_config+0x1b4>)
10008cc0:	2482      	movs	r4, #130	; 0x82
10008cc2:	00e4      	lsls	r4, r4, #3
10008cc4:	5d2b      	ldrb	r3, [r5, r4]
10008cc6:	220f      	movs	r2, #15
10008cc8:	4013      	ands	r3, r2
10008cca:	1c07      	adds	r7, r0, #0
10008ccc:	3f2c      	subs	r7, #44	; 0x2c
10008cce:	2601      	movs	r6, #1
10008cd0:	40be      	lsls	r6, r7
10008cd2:	43b3      	bics	r3, r6
10008cd4:	401a      	ands	r2, r3
10008cd6:	5d2b      	ldrb	r3, [r5, r4]
10008cd8:	260f      	movs	r6, #15
10008cda:	43b3      	bics	r3, r6
10008cdc:	4313      	orrs	r3, r2
10008cde:	552b      	strb	r3, [r5, r4]
		}
		
		if ((gpio_pin == PIN_AO_GPIO_0) || (gpio_pin == PIN_AO_GPIO_1) ||
10008ce0:	1c03      	adds	r3, r0, #0
10008ce2:	3b1d      	subs	r3, #29
10008ce4:	2b02      	cmp	r3, #2
10008ce6:	d82a      	bhi.n	10008d3e <gpio_pin_set_config+0xda>
				(gpio_pin == PIN_AO_GPIO_2)) {
			/* Active Low, Always On Pull Enable Control */
			if (config->input_pull == GPIO_PIN_PULL_UP) {
10008ce8:	784b      	ldrb	r3, [r1, #1]
10008cea:	2b01      	cmp	r3, #1
10008cec:	d108      	bne.n	10008d00 <gpio_pin_set_config+0x9c>
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
10008cee:	4d4a      	ldr	r5, [pc, #296]	; (10008e18 <gpio_pin_set_config+0x1b4>)
10008cf0:	7d2b      	ldrb	r3, [r5, #20]
10008cf2:	221f      	movs	r2, #31
10008cf4:	1a14      	subs	r4, r2, r0
10008cf6:	3a1e      	subs	r2, #30
10008cf8:	40a2      	lsls	r2, r4
10008cfa:	4393      	bics	r3, r2
10008cfc:	752b      	strb	r3, [r5, #20]
10008cfe:	e009      	b.n	10008d14 <gpio_pin_set_config+0xb0>
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
10008d00:	4d45      	ldr	r5, [pc, #276]	; (10008e18 <gpio_pin_set_config+0x1b4>)
10008d02:	7d2e      	ldrb	r6, [r5, #20]
10008d04:	241f      	movs	r4, #31
10008d06:	1a24      	subs	r4, r4, r0
10008d08:	2201      	movs	r2, #1
10008d0a:	1c13      	adds	r3, r2, #0
10008d0c:	40a3      	lsls	r3, r4
10008d0e:	4333      	orrs	r3, r6
10008d10:	b2db      	uxtb	r3, r3
10008d12:	752b      	strb	r3, [r5, #20]
			}
			if (config->aon_wakeup) {
10008d14:	78ca      	ldrb	r2, [r1, #3]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008d16:	2300      	movs	r3, #0
			if (config->input_pull == GPIO_PIN_PULL_UP) {
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
			}
			if (config->aon_wakeup) {
10008d18:	2a00      	cmp	r2, #0
10008d1a:	d079      	beq.n	10008e10 <gpio_pin_set_config+0x1ac>
				/* Enable AON_GPIO_x to be a wakeup MCU from sleep mode */
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
10008d1c:	493e      	ldr	r1, [pc, #248]	; (10008e18 <gpio_pin_set_config+0x1b4>)
10008d1e:	880b      	ldrh	r3, [r1, #0]
10008d20:	221f      	movs	r2, #31
10008d22:	1a10      	subs	r0, r2, r0
10008d24:	0080      	lsls	r0, r0, #2
10008d26:	3a1e      	subs	r2, #30
10008d28:	4082      	lsls	r2, r0
10008d2a:	4313      	orrs	r3, r2
10008d2c:	b29b      	uxth	r3, r3
10008d2e:	800b      	strh	r3, [r1, #0]
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
10008d30:	4a3a      	ldr	r2, [pc, #232]	; (10008e1c <gpio_pin_set_config+0x1b8>)
10008d32:	7811      	ldrb	r1, [r2, #0]
10008d34:	2302      	movs	r3, #2
10008d36:	430b      	orrs	r3, r1
10008d38:	7013      	strb	r3, [r2, #0]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008d3a:	2300      	movs	r3, #0
10008d3c:	e068      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
10008d3e:	780a      	ldrb	r2, [r1, #0]
10008d40:	2a00      	cmp	r2, #0
10008d42:	d143      	bne.n	10008dcc <gpio_pin_set_config+0x168>
				if(gpio_pin < 16) {
10008d44:	280f      	cmp	r0, #15
10008d46:	d808      	bhi.n	10008d5a <gpio_pin_set_config+0xf6>
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
10008d48:	2301      	movs	r3, #1
10008d4a:	4083      	lsls	r3, r0
10008d4c:	b29b      	uxth	r3, r3
10008d4e:	4a34      	ldr	r2, [pc, #208]	; (10008e20 <gpio_pin_set_config+0x1bc>)
10008d50:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008d52:	2300      	movs	r3, #0
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
10008d54:	281f      	cmp	r0, #31
10008d56:	d85b      	bhi.n	10008e10 <gpio_pin_set_config+0x1ac>
10008d58:	e012      	b.n	10008d80 <gpio_pin_set_config+0x11c>
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
				if(gpio_pin < 16) {
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32){
10008d5a:	281f      	cmp	r0, #31
10008d5c:	d807      	bhi.n	10008d6e <gpio_pin_set_config+0x10a>
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
10008d5e:	230f      	movs	r3, #15
10008d60:	4003      	ands	r3, r0
10008d62:	2201      	movs	r2, #1
10008d64:	409a      	lsls	r2, r3
10008d66:	b293      	uxth	r3, r2
10008d68:	4a2e      	ldr	r2, [pc, #184]	; (10008e24 <gpio_pin_set_config+0x1c0>)
10008d6a:	8293      	strh	r3, [r2, #20]
10008d6c:	e008      	b.n	10008d80 <gpio_pin_set_config+0x11c>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
10008d6e:	230f      	movs	r3, #15
10008d70:	4018      	ands	r0, r3
10008d72:	3b0e      	subs	r3, #14
10008d74:	4083      	lsls	r3, r0
10008d76:	b298      	uxth	r0, r3
10008d78:	4b2b      	ldr	r3, [pc, #172]	; (10008e28 <gpio_pin_set_config+0x1c4>)
10008d7a:	8298      	strh	r0, [r3, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008d7c:	2300      	movs	r3, #0
10008d7e:	e047      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
10008d80:	784b      	ldrb	r3, [r1, #1]
10008d82:	2b01      	cmp	r3, #1
10008d84:	d00d      	beq.n	10008da2 <gpio_pin_set_config+0x13e>
10008d86:	2b00      	cmp	r3, #0
10008d88:	d002      	beq.n	10008d90 <gpio_pin_set_config+0x12c>
10008d8a:	2b02      	cmp	r3, #2
10008d8c:	d011      	beq.n	10008db2 <gpio_pin_set_config+0x14e>
10008d8e:	e03e      	b.n	10008e0e <gpio_pin_set_config+0x1aa>
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
10008d90:	4920      	ldr	r1, [pc, #128]	; (10008e14 <gpio_pin_set_config+0x1b0>)
10008d92:	6d0b      	ldr	r3, [r1, #80]	; 0x50
10008d94:	2201      	movs	r2, #1
10008d96:	4082      	lsls	r2, r0
10008d98:	1c10      	adds	r0, r2, #0
10008d9a:	4318      	orrs	r0, r3
10008d9c:	6508      	str	r0, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008d9e:	2300      	movs	r3, #0
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
10008da0:	e036      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
10008da2:	491c      	ldr	r1, [pc, #112]	; (10008e14 <gpio_pin_set_config+0x1b0>)
10008da4:	6d0b      	ldr	r3, [r1, #80]	; 0x50
10008da6:	2201      	movs	r2, #1
10008da8:	4082      	lsls	r2, r0
10008daa:	4393      	bics	r3, r2
10008dac:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008dae:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
10008db0:	e02e      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
10008db2:	4b18      	ldr	r3, [pc, #96]	; (10008e14 <gpio_pin_set_config+0x1b0>)
10008db4:	6d59      	ldr	r1, [r3, #84]	; 0x54
10008db6:	2201      	movs	r2, #1
10008db8:	4082      	lsls	r2, r0
10008dba:	1c10      	adds	r0, r2, #0
10008dbc:	1c0a      	adds	r2, r1, #0
10008dbe:	4302      	orrs	r2, r0
10008dc0:	655a      	str	r2, [r3, #84]	; 0x54
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
10008dc2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10008dc4:	4382      	bics	r2, r0
10008dc6:	651a      	str	r2, [r3, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008dc8:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
10008dca:	e021      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008dcc:	2300      	movs	r3, #0
						default:
							status = STATUS_ERR_INVALID_ARG;
							break;
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
10008dce:	2a01      	cmp	r2, #1
10008dd0:	d11e      	bne.n	10008e10 <gpio_pin_set_config+0x1ac>
				if (gpio_pin < 16) {
10008dd2:	280f      	cmp	r0, #15
10008dd4:	d806      	bhi.n	10008de4 <gpio_pin_set_config+0x180>
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
10008dd6:	3301      	adds	r3, #1
10008dd8:	4083      	lsls	r3, r0
10008dda:	b298      	uxth	r0, r3
10008ddc:	4b10      	ldr	r3, [pc, #64]	; (10008e20 <gpio_pin_set_config+0x1bc>)
10008dde:	8218      	strh	r0, [r3, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008de0:	2300      	movs	r3, #0
10008de2:	e015      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
10008de4:	281f      	cmp	r0, #31
10008de6:	d809      	bhi.n	10008dfc <gpio_pin_set_config+0x198>
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
10008de8:	230f      	movs	r3, #15
10008dea:	4018      	ands	r0, r3
10008dec:	2201      	movs	r2, #1
10008dee:	1c13      	adds	r3, r2, #0
10008df0:	4083      	lsls	r3, r0
10008df2:	b29b      	uxth	r3, r3
10008df4:	4a0b      	ldr	r2, [pc, #44]	; (10008e24 <gpio_pin_set_config+0x1c0>)
10008df6:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008df8:	2300      	movs	r3, #0
10008dfa:	e009      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENSET.reg = (1 << (gpio_pin % 16));
10008dfc:	230f      	movs	r3, #15
10008dfe:	4018      	ands	r0, r3
10008e00:	3b0e      	subs	r3, #14
10008e02:	4083      	lsls	r3, r0
10008e04:	b298      	uxth	r0, r3
10008e06:	4b08      	ldr	r3, [pc, #32]	; (10008e28 <gpio_pin_set_config+0x1c4>)
10008e08:	8218      	strh	r0, [r3, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008e0a:	2300      	movs	r3, #0
10008e0c:	e000      	b.n	10008e10 <gpio_pin_set_config+0x1ac>
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
						default:
							status = STATUS_ERR_INVALID_ARG;
10008e0e:	2317      	movs	r3, #23
				}
			}
		}
	}
	return status;
}
10008e10:	1c18      	adds	r0, r3, #0
10008e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008e14:	4000b000 	.word	0x4000b000
10008e18:	4000f000 	.word	0x4000f000
10008e1c:	4000e000 	.word	0x4000e000
10008e20:	40010000 	.word	0x40010000
10008e24:	40011000 	.word	0x40011000
10008e28:	40013000 	.word	0x40013000

10008e2c <gpio_pin_toggle_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to toggle.
 */
void gpio_pin_toggle_output_level(const uint8_t gpio_pin)
{
	if (gpio_pin < 16) {
10008e2c:	280f      	cmp	r0, #15
10008e2e:	d808      	bhi.n	10008e42 <gpio_pin_toggle_output_level+0x16>
		GPIO0->DATAOUT.reg ^= (1 << gpio_pin);
10008e30:	4a10      	ldr	r2, [pc, #64]	; (10008e74 <gpio_pin_toggle_output_level+0x48>)
10008e32:	8891      	ldrh	r1, [r2, #4]
10008e34:	2301      	movs	r3, #1
10008e36:	4083      	lsls	r3, r0
10008e38:	1c18      	adds	r0, r3, #0
10008e3a:	4048      	eors	r0, r1
10008e3c:	b280      	uxth	r0, r0
10008e3e:	8090      	strh	r0, [r2, #4]
10008e40:	e016      	b.n	10008e70 <gpio_pin_toggle_output_level+0x44>
	} else if (gpio_pin < 32) {
10008e42:	281f      	cmp	r0, #31
10008e44:	d80a      	bhi.n	10008e5c <gpio_pin_toggle_output_level+0x30>
		GPIO1->DATAOUT.reg ^= (1 << (gpio_pin % 16));
10008e46:	4a0c      	ldr	r2, [pc, #48]	; (10008e78 <gpio_pin_toggle_output_level+0x4c>)
10008e48:	8891      	ldrh	r1, [r2, #4]
10008e4a:	230f      	movs	r3, #15
10008e4c:	4018      	ands	r0, r3
10008e4e:	3b0e      	subs	r3, #14
10008e50:	4083      	lsls	r3, r0
10008e52:	1c18      	adds	r0, r3, #0
10008e54:	4048      	eors	r0, r1
10008e56:	b280      	uxth	r0, r0
10008e58:	8090      	strh	r0, [r2, #4]
10008e5a:	e009      	b.n	10008e70 <gpio_pin_toggle_output_level+0x44>
	} else {
		GPIO2->DATAOUT.reg ^= (1 << (gpio_pin % 16));
10008e5c:	4a07      	ldr	r2, [pc, #28]	; (10008e7c <gpio_pin_toggle_output_level+0x50>)
10008e5e:	8891      	ldrh	r1, [r2, #4]
10008e60:	230f      	movs	r3, #15
10008e62:	4018      	ands	r0, r3
10008e64:	3b0e      	subs	r3, #14
10008e66:	4083      	lsls	r3, r0
10008e68:	1c18      	adds	r0, r3, #0
10008e6a:	4048      	eors	r0, r1
10008e6c:	b280      	uxth	r0, r0
10008e6e:	8090      	strh	r0, [r2, #4]
	}
}
10008e70:	4770      	bx	lr
10008e72:	46c0      	nop			; (mov r8, r8)
10008e74:	40010000 	.word	0x40010000
10008e78:	40011000 	.word	0x40011000
10008e7c:	40013000 	.word	0x40013000

10008e80 <gpio_pinmux_cofiguration>:
 *
 *  \param[in] gpio_pin   Index of the GPIO pin to toggle.
 *  \param[in] pinmux_sel PINMUX selection.
 */
void gpio_pinmux_cofiguration(const uint8_t gpio_pin, uint16_t pinmux_sel)
{
10008e80:	b570      	push	{r4, r5, r6, lr}
	uint8_t megamux_sel = (pinmux_sel >> 8) & 0xFF;
10008e82:	0a0c      	lsrs	r4, r1, #8

	pinmux_sel &= 0xFF;
10008e84:	23ff      	movs	r3, #255	; 0xff
10008e86:	4019      	ands	r1, r3

	if (gpio_pin <= 7) {
10008e88:	2807      	cmp	r0, #7
10008e8a:	d835      	bhi.n	10008ef8 <gpio_pinmux_cofiguration+0x78>
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008e8c:	4a51      	ldr	r2, [pc, #324]	; (10008fd4 <gpio_pinmux_cofiguration+0x154>)
10008e8e:	6c55      	ldr	r5, [r2, #68]	; 0x44
10008e90:	3bf8      	subs	r3, #248	; 0xf8
10008e92:	4003      	ands	r3, r0
10008e94:	009b      	lsls	r3, r3, #2
10008e96:	2607      	movs	r6, #7
10008e98:	409e      	lsls	r6, r3
10008e9a:	43b5      	bics	r5, r6
10008e9c:	6455      	str	r5, [r2, #68]	; 0x44
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
10008e9e:	6c55      	ldr	r5, [r2, #68]	; 0x44
10008ea0:	1c0e      	adds	r6, r1, #0
10008ea2:	409e      	lsls	r6, r3
10008ea4:	1c33      	adds	r3, r6, #0
10008ea6:	432b      	orrs	r3, r5
10008ea8:	6453      	str	r3, [r2, #68]	; 0x44
		if (pinmux_sel == 0x01) {
10008eaa:	2901      	cmp	r1, #1
10008eac:	d000      	beq.n	10008eb0 <gpio_pinmux_cofiguration+0x30>
10008eae:	e090      	b.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			if (gpio_pin <= 3) {
10008eb0:	2803      	cmp	r0, #3
10008eb2:	d810      	bhi.n	10008ed6 <gpio_pinmux_cofiguration+0x56>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008eb4:	1c11      	adds	r1, r2, #0
10008eb6:	22d0      	movs	r2, #208	; 0xd0
10008eb8:	0052      	lsls	r2, r2, #1
10008eba:	588d      	ldr	r5, [r1, r2]
10008ebc:	2303      	movs	r3, #3
10008ebe:	4018      	ands	r0, r3
10008ec0:	00c0      	lsls	r0, r0, #3
10008ec2:	333c      	adds	r3, #60	; 0x3c
10008ec4:	4083      	lsls	r3, r0
10008ec6:	439d      	bics	r5, r3
10008ec8:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008eca:	588b      	ldr	r3, [r1, r2]
10008ecc:	4084      	lsls	r4, r0
10008ece:	1c20      	adds	r0, r4, #0
10008ed0:	4318      	orrs	r0, r3
10008ed2:	5088      	str	r0, [r1, r2]
10008ed4:	e07d      	b.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			} else if (gpio_pin <= 7) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008ed6:	493f      	ldr	r1, [pc, #252]	; (10008fd4 <gpio_pinmux_cofiguration+0x154>)
10008ed8:	22d2      	movs	r2, #210	; 0xd2
10008eda:	0052      	lsls	r2, r2, #1
10008edc:	588d      	ldr	r5, [r1, r2]
10008ede:	2303      	movs	r3, #3
10008ee0:	4018      	ands	r0, r3
10008ee2:	00c0      	lsls	r0, r0, #3
10008ee4:	333c      	adds	r3, #60	; 0x3c
10008ee6:	4083      	lsls	r3, r0
10008ee8:	439d      	bics	r5, r3
10008eea:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008eec:	588b      	ldr	r3, [r1, r2]
10008eee:	4084      	lsls	r4, r0
10008ef0:	1c20      	adds	r0, r4, #0
10008ef2:	4318      	orrs	r0, r3
10008ef4:	5088      	str	r0, [r1, r2]
10008ef6:	e06c      	b.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			}
		}
	} else if (gpio_pin <= 15) {
10008ef8:	280f      	cmp	r0, #15
10008efa:	d834      	bhi.n	10008f66 <gpio_pinmux_cofiguration+0xe6>
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008efc:	4a35      	ldr	r2, [pc, #212]	; (10008fd4 <gpio_pinmux_cofiguration+0x154>)
10008efe:	6c95      	ldr	r5, [r2, #72]	; 0x48
10008f00:	2307      	movs	r3, #7
10008f02:	4003      	ands	r3, r0
10008f04:	009b      	lsls	r3, r3, #2
10008f06:	2607      	movs	r6, #7
10008f08:	409e      	lsls	r6, r3
10008f0a:	43b5      	bics	r5, r6
10008f0c:	6495      	str	r5, [r2, #72]	; 0x48
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
10008f0e:	6c95      	ldr	r5, [r2, #72]	; 0x48
10008f10:	1c0e      	adds	r6, r1, #0
10008f12:	409e      	lsls	r6, r3
10008f14:	1c33      	adds	r3, r6, #0
10008f16:	432b      	orrs	r3, r5
10008f18:	6493      	str	r3, [r2, #72]	; 0x48
		if (pinmux_sel == 0x01) {
10008f1a:	2901      	cmp	r1, #1
10008f1c:	d159      	bne.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			if (gpio_pin <= 11) {
10008f1e:	280b      	cmp	r0, #11
10008f20:	d810      	bhi.n	10008f44 <gpio_pinmux_cofiguration+0xc4>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008f22:	1c11      	adds	r1, r2, #0
10008f24:	22d4      	movs	r2, #212	; 0xd4
10008f26:	0052      	lsls	r2, r2, #1
10008f28:	588d      	ldr	r5, [r1, r2]
10008f2a:	2303      	movs	r3, #3
10008f2c:	4018      	ands	r0, r3
10008f2e:	00c0      	lsls	r0, r0, #3
10008f30:	333c      	adds	r3, #60	; 0x3c
10008f32:	4083      	lsls	r3, r0
10008f34:	439d      	bics	r5, r3
10008f36:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008f38:	588b      	ldr	r3, [r1, r2]
10008f3a:	4084      	lsls	r4, r0
10008f3c:	1c20      	adds	r0, r4, #0
10008f3e:	4318      	orrs	r0, r3
10008f40:	5088      	str	r0, [r1, r2]
10008f42:	e046      	b.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			} else if (gpio_pin <= 15) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008f44:	4923      	ldr	r1, [pc, #140]	; (10008fd4 <gpio_pinmux_cofiguration+0x154>)
10008f46:	22d6      	movs	r2, #214	; 0xd6
10008f48:	0052      	lsls	r2, r2, #1
10008f4a:	588d      	ldr	r5, [r1, r2]
10008f4c:	2303      	movs	r3, #3
10008f4e:	4018      	ands	r0, r3
10008f50:	00c0      	lsls	r0, r0, #3
10008f52:	333c      	adds	r3, #60	; 0x3c
10008f54:	4083      	lsls	r3, r0
10008f56:	439d      	bics	r5, r3
10008f58:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008f5a:	588b      	ldr	r3, [r1, r2]
10008f5c:	4084      	lsls	r4, r0
10008f5e:	1c20      	adds	r0, r4, #0
10008f60:	4318      	orrs	r0, r3
10008f62:	5088      	str	r0, [r1, r2]
10008f64:	e035      	b.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			}
		}
	} else if (gpio_pin <= 23) {
10008f66:	2817      	cmp	r0, #23
10008f68:	d833      	bhi.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008f6a:	4a1a      	ldr	r2, [pc, #104]	; (10008fd4 <gpio_pinmux_cofiguration+0x154>)
10008f6c:	6cd5      	ldr	r5, [r2, #76]	; 0x4c
10008f6e:	2307      	movs	r3, #7
10008f70:	4003      	ands	r3, r0
10008f72:	009b      	lsls	r3, r3, #2
10008f74:	2607      	movs	r6, #7
10008f76:	409e      	lsls	r6, r3
10008f78:	43b5      	bics	r5, r6
10008f7a:	64d5      	str	r5, [r2, #76]	; 0x4c
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
10008f7c:	6cd5      	ldr	r5, [r2, #76]	; 0x4c
10008f7e:	1c0e      	adds	r6, r1, #0
10008f80:	409e      	lsls	r6, r3
10008f82:	1c33      	adds	r3, r6, #0
10008f84:	432b      	orrs	r3, r5
10008f86:	64d3      	str	r3, [r2, #76]	; 0x4c
		if (pinmux_sel == 0x01) {
10008f88:	2901      	cmp	r1, #1
10008f8a:	d122      	bne.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			if (gpio_pin <= 19) {
10008f8c:	2813      	cmp	r0, #19
10008f8e:	d810      	bhi.n	10008fb2 <gpio_pinmux_cofiguration+0x132>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008f90:	1c11      	adds	r1, r2, #0
10008f92:	22d8      	movs	r2, #216	; 0xd8
10008f94:	0052      	lsls	r2, r2, #1
10008f96:	588d      	ldr	r5, [r1, r2]
10008f98:	2303      	movs	r3, #3
10008f9a:	4018      	ands	r0, r3
10008f9c:	00c0      	lsls	r0, r0, #3
10008f9e:	333c      	adds	r3, #60	; 0x3c
10008fa0:	4083      	lsls	r3, r0
10008fa2:	439d      	bics	r5, r3
10008fa4:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008fa6:	588b      	ldr	r3, [r1, r2]
10008fa8:	4084      	lsls	r4, r0
10008faa:	1c20      	adds	r0, r4, #0
10008fac:	4318      	orrs	r0, r3
10008fae:	5088      	str	r0, [r1, r2]
10008fb0:	e00f      	b.n	10008fd2 <gpio_pinmux_cofiguration+0x152>
			} else if (gpio_pin <= 23) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008fb2:	4a08      	ldr	r2, [pc, #32]	; (10008fd4 <gpio_pinmux_cofiguration+0x154>)
10008fb4:	23da      	movs	r3, #218	; 0xda
10008fb6:	005b      	lsls	r3, r3, #1
10008fb8:	58d1      	ldr	r1, [r2, r3]
10008fba:	2503      	movs	r5, #3
10008fbc:	4028      	ands	r0, r5
10008fbe:	00c0      	lsls	r0, r0, #3
10008fc0:	353c      	adds	r5, #60	; 0x3c
10008fc2:	4085      	lsls	r5, r0
10008fc4:	43a9      	bics	r1, r5
10008fc6:	50d1      	str	r1, [r2, r3]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008fc8:	58d1      	ldr	r1, [r2, r3]
10008fca:	4084      	lsls	r4, r0
10008fcc:	1c20      	adds	r0, r4, #0
10008fce:	4308      	orrs	r0, r1
10008fd0:	50d0      	str	r0, [r2, r3]
			}
		}
	}
}
10008fd2:	bd70      	pop	{r4, r5, r6, pc}
10008fd4:	4000b000 	.word	0x4000b000

10008fd8 <system_clock_config>:
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_config(enum system_clock_resource resoure, \
				enum system_clock_freq freq)
{
	switch (resoure) {
10008fd8:	2801      	cmp	r0, #1
10008fda:	d00d      	beq.n	10008ff8 <system_clock_config+0x20>
10008fdc:	2800      	cmp	r0, #0
10008fde:	d002      	beq.n	10008fe6 <system_clock_config+0xe>
10008fe0:	2802      	cmp	r0, #2
10008fe2:	d01c      	beq.n	1000901e <system_clock_config+0x46>
10008fe4:	e02e      	b.n	10009044 <system_clock_config+0x6c>
		case CLOCK_RESOURCE_XO_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10008fe6:	4a18      	ldr	r2, [pc, #96]	; (10009048 <system_clock_config+0x70>)
10008fe8:	6990      	ldr	r0, [r2, #24]
10008fea:	230c      	movs	r3, #12
10008fec:	4303      	orrs	r3, r0
10008fee:	6193      	str	r3, [r2, #24]
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK;
			system_clock_value = 26000000;
10008ff0:	4a16      	ldr	r2, [pc, #88]	; (1000904c <system_clock_config+0x74>)
10008ff2:	4b17      	ldr	r3, [pc, #92]	; (10009050 <system_clock_config+0x78>)
10008ff4:	601a      	str	r2, [r3, #0]
			break;
10008ff6:	e01a      	b.n	1000902e <system_clock_config+0x56>

		case CLOCK_RESOURCE_LP_2_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10008ff8:	4b13      	ldr	r3, [pc, #76]	; (10009048 <system_clock_config+0x70>)
10008ffa:	6998      	ldr	r0, [r3, #24]
10008ffc:	2208      	movs	r2, #8
10008ffe:	4302      	orrs	r2, r0
10009000:	619a      	str	r2, [r3, #24]
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK;
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
10009002:	699a      	ldr	r2, [r3, #24]
10009004:	2004      	movs	r0, #4
10009006:	4382      	bics	r2, r0
10009008:	619a      	str	r2, [r3, #24]
					~LPMCU_MISC_REGS_LPMCU_CONTROL_USE_BT26M_CLK;
			AON_GP_REGS0->AON_PMU_CTRL.reg |= \
1000900a:	4a12      	ldr	r2, [pc, #72]	; (10009054 <system_clock_config+0x7c>)
1000900c:	6853      	ldr	r3, [r2, #4]
1000900e:	2080      	movs	r0, #128	; 0x80
10009010:	0300      	lsls	r0, r0, #12
10009012:	4303      	orrs	r3, r0
10009014:	6053      	str	r3, [r2, #4]
					AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN;
			system_clock_value = 2000000;
10009016:	4a10      	ldr	r2, [pc, #64]	; (10009058 <system_clock_config+0x80>)
10009018:	4b0d      	ldr	r3, [pc, #52]	; (10009050 <system_clock_config+0x78>)
1000901a:	601a      	str	r2, [r3, #0]
			break;
1000901c:	e007      	b.n	1000902e <system_clock_config+0x56>

		case CLOCK_RESOURCE_RC_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
1000901e:	4a0a      	ldr	r2, [pc, #40]	; (10009048 <system_clock_config+0x70>)
10009020:	6993      	ldr	r3, [r2, #24]
10009022:	200c      	movs	r0, #12
10009024:	4383      	bics	r3, r0
10009026:	6193      	str	r3, [r2, #24]
					~(LPMCU_MISC_REGS_LPMCU_CONTROL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
10009028:	4a08      	ldr	r2, [pc, #32]	; (1000904c <system_clock_config+0x74>)
1000902a:	4b09      	ldr	r3, [pc, #36]	; (10009050 <system_clock_config+0x78>)
1000902c:	601a      	str	r2, [r3, #0]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
1000902e:	4b06      	ldr	r3, [pc, #24]	; (10009048 <system_clock_config+0x70>)
10009030:	699a      	ldr	r2, [r3, #24]
10009032:	2003      	movs	r0, #3
10009034:	4382      	bics	r2, r0
10009036:	619a      	str	r2, [r3, #24]
		~LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10009038:	699a      	ldr	r2, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL(freq);
1000903a:	4001      	ands	r1, r0
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
		~LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
1000903c:	4311      	orrs	r1, r2
1000903e:	6199      	str	r1, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
10009040:	2000      	movs	r0, #0
10009042:	e000      	b.n	10009046 <system_clock_config+0x6e>
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
10009044:	2017      	movs	r0, #23
		~LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
		LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
}
10009046:	4770      	bx	lr
10009048:	4000b000 	.word	0x4000b000
1000904c:	018cba80 	.word	0x018cba80
10009050:	10010c08 	.word	0x10010c08
10009054:	4000f000 	.word	0x4000f000
10009058:	001e8480 	.word	0x001e8480

1000905c <system_clock_get_value>:
 *
 * \return system clock value.
 */
uint32_t system_clock_get_value(void)
{
	return system_clock_value;
1000905c:	4b01      	ldr	r3, [pc, #4]	; (10009064 <system_clock_get_value+0x8>)
1000905e:	6818      	ldr	r0, [r3, #0]
}
10009060:	4770      	bx	lr
10009062:	46c0      	nop			; (mov r8, r8)
10009064:	10010c08 	.word	0x10010c08

10009068 <system_clock_peripheral_enable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_enable(enum system_peripheral peripheral)
{
10009068:	b500      	push	{lr}
	switch (peripheral) {
1000906a:	2835      	cmp	r0, #53	; 0x35
1000906c:	d900      	bls.n	10009070 <system_clock_peripheral_enable+0x8>
1000906e:	e1a2      	b.n	100093b6 <system_clock_peripheral_enable+0x34e>
10009070:	0080      	lsls	r0, r0, #2
10009072:	4bd2      	ldr	r3, [pc, #840]	; (100093bc <system_clock_peripheral_enable+0x354>)
10009074:	581b      	ldr	r3, [r3, r0]
10009076:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10009078:	4ad1      	ldr	r2, [pc, #836]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000907a:	68d1      	ldr	r1, [r2, #12]
1000907c:	2302      	movs	r3, #2
1000907e:	430b      	orrs	r3, r1
10009080:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009082:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPIFLASH_CLK_EN;
		break;
10009084:	e198      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10009086:	4ace      	ldr	r2, [pc, #824]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009088:	68d1      	ldr	r1, [r2, #12]
1000908a:	2304      	movs	r3, #4
1000908c:	430b      	orrs	r3, r1
1000908e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009090:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_SPI0_CORE_CLK_EN;
		break;
10009092:	e191      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10009094:	4aca      	ldr	r2, [pc, #808]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009096:	68d1      	ldr	r1, [r2, #12]
10009098:	2308      	movs	r3, #8
1000909a:	430b      	orrs	r3, r1
1000909c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000909e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_SPI1_CORE_CLK_EN;
		break;
100090a0:	e18a      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090a2:	4ac7      	ldr	r2, [pc, #796]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090a4:	68d1      	ldr	r1, [r2, #12]
100090a6:	2310      	movs	r3, #16
100090a8:	430b      	orrs	r3, r1
100090aa:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090ac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C0_CORE_CLK_EN;
		break;
100090ae:	e183      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090b0:	4ac3      	ldr	r2, [pc, #780]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090b2:	68d1      	ldr	r1, [r2, #12]
100090b4:	2320      	movs	r3, #32
100090b6:	430b      	orrs	r3, r1
100090b8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090ba:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER_CLK_EN;
		break;
100090bc:	e17c      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090be:	4ac0      	ldr	r2, [pc, #768]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090c0:	68d1      	ldr	r1, [r2, #12]
100090c2:	2380      	movs	r3, #128	; 0x80
100090c4:	430b      	orrs	r3, r1
100090c6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090c8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
100090ca:	e175      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090cc:	4abc      	ldr	r2, [pc, #752]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090ce:	68d3      	ldr	r3, [r2, #12]
100090d0:	2180      	movs	r1, #128	; 0x80
100090d2:	0049      	lsls	r1, r1, #1
100090d4:	430b      	orrs	r3, r1
100090d6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090d8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_COUNTER_0_CLK_EN;
		break;
100090da:	e16d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090dc:	4ab8      	ldr	r2, [pc, #736]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090de:	68d3      	ldr	r3, [r2, #12]
100090e0:	2180      	movs	r1, #128	; 0x80
100090e2:	0109      	lsls	r1, r1, #4
100090e4:	430b      	orrs	r3, r1
100090e6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_0_CLK_EN;
		break;
100090ea:	e165      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090ec:	4ab4      	ldr	r2, [pc, #720]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090ee:	68d3      	ldr	r3, [r2, #12]
100090f0:	2180      	movs	r1, #128	; 0x80
100090f2:	0149      	lsls	r1, r1, #5
100090f4:	430b      	orrs	r3, r1
100090f6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090f8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_1_CLK_EN;
		break;
100090fa:	e15d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100090fc:	4ab0      	ldr	r2, [pc, #704]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100090fe:	68d3      	ldr	r3, [r2, #12]
10009100:	2180      	movs	r1, #128	; 0x80
10009102:	0189      	lsls	r1, r1, #6
10009104:	430b      	orrs	r3, r1
10009106:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009108:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_CORE_CLK_EN;
		break;
1000910a:	e155      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000910c:	4aac      	ldr	r2, [pc, #688]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000910e:	68d3      	ldr	r3, [r2, #12]
10009110:	2180      	movs	r1, #128	; 0x80
10009112:	01c9      	lsls	r1, r1, #7
10009114:	430b      	orrs	r3, r1
10009116:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009118:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_IF_CLK_EN;
		break;
1000911a:	e14d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000911c:	4aa8      	ldr	r2, [pc, #672]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000911e:	68d3      	ldr	r3, [r2, #12]
10009120:	2180      	movs	r1, #128	; 0x80
10009122:	0209      	lsls	r1, r1, #8
10009124:	430b      	orrs	r3, r1
10009126:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009128:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_CORE_CLK_EN;
		break;
1000912a:	e145      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000912c:	4aa4      	ldr	r2, [pc, #656]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000912e:	68d3      	ldr	r3, [r2, #12]
10009130:	2180      	movs	r1, #128	; 0x80
10009132:	0249      	lsls	r1, r1, #9
10009134:	430b      	orrs	r3, r1
10009136:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009138:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_IF_CLK_EN;
		break;
1000913a:	e13d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000913c:	4aa0      	ldr	r2, [pc, #640]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000913e:	68d3      	ldr	r3, [r2, #12]
10009140:	2180      	movs	r1, #128	; 0x80
10009142:	0289      	lsls	r1, r1, #10
10009144:	430b      	orrs	r3, r1
10009146:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009148:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000914a:	e135      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000914c:	4a9c      	ldr	r2, [pc, #624]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000914e:	68d3      	ldr	r3, [r2, #12]
10009150:	2180      	movs	r1, #128	; 0x80
10009152:	02c9      	lsls	r1, r1, #11
10009154:	430b      	orrs	r3, r1
10009156:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009158:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000915a:	e12d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000915c:	4a98      	ldr	r2, [pc, #608]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000915e:	68d3      	ldr	r3, [r2, #12]
10009160:	2180      	movs	r1, #128	; 0x80
10009162:	0309      	lsls	r1, r1, #12
10009164:	430b      	orrs	r3, r1
10009166:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009168:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000916a:	e125      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000916c:	4a94      	ldr	r2, [pc, #592]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000916e:	68d3      	ldr	r3, [r2, #12]
10009170:	2180      	movs	r1, #128	; 0x80
10009172:	0349      	lsls	r1, r1, #13
10009174:	430b      	orrs	r3, r1
10009176:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009178:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000917a:	e11d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000917c:	4a90      	ldr	r2, [pc, #576]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000917e:	68d3      	ldr	r3, [r2, #12]
10009180:	2180      	movs	r1, #128	; 0x80
10009182:	0389      	lsls	r1, r1, #14
10009184:	430b      	orrs	r3, r1
10009186:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009188:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000918a:	e115      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000918c:	4a8c      	ldr	r2, [pc, #560]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000918e:	68d3      	ldr	r3, [r2, #12]
10009190:	2180      	movs	r1, #128	; 0x80
10009192:	03c9      	lsls	r1, r1, #15
10009194:	430b      	orrs	r3, r1
10009196:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009198:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000919a:	e10d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000919c:	4a88      	ldr	r2, [pc, #544]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000919e:	68d3      	ldr	r3, [r2, #12]
100091a0:	2180      	movs	r1, #128	; 0x80
100091a2:	0409      	lsls	r1, r1, #16
100091a4:	430b      	orrs	r3, r1
100091a6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091a8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
100091aa:	e105      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100091ac:	4a84      	ldr	r2, [pc, #528]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100091ae:	68d3      	ldr	r3, [r2, #12]
100091b0:	2180      	movs	r1, #128	; 0x80
100091b2:	0449      	lsls	r1, r1, #17
100091b4:	430b      	orrs	r3, r1
100091b6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091b8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
100091ba:	e0fd      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100091bc:	4a80      	ldr	r2, [pc, #512]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100091be:	68d3      	ldr	r3, [r2, #12]
100091c0:	2180      	movs	r1, #128	; 0x80
100091c2:	0489      	lsls	r1, r1, #18
100091c4:	430b      	orrs	r3, r1
100091c6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091c8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
100091ca:	e0f5      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100091cc:	4a7c      	ldr	r2, [pc, #496]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100091ce:	68d3      	ldr	r3, [r2, #12]
100091d0:	2180      	movs	r1, #128	; 0x80
100091d2:	04c9      	lsls	r1, r1, #19
100091d4:	430b      	orrs	r3, r1
100091d6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091d8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC_1_CLK_EN;
		break;
100091da:	e0ed      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100091dc:	4a78      	ldr	r2, [pc, #480]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100091de:	68d3      	ldr	r3, [r2, #12]
100091e0:	2180      	movs	r1, #128	; 0x80
100091e2:	0509      	lsls	r1, r1, #20
100091e4:	430b      	orrs	r3, r1
100091e6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC_2_CLK_EN;
		break;
100091ea:	e0e5      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100091ec:	4a74      	ldr	r2, [pc, #464]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100091ee:	68d3      	ldr	r3, [r2, #12]
100091f0:	2180      	movs	r1, #128	; 0x80
100091f2:	0549      	lsls	r1, r1, #21
100091f4:	430b      	orrs	r3, r1
100091f6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091f8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC_3_CLK_EN;
		break;
100091fa:	e0dd      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
100091fc:	4a70      	ldr	r2, [pc, #448]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100091fe:	68d3      	ldr	r3, [r2, #12]
10009200:	2180      	movs	r1, #128	; 0x80
10009202:	0589      	lsls	r1, r1, #22
10009204:	430b      	orrs	r3, r1
10009206:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009208:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C1_CORE_CLK_EN;
		break;
1000920a:	e0d5      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000920c:	4a6c      	ldr	r2, [pc, #432]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000920e:	68d3      	ldr	r3, [r2, #12]
10009210:	2180      	movs	r1, #128	; 0x80
10009212:	05c9      	lsls	r1, r1, #23
10009214:	430b      	orrs	r3, r1
10009216:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009218:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000921a:	e0cd      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000921c:	4a68      	ldr	r2, [pc, #416]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000921e:	6911      	ldr	r1, [r2, #16]
10009220:	2301      	movs	r3, #1
10009222:	430b      	orrs	r3, r1
10009224:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009226:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_1_CLK_EN;
		break;
10009228:	e0c6      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000922a:	4a65      	ldr	r2, [pc, #404]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000922c:	6911      	ldr	r1, [r2, #16]
1000922e:	2302      	movs	r3, #2
10009230:	430b      	orrs	r3, r1
10009232:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009234:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_2_CLK_EN;
		break;
10009236:	e0bf      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10009238:	4a61      	ldr	r2, [pc, #388]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000923a:	6911      	ldr	r1, [r2, #16]
1000923c:	2304      	movs	r3, #4
1000923e:	430b      	orrs	r3, r1
10009240:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009242:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_3_CLK_EN;
		break;
10009244:	e0b8      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10009246:	4a5e      	ldr	r2, [pc, #376]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009248:	6911      	ldr	r1, [r2, #16]
1000924a:	2308      	movs	r3, #8
1000924c:	430b      	orrs	r3, r1
1000924e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009250:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_4_CLK_EN;
		break;
10009252:	e0b1      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10009254:	4a5a      	ldr	r2, [pc, #360]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009256:	6911      	ldr	r1, [r2, #16]
10009258:	2310      	movs	r3, #16
1000925a:	430b      	orrs	r3, r1
1000925c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000925e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_5_CLK_EN;
		break;
10009260:	e0aa      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10009262:	4a57      	ldr	r2, [pc, #348]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009264:	6911      	ldr	r1, [r2, #16]
10009266:	2320      	movs	r3, #32
10009268:	430b      	orrs	r3, r1
1000926a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000926c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_6_CLK_EN;
		break;
1000926e:	e0a3      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10009270:	4a53      	ldr	r2, [pc, #332]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009272:	6911      	ldr	r1, [r2, #16]
10009274:	2340      	movs	r3, #64	; 0x40
10009276:	430b      	orrs	r3, r1
10009278:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000927a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_1_CLK_EN;
		break;
1000927c:	e09c      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000927e:	4a50      	ldr	r2, [pc, #320]	; (100093c0 <system_clock_peripheral_enable+0x358>)
10009280:	6911      	ldr	r1, [r2, #16]
10009282:	2380      	movs	r3, #128	; 0x80
10009284:	430b      	orrs	r3, r1
10009286:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009288:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_2_CLK_EN;
		break;
1000928a:	e095      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000928c:	4a4c      	ldr	r2, [pc, #304]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000928e:	6913      	ldr	r3, [r2, #16]
10009290:	2180      	movs	r1, #128	; 0x80
10009292:	0049      	lsls	r1, r1, #1
10009294:	430b      	orrs	r3, r1
10009296:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009298:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_3_CLK_EN;
		break;
1000929a:	e08d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000929c:	4a48      	ldr	r2, [pc, #288]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000929e:	6913      	ldr	r3, [r2, #16]
100092a0:	2180      	movs	r1, #128	; 0x80
100092a2:	0089      	lsls	r1, r1, #2
100092a4:	430b      	orrs	r3, r1
100092a6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092a8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_4_CLK_EN;
		break;
100092aa:	e085      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
100092ac:	4a44      	ldr	r2, [pc, #272]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100092ae:	6913      	ldr	r3, [r2, #16]
100092b0:	2180      	movs	r1, #128	; 0x80
100092b2:	00c9      	lsls	r1, r1, #3
100092b4:	430b      	orrs	r3, r1
100092b6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092b8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
100092ba:	e07d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
100092bc:	4a40      	ldr	r2, [pc, #256]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100092be:	6913      	ldr	r3, [r2, #16]
100092c0:	2180      	movs	r1, #128	; 0x80
100092c2:	0109      	lsls	r1, r1, #4
100092c4:	430b      	orrs	r3, r1
100092c6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092c8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
100092ca:	e075      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
100092cc:	4a3c      	ldr	r2, [pc, #240]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100092ce:	6913      	ldr	r3, [r2, #16]
100092d0:	2180      	movs	r1, #128	; 0x80
100092d2:	0149      	lsls	r1, r1, #5
100092d4:	430b      	orrs	r3, r1
100092d6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092d8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
100092da:	e06d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
100092dc:	4a38      	ldr	r2, [pc, #224]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100092de:	6913      	ldr	r3, [r2, #16]
100092e0:	2180      	movs	r1, #128	; 0x80
100092e2:	0189      	lsls	r1, r1, #6
100092e4:	430b      	orrs	r3, r1
100092e6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
100092ea:	e065      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
100092ec:	4a34      	ldr	r2, [pc, #208]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100092ee:	6913      	ldr	r3, [r2, #16]
100092f0:	2180      	movs	r1, #128	; 0x80
100092f2:	01c9      	lsls	r1, r1, #7
100092f4:	430b      	orrs	r3, r1
100092f6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092f8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_COUNTER_0_PGCLK_EN;
		break;
100092fa:	e05d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
100092fc:	4a30      	ldr	r2, [pc, #192]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100092fe:	6913      	ldr	r3, [r2, #16]
10009300:	2180      	movs	r1, #128	; 0x80
10009302:	0209      	lsls	r1, r1, #8
10009304:	430b      	orrs	r3, r1
10009306:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009308:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000930a:	e055      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000930c:	4a2c      	ldr	r2, [pc, #176]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000930e:	6913      	ldr	r3, [r2, #16]
10009310:	2180      	movs	r1, #128	; 0x80
10009312:	0249      	lsls	r1, r1, #9
10009314:	430b      	orrs	r3, r1
10009316:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009318:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000931a:	e04d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000931c:	4a28      	ldr	r2, [pc, #160]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000931e:	6913      	ldr	r3, [r2, #16]
10009320:	2180      	movs	r1, #128	; 0x80
10009322:	0289      	lsls	r1, r1, #10
10009324:	430b      	orrs	r3, r1
10009326:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009328:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000932a:	e045      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000932c:	4a24      	ldr	r2, [pc, #144]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000932e:	6913      	ldr	r3, [r2, #16]
10009330:	2180      	movs	r1, #128	; 0x80
10009332:	02c9      	lsls	r1, r1, #11
10009334:	430b      	orrs	r3, r1
10009336:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009338:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000933a:	e03d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000933c:	4a20      	ldr	r2, [pc, #128]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000933e:	6913      	ldr	r3, [r2, #16]
10009340:	2180      	movs	r1, #128	; 0x80
10009342:	0309      	lsls	r1, r1, #12
10009344:	430b      	orrs	r3, r1
10009346:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009348:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000934a:	e035      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000934c:	4a1c      	ldr	r2, [pc, #112]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000934e:	6913      	ldr	r3, [r2, #16]
10009350:	2180      	movs	r1, #128	; 0x80
10009352:	0349      	lsls	r1, r1, #13
10009354:	430b      	orrs	r3, r1
10009356:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009358:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000935a:	e02d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000935c:	4a18      	ldr	r2, [pc, #96]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000935e:	6913      	ldr	r3, [r2, #16]
10009360:	2180      	movs	r1, #128	; 0x80
10009362:	0389      	lsls	r1, r1, #14
10009364:	430b      	orrs	r3, r1
10009366:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009368:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000936a:	e025      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000936c:	4a14      	ldr	r2, [pc, #80]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000936e:	6913      	ldr	r3, [r2, #16]
10009370:	2180      	movs	r1, #128	; 0x80
10009372:	03c9      	lsls	r1, r1, #15
10009374:	430b      	orrs	r3, r1
10009376:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009378:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000937a:	e01d      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000937c:	4a10      	ldr	r2, [pc, #64]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000937e:	6913      	ldr	r3, [r2, #16]
10009380:	2180      	movs	r1, #128	; 0x80
10009382:	0409      	lsls	r1, r1, #16
10009384:	430b      	orrs	r3, r1
10009386:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009388:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000938a:	e015      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
1000938c:	4a0c      	ldr	r2, [pc, #48]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000938e:	7d11      	ldrb	r1, [r2, #20]
10009390:	2301      	movs	r3, #1
10009392:	430b      	orrs	r3, r1
10009394:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009396:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CONTROL_RXTX_SEQ_CLK_EN;
		break;
10009398:	e00e      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
1000939a:	4a09      	ldr	r2, [pc, #36]	; (100093c0 <system_clock_peripheral_enable+0x358>)
1000939c:	7d11      	ldrb	r1, [r2, #20]
1000939e:	2302      	movs	r3, #2
100093a0:	430b      	orrs	r3, r1
100093a2:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100093a4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CONTROL_AHB_CLK_EN;
		break;
100093a6:	e007      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
100093a8:	4a05      	ldr	r2, [pc, #20]	; (100093c0 <system_clock_peripheral_enable+0x358>)
100093aa:	7d11      	ldrb	r1, [r2, #20]
100093ac:	2304      	movs	r3, #4
100093ae:	430b      	orrs	r3, r1
100093b0:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100093b2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CONTROL_PERIPH_REGS_CLK_EN;
		break;
100093b4:	e000      	b.n	100093b8 <system_clock_peripheral_enable+0x350>

		default:
			return STATUS_ERR_INVALID_ARG;
100093b6:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
100093b8:	bd00      	pop	{pc}
100093ba:	46c0      	nop			; (mov r8, r8)
100093bc:	10010570 	.word	0x10010570
100093c0:	4000b000 	.word	0x4000b000

100093c4 <system_peripheral_reset>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_peripheral_reset(enum system_peripheral peripheral)
{
100093c4:	b500      	push	{lr}
	switch (peripheral) {
100093c6:	2843      	cmp	r0, #67	; 0x43
100093c8:	d900      	bls.n	100093cc <system_peripheral_reset+0x8>
100093ca:	e223      	b.n	10009814 <system_peripheral_reset+0x450>
100093cc:	0080      	lsls	r0, r0, #2
100093ce:	4be0      	ldr	r3, [pc, #896]	; (10009750 <system_peripheral_reset+0x38c>)
100093d0:	581b      	ldr	r3, [r3, r0]
100093d2:	469f      	mov	pc, r3
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100093d4:	4bdf      	ldr	r3, [pc, #892]	; (10009754 <system_peripheral_reset+0x390>)
100093d6:	6859      	ldr	r1, [r3, #4]
100093d8:	2202      	movs	r2, #2
100093da:	4391      	bics	r1, r2
100093dc:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100093de:	6859      	ldr	r1, [r3, #4]
100093e0:	430a      	orrs	r2, r1
100093e2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100093e4:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
		break;
100093e6:	e216      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100093e8:	4bda      	ldr	r3, [pc, #872]	; (10009754 <system_peripheral_reset+0x390>)
100093ea:	6859      	ldr	r1, [r3, #4]
100093ec:	2204      	movs	r2, #4
100093ee:	4391      	bics	r1, r2
100093f0:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100093f2:	6859      	ldr	r1, [r3, #4]
100093f4:	430a      	orrs	r2, r1
100093f6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100093f8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_SYS_RSTN;
		break;
100093fa:	e20c      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100093fc:	4bd5      	ldr	r3, [pc, #852]	; (10009754 <system_peripheral_reset+0x390>)
100093fe:	6859      	ldr	r1, [r3, #4]
10009400:	2208      	movs	r2, #8
10009402:	4391      	bics	r1, r2
10009404:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009406:	6859      	ldr	r1, [r3, #4]
10009408:	430a      	orrs	r2, r1
1000940a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000940c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_RSTN;
		break;
1000940e:	e202      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009410:	4bd0      	ldr	r3, [pc, #832]	; (10009754 <system_peripheral_reset+0x390>)
10009412:	6859      	ldr	r1, [r3, #4]
10009414:	2210      	movs	r2, #16
10009416:	4391      	bics	r1, r2
10009418:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000941a:	6859      	ldr	r1, [r3, #4]
1000941c:	430a      	orrs	r2, r1
1000941e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009420:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_CORE_RSTN;
		break;
10009422:	e1f8      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009424:	4bcb      	ldr	r3, [pc, #812]	; (10009754 <system_peripheral_reset+0x390>)
10009426:	6859      	ldr	r1, [r3, #4]
10009428:	2220      	movs	r2, #32
1000942a:	4391      	bics	r1, r2
1000942c:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000942e:	6859      	ldr	r1, [r3, #4]
10009430:	430a      	orrs	r2, r1
10009432:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009434:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_IF_RSTN;
		break;
10009436:	e1ee      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009438:	4bc6      	ldr	r3, [pc, #792]	; (10009754 <system_peripheral_reset+0x390>)
1000943a:	6859      	ldr	r1, [r3, #4]
1000943c:	2240      	movs	r2, #64	; 0x40
1000943e:	4391      	bics	r1, r2
10009440:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009442:	6859      	ldr	r1, [r3, #4]
10009444:	430a      	orrs	r2, r1
10009446:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009448:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_CORE_RSTN;
		break;
1000944a:	e1e4      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000944c:	4bc1      	ldr	r3, [pc, #772]	; (10009754 <system_peripheral_reset+0x390>)
1000944e:	6859      	ldr	r1, [r3, #4]
10009450:	2280      	movs	r2, #128	; 0x80
10009452:	4391      	bics	r1, r2
10009454:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009456:	6859      	ldr	r1, [r3, #4]
10009458:	430a      	orrs	r2, r1
1000945a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000945c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_IF_RSTN;
		break;
1000945e:	e1da      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009460:	4bbc      	ldr	r3, [pc, #752]	; (10009754 <system_peripheral_reset+0x390>)
10009462:	6859      	ldr	r1, [r3, #4]
10009464:	4abc      	ldr	r2, [pc, #752]	; (10009758 <system_peripheral_reset+0x394>)
10009466:	400a      	ands	r2, r1
10009468:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000946a:	685a      	ldr	r2, [r3, #4]
1000946c:	2180      	movs	r1, #128	; 0x80
1000946e:	0049      	lsls	r1, r1, #1
10009470:	430a      	orrs	r2, r1
10009472:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009474:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_CORE_RSTN;
		break;
10009476:	e1ce      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009478:	4bb6      	ldr	r3, [pc, #728]	; (10009754 <system_peripheral_reset+0x390>)
1000947a:	6859      	ldr	r1, [r3, #4]
1000947c:	4ab7      	ldr	r2, [pc, #732]	; (1000975c <system_peripheral_reset+0x398>)
1000947e:	400a      	ands	r2, r1
10009480:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009482:	685a      	ldr	r2, [r3, #4]
10009484:	2180      	movs	r1, #128	; 0x80
10009486:	0089      	lsls	r1, r1, #2
10009488:	430a      	orrs	r2, r1
1000948a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000948c:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_IF_RSTN;
		break;
1000948e:	e1c2      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009490:	4bb0      	ldr	r3, [pc, #704]	; (10009754 <system_peripheral_reset+0x390>)
10009492:	6859      	ldr	r1, [r3, #4]
10009494:	4ab2      	ldr	r2, [pc, #712]	; (10009760 <system_peripheral_reset+0x39c>)
10009496:	400a      	ands	r2, r1
10009498:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000949a:	685a      	ldr	r2, [r3, #4]
1000949c:	2180      	movs	r1, #128	; 0x80
1000949e:	00c9      	lsls	r1, r1, #3
100094a0:	430a      	orrs	r2, r1
100094a2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100094a4:	2000      	movs	r0, #0
		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
		break;
100094a6:	e1b6      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100094a8:	4baa      	ldr	r3, [pc, #680]	; (10009754 <system_peripheral_reset+0x390>)
100094aa:	6859      	ldr	r1, [r3, #4]
100094ac:	4aad      	ldr	r2, [pc, #692]	; (10009764 <system_peripheral_reset+0x3a0>)
100094ae:	400a      	ands	r2, r1
100094b0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_COUNTER_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100094b2:	685a      	ldr	r2, [r3, #4]
100094b4:	2180      	movs	r1, #128	; 0x80
100094b6:	0109      	lsls	r1, r1, #4
100094b8:	430a      	orrs	r2, r1
100094ba:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100094bc:	2000      	movs	r0, #0
		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_COUNTER_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_COUNTER_0_RSTN;
		break;
100094be:	e1aa      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100094c0:	4ba4      	ldr	r3, [pc, #656]	; (10009754 <system_peripheral_reset+0x390>)
100094c2:	6859      	ldr	r1, [r3, #4]
100094c4:	4aa8      	ldr	r2, [pc, #672]	; (10009768 <system_peripheral_reset+0x3a4>)
100094c6:	400a      	ands	r2, r1
100094c8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100094ca:	685a      	ldr	r2, [r3, #4]
100094cc:	2180      	movs	r1, #128	; 0x80
100094ce:	0149      	lsls	r1, r1, #5
100094d0:	430a      	orrs	r2, r1
100094d2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100094d4:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_CORE_RSTN;
		break;
100094d6:	e19e      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100094d8:	4b9e      	ldr	r3, [pc, #632]	; (10009754 <system_peripheral_reset+0x390>)
100094da:	6859      	ldr	r1, [r3, #4]
100094dc:	4aa3      	ldr	r2, [pc, #652]	; (1000976c <system_peripheral_reset+0x3a8>)
100094de:	400a      	ands	r2, r1
100094e0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100094e2:	685a      	ldr	r2, [r3, #4]
100094e4:	2180      	movs	r1, #128	; 0x80
100094e6:	0189      	lsls	r1, r1, #6
100094e8:	430a      	orrs	r2, r1
100094ea:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100094ec:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_IF_RSTN;
		break;
100094ee:	e192      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100094f0:	4b98      	ldr	r3, [pc, #608]	; (10009754 <system_peripheral_reset+0x390>)
100094f2:	6859      	ldr	r1, [r3, #4]
100094f4:	4a9e      	ldr	r2, [pc, #632]	; (10009770 <system_peripheral_reset+0x3ac>)
100094f6:	400a      	ands	r2, r1
100094f8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100094fa:	685a      	ldr	r2, [r3, #4]
100094fc:	2180      	movs	r1, #128	; 0x80
100094fe:	01c9      	lsls	r1, r1, #7
10009500:	430a      	orrs	r2, r1
10009502:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009504:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_CORE_RSTN;
		break;
10009506:	e186      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009508:	4b92      	ldr	r3, [pc, #584]	; (10009754 <system_peripheral_reset+0x390>)
1000950a:	6859      	ldr	r1, [r3, #4]
1000950c:	4a99      	ldr	r2, [pc, #612]	; (10009774 <system_peripheral_reset+0x3b0>)
1000950e:	400a      	ands	r2, r1
10009510:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009512:	685a      	ldr	r2, [r3, #4]
10009514:	2180      	movs	r1, #128	; 0x80
10009516:	0209      	lsls	r1, r1, #8
10009518:	430a      	orrs	r2, r1
1000951a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000951c:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_IF_RSTN;
		break;
1000951e:	e17a      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009520:	4b8c      	ldr	r3, [pc, #560]	; (10009754 <system_peripheral_reset+0x390>)
10009522:	6859      	ldr	r1, [r3, #4]
10009524:	4a94      	ldr	r2, [pc, #592]	; (10009778 <system_peripheral_reset+0x3b4>)
10009526:	400a      	ands	r2, r1
10009528:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000952a:	685a      	ldr	r2, [r3, #4]
1000952c:	2180      	movs	r1, #128	; 0x80
1000952e:	0249      	lsls	r1, r1, #9
10009530:	430a      	orrs	r2, r1
10009532:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009534:	2000      	movs	r0, #0
		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_0_RSTN;
		break;
10009536:	e16e      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009538:	4b86      	ldr	r3, [pc, #536]	; (10009754 <system_peripheral_reset+0x390>)
1000953a:	6859      	ldr	r1, [r3, #4]
1000953c:	4a8f      	ldr	r2, [pc, #572]	; (1000977c <system_peripheral_reset+0x3b8>)
1000953e:	400a      	ands	r2, r1
10009540:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009542:	685a      	ldr	r2, [r3, #4]
10009544:	2180      	movs	r1, #128	; 0x80
10009546:	0289      	lsls	r1, r1, #10
10009548:	430a      	orrs	r2, r1
1000954a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000954c:	2000      	movs	r0, #0
		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_1_RSTN;
		break;
1000954e:	e162      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009550:	4b80      	ldr	r3, [pc, #512]	; (10009754 <system_peripheral_reset+0x390>)
10009552:	6859      	ldr	r1, [r3, #4]
10009554:	4a8a      	ldr	r2, [pc, #552]	; (10009780 <system_peripheral_reset+0x3bc>)
10009556:	400a      	ands	r2, r1
10009558:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000955a:	685a      	ldr	r2, [r3, #4]
1000955c:	2180      	movs	r1, #128	; 0x80
1000955e:	02c9      	lsls	r1, r1, #11
10009560:	430a      	orrs	r2, r1
10009562:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009564:	2000      	movs	r0, #0
		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
		break;
10009566:	e156      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009568:	4b7a      	ldr	r3, [pc, #488]	; (10009754 <system_peripheral_reset+0x390>)
1000956a:	6859      	ldr	r1, [r3, #4]
1000956c:	4a85      	ldr	r2, [pc, #532]	; (10009784 <system_peripheral_reset+0x3c0>)
1000956e:	400a      	ands	r2, r1
10009570:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009572:	685a      	ldr	r2, [r3, #4]
10009574:	2180      	movs	r1, #128	; 0x80
10009576:	0309      	lsls	r1, r1, #12
10009578:	430a      	orrs	r2, r1
1000957a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000957c:	2000      	movs	r0, #0
		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
		break;
1000957e:	e14a      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009580:	4b74      	ldr	r3, [pc, #464]	; (10009754 <system_peripheral_reset+0x390>)
10009582:	6859      	ldr	r1, [r3, #4]
10009584:	4a80      	ldr	r2, [pc, #512]	; (10009788 <system_peripheral_reset+0x3c4>)
10009586:	400a      	ands	r2, r1
10009588:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000958a:	685a      	ldr	r2, [r3, #4]
1000958c:	2180      	movs	r1, #128	; 0x80
1000958e:	0349      	lsls	r1, r1, #13
10009590:	430a      	orrs	r2, r1
10009592:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009594:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
		break;
10009596:	e13e      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009598:	4b6e      	ldr	r3, [pc, #440]	; (10009754 <system_peripheral_reset+0x390>)
1000959a:	6859      	ldr	r1, [r3, #4]
1000959c:	4a7b      	ldr	r2, [pc, #492]	; (1000978c <system_peripheral_reset+0x3c8>)
1000959e:	400a      	ands	r2, r1
100095a0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100095a2:	685a      	ldr	r2, [r3, #4]
100095a4:	2180      	movs	r1, #128	; 0x80
100095a6:	0389      	lsls	r1, r1, #14
100095a8:	430a      	orrs	r2, r1
100095aa:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100095ac:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
		break;
100095ae:	e132      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100095b0:	4b68      	ldr	r3, [pc, #416]	; (10009754 <system_peripheral_reset+0x390>)
100095b2:	6859      	ldr	r1, [r3, #4]
100095b4:	4a76      	ldr	r2, [pc, #472]	; (10009790 <system_peripheral_reset+0x3cc>)
100095b6:	400a      	ands	r2, r1
100095b8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100095ba:	685a      	ldr	r2, [r3, #4]
100095bc:	2180      	movs	r1, #128	; 0x80
100095be:	03c9      	lsls	r1, r1, #15
100095c0:	430a      	orrs	r2, r1
100095c2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100095c4:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
		break;
100095c6:	e126      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100095c8:	4b62      	ldr	r3, [pc, #392]	; (10009754 <system_peripheral_reset+0x390>)
100095ca:	6859      	ldr	r1, [r3, #4]
100095cc:	4a71      	ldr	r2, [pc, #452]	; (10009794 <system_peripheral_reset+0x3d0>)
100095ce:	400a      	ands	r2, r1
100095d0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100095d2:	685a      	ldr	r2, [r3, #4]
100095d4:	2180      	movs	r1, #128	; 0x80
100095d6:	0409      	lsls	r1, r1, #16
100095d8:	430a      	orrs	r2, r1
100095da:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100095dc:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
		break;
100095de:	e11a      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100095e0:	4b5c      	ldr	r3, [pc, #368]	; (10009754 <system_peripheral_reset+0x390>)
100095e2:	6859      	ldr	r1, [r3, #4]
100095e4:	4a6c      	ldr	r2, [pc, #432]	; (10009798 <system_peripheral_reset+0x3d4>)
100095e6:	400a      	ands	r2, r1
100095e8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100095ea:	685a      	ldr	r2, [r3, #4]
100095ec:	2180      	movs	r1, #128	; 0x80
100095ee:	0449      	lsls	r1, r1, #17
100095f0:	430a      	orrs	r2, r1
100095f2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100095f4:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
		break;
100095f6:	e10e      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100095f8:	4b56      	ldr	r3, [pc, #344]	; (10009754 <system_peripheral_reset+0x390>)
100095fa:	6859      	ldr	r1, [r3, #4]
100095fc:	4a67      	ldr	r2, [pc, #412]	; (1000979c <system_peripheral_reset+0x3d8>)
100095fe:	400a      	ands	r2, r1
10009600:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009602:	685a      	ldr	r2, [r3, #4]
10009604:	2180      	movs	r1, #128	; 0x80
10009606:	0489      	lsls	r1, r1, #18
10009608:	430a      	orrs	r2, r1
1000960a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000960c:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_1_RSTN;
		break;
1000960e:	e102      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009610:	4b50      	ldr	r3, [pc, #320]	; (10009754 <system_peripheral_reset+0x390>)
10009612:	6859      	ldr	r1, [r3, #4]
10009614:	4a62      	ldr	r2, [pc, #392]	; (100097a0 <system_peripheral_reset+0x3dc>)
10009616:	400a      	ands	r2, r1
10009618:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000961a:	685a      	ldr	r2, [r3, #4]
1000961c:	2180      	movs	r1, #128	; 0x80
1000961e:	04c9      	lsls	r1, r1, #19
10009620:	430a      	orrs	r2, r1
10009622:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009624:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_2_RSTN;
		break;
10009626:	e0f6      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009628:	4b4a      	ldr	r3, [pc, #296]	; (10009754 <system_peripheral_reset+0x390>)
1000962a:	6859      	ldr	r1, [r3, #4]
1000962c:	4a5d      	ldr	r2, [pc, #372]	; (100097a4 <system_peripheral_reset+0x3e0>)
1000962e:	400a      	ands	r2, r1
10009630:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009632:	685a      	ldr	r2, [r3, #4]
10009634:	2180      	movs	r1, #128	; 0x80
10009636:	0509      	lsls	r1, r1, #20
10009638:	430a      	orrs	r2, r1
1000963a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000963c:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_3_RSTN;
		break;
1000963e:	e0ea      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009640:	4b44      	ldr	r3, [pc, #272]	; (10009754 <system_peripheral_reset+0x390>)
10009642:	6859      	ldr	r1, [r3, #4]
10009644:	4a58      	ldr	r2, [pc, #352]	; (100097a8 <system_peripheral_reset+0x3e4>)
10009646:	400a      	ands	r2, r1
10009648:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000964a:	685a      	ldr	r2, [r3, #4]
1000964c:	2180      	movs	r1, #128	; 0x80
1000964e:	0549      	lsls	r1, r1, #21
10009650:	430a      	orrs	r2, r1
10009652:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009654:	2000      	movs	r0, #0
		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_1_RSTN;
		break;
10009656:	e0de      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009658:	4b3e      	ldr	r3, [pc, #248]	; (10009754 <system_peripheral_reset+0x390>)
1000965a:	6859      	ldr	r1, [r3, #4]
1000965c:	4a53      	ldr	r2, [pc, #332]	; (100097ac <system_peripheral_reset+0x3e8>)
1000965e:	400a      	ands	r2, r1
10009660:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009662:	685a      	ldr	r2, [r3, #4]
10009664:	2180      	movs	r1, #128	; 0x80
10009666:	0589      	lsls	r1, r1, #22
10009668:	430a      	orrs	r2, r1
1000966a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000966c:	2000      	movs	r0, #0
		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_2_RSTN;
		break;
1000966e:	e0d2      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009670:	4b38      	ldr	r3, [pc, #224]	; (10009754 <system_peripheral_reset+0x390>)
10009672:	6859      	ldr	r1, [r3, #4]
10009674:	4a4e      	ldr	r2, [pc, #312]	; (100097b0 <system_peripheral_reset+0x3ec>)
10009676:	400a      	ands	r2, r1
10009678:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000967a:	685a      	ldr	r2, [r3, #4]
1000967c:	2180      	movs	r1, #128	; 0x80
1000967e:	05c9      	lsls	r1, r1, #23
10009680:	430a      	orrs	r2, r1
10009682:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009684:	2000      	movs	r0, #0
		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_3_RSTN;
		break;
10009686:	e0c6      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009688:	4a32      	ldr	r2, [pc, #200]	; (10009754 <system_peripheral_reset+0x390>)
1000968a:	6853      	ldr	r3, [r2, #4]
1000968c:	005b      	lsls	r3, r3, #1
1000968e:	085b      	lsrs	r3, r3, #1
10009690:	6053      	str	r3, [r2, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_4_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009692:	6853      	ldr	r3, [r2, #4]
10009694:	2180      	movs	r1, #128	; 0x80
10009696:	0609      	lsls	r1, r1, #24
10009698:	430b      	orrs	r3, r1
1000969a:	6053      	str	r3, [r2, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000969c:	2000      	movs	r0, #0
		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_4_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_4_RSTN;
		break;
1000969e:	e0ba      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100096a0:	4b2c      	ldr	r3, [pc, #176]	; (10009754 <system_peripheral_reset+0x390>)
100096a2:	891a      	ldrh	r2, [r3, #8]
100096a4:	2101      	movs	r1, #1
100096a6:	438a      	bics	r2, r1
100096a8:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100096aa:	8919      	ldrh	r1, [r3, #8]
100096ac:	2201      	movs	r2, #1
100096ae:	430a      	orrs	r2, r1
100096b0:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100096b2:	2000      	movs	r0, #0
		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER_RSTN;
		break;
100096b4:	e0af      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100096b6:	4b27      	ldr	r3, [pc, #156]	; (10009754 <system_peripheral_reset+0x390>)
100096b8:	891a      	ldrh	r2, [r3, #8]
100096ba:	2102      	movs	r1, #2
100096bc:	438a      	bics	r2, r1
100096be:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100096c0:	8919      	ldrh	r1, [r3, #8]
100096c2:	2202      	movs	r2, #2
100096c4:	430a      	orrs	r2, r1
100096c6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100096c8:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_CORE_RSTN;
		break;
100096ca:	e0a4      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100096cc:	4b21      	ldr	r3, [pc, #132]	; (10009754 <system_peripheral_reset+0x390>)
100096ce:	891a      	ldrh	r2, [r3, #8]
100096d0:	2104      	movs	r1, #4
100096d2:	438a      	bics	r2, r1
100096d4:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100096d6:	8919      	ldrh	r1, [r3, #8]
100096d8:	2204      	movs	r2, #4
100096da:	430a      	orrs	r2, r1
100096dc:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100096de:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_IF_RSTN;
		break;
100096e0:	e099      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100096e2:	4b1c      	ldr	r3, [pc, #112]	; (10009754 <system_peripheral_reset+0x390>)
100096e4:	891a      	ldrh	r2, [r3, #8]
100096e6:	2108      	movs	r1, #8
100096e8:	438a      	bics	r2, r1
100096ea:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100096ec:	8919      	ldrh	r1, [r3, #8]
100096ee:	2208      	movs	r2, #8
100096f0:	430a      	orrs	r2, r1
100096f2:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100096f4:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
		break;
100096f6:	e08e      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100096f8:	4b16      	ldr	r3, [pc, #88]	; (10009754 <system_peripheral_reset+0x390>)
100096fa:	891a      	ldrh	r2, [r3, #8]
100096fc:	2110      	movs	r1, #16
100096fe:	438a      	bics	r2, r1
10009700:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009702:	8919      	ldrh	r1, [r3, #8]
10009704:	2210      	movs	r2, #16
10009706:	430a      	orrs	r2, r1
10009708:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000970a:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
		break;
1000970c:	e083      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000970e:	4b11      	ldr	r3, [pc, #68]	; (10009754 <system_peripheral_reset+0x390>)
10009710:	891a      	ldrh	r2, [r3, #8]
10009712:	2120      	movs	r1, #32
10009714:	438a      	bics	r2, r1
10009716:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009718:	8919      	ldrh	r1, [r3, #8]
1000971a:	2220      	movs	r2, #32
1000971c:	430a      	orrs	r2, r1
1000971e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009720:	2000      	movs	r0, #0
		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
		break;
10009722:	e078      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009724:	4b0b      	ldr	r3, [pc, #44]	; (10009754 <system_peripheral_reset+0x390>)
10009726:	891a      	ldrh	r2, [r3, #8]
10009728:	2140      	movs	r1, #64	; 0x40
1000972a:	438a      	bics	r2, r1
1000972c:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000972e:	8919      	ldrh	r1, [r3, #8]
10009730:	2240      	movs	r2, #64	; 0x40
10009732:	430a      	orrs	r2, r1
10009734:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009736:	2000      	movs	r0, #0
		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
		break;
10009738:	e06d      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000973a:	4b06      	ldr	r3, [pc, #24]	; (10009754 <system_peripheral_reset+0x390>)
1000973c:	891a      	ldrh	r2, [r3, #8]
1000973e:	2180      	movs	r1, #128	; 0x80
10009740:	438a      	bics	r2, r1
10009742:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009744:	8919      	ldrh	r1, [r3, #8]
10009746:	2280      	movs	r2, #128	; 0x80
10009748:	430a      	orrs	r2, r1
1000974a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000974c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_CLK_RSTN;
		break;
1000974e:	e062      	b.n	10009816 <system_peripheral_reset+0x452>
10009750:	10010648 	.word	0x10010648
10009754:	4000b000 	.word	0x4000b000
10009758:	fffffeff 	.word	0xfffffeff
1000975c:	fffffdff 	.word	0xfffffdff
10009760:	fffffbff 	.word	0xfffffbff
10009764:	fffff7ff 	.word	0xfffff7ff
10009768:	ffffefff 	.word	0xffffefff
1000976c:	ffffdfff 	.word	0xffffdfff
10009770:	ffffbfff 	.word	0xffffbfff
10009774:	ffff7fff 	.word	0xffff7fff
10009778:	fffeffff 	.word	0xfffeffff
1000977c:	fffdffff 	.word	0xfffdffff
10009780:	fffbffff 	.word	0xfffbffff
10009784:	fff7ffff 	.word	0xfff7ffff
10009788:	ffefffff 	.word	0xffefffff
1000978c:	ffdfffff 	.word	0xffdfffff
10009790:	ffbfffff 	.word	0xffbfffff
10009794:	ff7fffff 	.word	0xff7fffff
10009798:	feffffff 	.word	0xfeffffff
1000979c:	fdffffff 	.word	0xfdffffff
100097a0:	fbffffff 	.word	0xfbffffff
100097a4:	f7ffffff 	.word	0xf7ffffff
100097a8:	efffffff 	.word	0xefffffff
100097ac:	dfffffff 	.word	0xdfffffff
100097b0:	bfffffff 	.word	0xbfffffff

		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100097b4:	4b18      	ldr	r3, [pc, #96]	; (10009818 <system_peripheral_reset+0x454>)
100097b6:	8919      	ldrh	r1, [r3, #8]
100097b8:	4a18      	ldr	r2, [pc, #96]	; (1000981c <system_peripheral_reset+0x458>)
100097ba:	400a      	ands	r2, r1
100097bc:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100097be:	8919      	ldrh	r1, [r3, #8]
100097c0:	2280      	movs	r2, #128	; 0x80
100097c2:	0052      	lsls	r2, r2, #1
100097c4:	430a      	orrs	r2, r1
100097c6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100097c8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_CLK_RSTN;
		break;
100097ca:	e024      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100097cc:	4b12      	ldr	r3, [pc, #72]	; (10009818 <system_peripheral_reset+0x454>)
100097ce:	8919      	ldrh	r1, [r3, #8]
100097d0:	4a13      	ldr	r2, [pc, #76]	; (10009820 <system_peripheral_reset+0x45c>)
100097d2:	400a      	ands	r2, r1
100097d4:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100097d6:	8919      	ldrh	r1, [r3, #8]
100097d8:	2280      	movs	r2, #128	; 0x80
100097da:	0092      	lsls	r2, r2, #2
100097dc:	430a      	orrs	r2, r1
100097de:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100097e0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_PHASE_INT_CLK_RSTN;
		break;
100097e2:	e018      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100097e4:	4b0c      	ldr	r3, [pc, #48]	; (10009818 <system_peripheral_reset+0x454>)
100097e6:	8919      	ldrh	r1, [r3, #8]
100097e8:	4a0e      	ldr	r2, [pc, #56]	; (10009824 <system_peripheral_reset+0x460>)
100097ea:	400a      	ands	r2, r1
100097ec:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100097ee:	8919      	ldrh	r1, [r3, #8]
100097f0:	2280      	movs	r2, #128	; 0x80
100097f2:	00d2      	lsls	r2, r2, #3
100097f4:	430a      	orrs	r2, r1
100097f6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100097f8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_PHASE_INT_CLK_RSTN;
		break;
100097fa:	e00c      	b.n	10009816 <system_peripheral_reset+0x452>

		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100097fc:	4b06      	ldr	r3, [pc, #24]	; (10009818 <system_peripheral_reset+0x454>)
100097fe:	8919      	ldrh	r1, [r3, #8]
10009800:	4a09      	ldr	r2, [pc, #36]	; (10009828 <system_peripheral_reset+0x464>)
10009802:	400a      	ands	r2, r1
10009804:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DMA_CONTROLLER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009806:	8919      	ldrh	r1, [r3, #8]
10009808:	2280      	movs	r2, #128	; 0x80
1000980a:	0112      	lsls	r2, r2, #4
1000980c:	430a      	orrs	r2, r1
1000980e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009810:	2000      	movs	r0, #0
		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DMA_CONTROLLER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DMA_CONTROLLER_RSTN;
		break;
10009812:	e000      	b.n	10009816 <system_peripheral_reset+0x452>

		default:
			return STATUS_ERR_INVALID_ARG;
10009814:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
10009816:	bd00      	pop	{pc}
10009818:	4000b000 	.word	0x4000b000
1000981c:	fffffeff 	.word	0xfffffeff
10009820:	fffffdff 	.word	0xfffffdff
10009824:	fffffbff 	.word	0xfffffbff
10009828:	fffff7ff 	.word	0xfffff7ff

1000982c <system_register_isr>:
 */
void system_register_isr(enum ram_isr_table_index isr_index,
		uint32_t isr_address)
{
	uint32_t *temp;
	temp = (uint32_t *)(isr_index * 4 + ISR_RAM_MAP_START_ADDRESS);
1000982c:	2380      	movs	r3, #128	; 0x80
1000982e:	04db      	lsls	r3, r3, #19
10009830:	469c      	mov	ip, r3
10009832:	4460      	add	r0, ip
	*temp = isr_address;
10009834:	0080      	lsls	r0, r0, #2
10009836:	6001      	str	r1, [r0, #0]
}
10009838:	4770      	bx	lr
1000983a:	46c0      	nop			; (mov r8, r8)

1000983c <uart_rx0_isr_handler>:
	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
}

static void uart_rx0_isr_handler(void)
{
1000983c:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[0];
1000983e:	4b20      	ldr	r3, [pc, #128]	; (100098c0 <uart_rx0_isr_handler+0x84>)
10009840:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
10009842:	6823      	ldr	r3, [r4, #0]
10009844:	7d1d      	ldrb	r5, [r3, #20]
10009846:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
10009848:	066a      	lsls	r2, r5, #25
1000984a:	d513      	bpl.n	10009874 <uart_rx0_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000984c:	211e      	movs	r1, #30
1000984e:	2222      	movs	r2, #34	; 0x22
10009850:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
10009852:	7e1a      	ldrb	r2, [r3, #24]
10009854:	3123      	adds	r1, #35	; 0x23
10009856:	438a      	bics	r2, r1
10009858:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000985a:	2321      	movs	r3, #33	; 0x21
1000985c:	5ce3      	ldrb	r3, [r4, r3]
1000985e:	071b      	lsls	r3, r3, #28
10009860:	d506      	bpl.n	10009870 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
10009862:	2320      	movs	r3, #32
10009864:	5ce3      	ldrb	r3, [r4, r3]
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
10009866:	071b      	lsls	r3, r3, #28
10009868:	d502      	bpl.n	10009870 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000986a:	1c20      	adds	r0, r4, #0
1000986c:	6923      	ldr	r3, [r4, #16]
1000986e:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
10009870:	6823      	ldr	r3, [r4, #0]
10009872:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
10009874:	07eb      	lsls	r3, r5, #31
10009876:	d522      	bpl.n	100098be <uart_rx0_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
10009878:	6823      	ldr	r3, [r4, #0]
1000987a:	7c1b      	ldrb	r3, [r3, #16]
1000987c:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000987e:	6962      	ldr	r2, [r4, #20]
10009880:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
10009882:	6963      	ldr	r3, [r4, #20]
10009884:	3301      	adds	r3, #1
10009886:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
10009888:	8ba3      	ldrh	r3, [r4, #28]
1000988a:	3b01      	subs	r3, #1
1000988c:	b29b      	uxth	r3, r3
1000988e:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
10009890:	8ba3      	ldrh	r3, [r4, #28]
10009892:	b29b      	uxth	r3, r3
10009894:	2b00      	cmp	r3, #0
10009896:	d112      	bne.n	100098be <uart_rx0_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
10009898:	3321      	adds	r3, #33	; 0x21
1000989a:	5ce3      	ldrb	r3, [r4, r3]
1000989c:	075b      	lsls	r3, r3, #29
1000989e:	d50e      	bpl.n	100098be <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
100098a0:	2320      	movs	r3, #32
100098a2:	5ce3      	ldrb	r3, [r4, r3]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
100098a4:	075b      	lsls	r3, r3, #29
100098a6:	d50a      	bpl.n	100098be <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
100098a8:	2200      	movs	r2, #0
100098aa:	2322      	movs	r3, #34	; 0x22
100098ac:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
100098ae:	6822      	ldr	r2, [r4, #0]
100098b0:	7e13      	ldrb	r3, [r2, #24]
100098b2:	2101      	movs	r1, #1
100098b4:	438b      	bics	r3, r1
100098b6:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
100098b8:	68e3      	ldr	r3, [r4, #12]
100098ba:	1c20      	adds	r0, r4, #0
100098bc:	4798      	blx	r3
			}
		}
	}
}
100098be:	bd38      	pop	{r3, r4, r5, pc}
100098c0:	10010c0c 	.word	0x10010c0c

100098c4 <uart_tx0_isr_handler>:

static void uart_tx0_isr_handler(void)
{
100098c4:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[0];
100098c6:	4b21      	ldr	r3, [pc, #132]	; (1000994c <uart_tx0_isr_handler+0x88>)
100098c8:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
100098ca:	6823      	ldr	r3, [r4, #0]
100098cc:	791d      	ldrb	r5, [r3, #4]
100098ce:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
100098d0:	07ea      	lsls	r2, r5, #31
100098d2:	d517      	bpl.n	10009904 <uart_tx0_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
100098d4:	69a2      	ldr	r2, [r4, #24]
100098d6:	7811      	ldrb	r1, [r2, #0]
100098d8:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
100098da:	3201      	adds	r2, #1
100098dc:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
100098de:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
100098e0:	8be3      	ldrh	r3, [r4, #30]
100098e2:	3b01      	subs	r3, #1
100098e4:	b29b      	uxth	r3, r3
100098e6:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[0];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
100098e8:	8be3      	ldrh	r3, [r4, #30]
100098ea:	b29b      	uxth	r3, r3
100098ec:	2b00      	cmp	r3, #0
100098ee:	d109      	bne.n	10009904 <uart_tx0_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
100098f0:	6822      	ldr	r2, [r4, #0]
100098f2:	7a13      	ldrb	r3, [r2, #8]
100098f4:	2101      	movs	r1, #1
100098f6:	438b      	bics	r3, r1
100098f8:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
100098fa:	6822      	ldr	r2, [r4, #0]
100098fc:	7a11      	ldrb	r1, [r2, #8]
100098fe:	2310      	movs	r3, #16
10009900:	430b      	orrs	r3, r1
10009902:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
10009904:	06eb      	lsls	r3, r5, #27
10009906:	d512      	bpl.n	1000992e <uart_tx0_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
10009908:	2321      	movs	r3, #33	; 0x21
1000990a:	5ce3      	ldrb	r3, [r4, r3]
1000990c:	07db      	lsls	r3, r3, #31
1000990e:	d50e      	bpl.n	1000992e <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
10009910:	2320      	movs	r3, #32
10009912:	5ce3      	ldrb	r3, [r4, r3]
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
10009914:	07db      	lsls	r3, r3, #31
10009916:	d50a      	bpl.n	1000992e <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
10009918:	2200      	movs	r2, #0
1000991a:	2322      	movs	r3, #34	; 0x22
1000991c:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000991e:	6822      	ldr	r2, [r4, #0]
10009920:	7a13      	ldrb	r3, [r2, #8]
10009922:	2110      	movs	r1, #16
10009924:	438b      	bics	r3, r1
10009926:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
10009928:	1c20      	adds	r0, r4, #0
1000992a:	6863      	ldr	r3, [r4, #4]
1000992c:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000992e:	06ab      	lsls	r3, r5, #26
10009930:	d50a      	bpl.n	10009948 <uart_tx0_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
10009932:	2321      	movs	r3, #33	; 0x21
10009934:	5ce3      	ldrb	r3, [r4, r3]
10009936:	079b      	lsls	r3, r3, #30
10009938:	d506      	bpl.n	10009948 <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000993a:	2320      	movs	r3, #32
1000993c:	5ce3      	ldrb	r3, [r4, r3]
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000993e:	079b      	lsls	r3, r3, #30
10009940:	d502      	bpl.n	10009948 <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
10009942:	68a3      	ldr	r3, [r4, #8]
10009944:	1c20      	adds	r0, r4, #0
10009946:	4798      	blx	r3
		}

	}
}
10009948:	bd38      	pop	{r3, r4, r5, pc}
1000994a:	46c0      	nop			; (mov r8, r8)
1000994c:	10010c0c 	.word	0x10010c0c

10009950 <uart_rx1_isr_handler>:

static void uart_rx1_isr_handler(void)
{
10009950:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[1];
10009952:	4b20      	ldr	r3, [pc, #128]	; (100099d4 <uart_rx1_isr_handler+0x84>)
10009954:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
10009956:	6823      	ldr	r3, [r4, #0]
10009958:	7d1d      	ldrb	r5, [r3, #20]
1000995a:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000995c:	066a      	lsls	r2, r5, #25
1000995e:	d513      	bpl.n	10009988 <uart_rx1_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
10009960:	211e      	movs	r1, #30
10009962:	2222      	movs	r2, #34	; 0x22
10009964:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
10009966:	7e1a      	ldrb	r2, [r3, #24]
10009968:	3123      	adds	r1, #35	; 0x23
1000996a:	438a      	bics	r2, r1
1000996c:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000996e:	2321      	movs	r3, #33	; 0x21
10009970:	5ce3      	ldrb	r3, [r4, r3]
10009972:	071b      	lsls	r3, r3, #28
10009974:	d506      	bpl.n	10009984 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
10009976:	2320      	movs	r3, #32
10009978:	5ce3      	ldrb	r3, [r4, r3]
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000997a:	071b      	lsls	r3, r3, #28
1000997c:	d502      	bpl.n	10009984 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000997e:	1c20      	adds	r0, r4, #0
10009980:	6923      	ldr	r3, [r4, #16]
10009982:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
10009984:	6823      	ldr	r3, [r4, #0]
10009986:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
10009988:	07eb      	lsls	r3, r5, #31
1000998a:	d522      	bpl.n	100099d2 <uart_rx1_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000998c:	6823      	ldr	r3, [r4, #0]
1000998e:	7c1b      	ldrb	r3, [r3, #16]
10009990:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
10009992:	6962      	ldr	r2, [r4, #20]
10009994:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
10009996:	6963      	ldr	r3, [r4, #20]
10009998:	3301      	adds	r3, #1
1000999a:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000999c:	8ba3      	ldrh	r3, [r4, #28]
1000999e:	3b01      	subs	r3, #1
100099a0:	b29b      	uxth	r3, r3
100099a2:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
100099a4:	8ba3      	ldrh	r3, [r4, #28]
100099a6:	b29b      	uxth	r3, r3
100099a8:	2b00      	cmp	r3, #0
100099aa:	d112      	bne.n	100099d2 <uart_rx1_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
100099ac:	3321      	adds	r3, #33	; 0x21
100099ae:	5ce3      	ldrb	r3, [r4, r3]
100099b0:	075b      	lsls	r3, r3, #29
100099b2:	d50e      	bpl.n	100099d2 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
100099b4:	2320      	movs	r3, #32
100099b6:	5ce3      	ldrb	r3, [r4, r3]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
100099b8:	075b      	lsls	r3, r3, #29
100099ba:	d50a      	bpl.n	100099d2 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
100099bc:	2200      	movs	r2, #0
100099be:	2322      	movs	r3, #34	; 0x22
100099c0:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
100099c2:	6822      	ldr	r2, [r4, #0]
100099c4:	7e13      	ldrb	r3, [r2, #24]
100099c6:	2101      	movs	r1, #1
100099c8:	438b      	bics	r3, r1
100099ca:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
100099cc:	68e3      	ldr	r3, [r4, #12]
100099ce:	1c20      	adds	r0, r4, #0
100099d0:	4798      	blx	r3
			}
		}
	}
}
100099d2:	bd38      	pop	{r3, r4, r5, pc}
100099d4:	10010c0c 	.word	0x10010c0c

100099d8 <uart_tx1_isr_handler>:

static void uart_tx1_isr_handler(void)
{
100099d8:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[1];
100099da:	4b21      	ldr	r3, [pc, #132]	; (10009a60 <uart_tx1_isr_handler+0x88>)
100099dc:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
100099de:	6823      	ldr	r3, [r4, #0]
100099e0:	791d      	ldrb	r5, [r3, #4]
100099e2:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
100099e4:	07ea      	lsls	r2, r5, #31
100099e6:	d517      	bpl.n	10009a18 <uart_tx1_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
100099e8:	69a2      	ldr	r2, [r4, #24]
100099ea:	7811      	ldrb	r1, [r2, #0]
100099ec:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
100099ee:	3201      	adds	r2, #1
100099f0:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
100099f2:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
100099f4:	8be3      	ldrh	r3, [r4, #30]
100099f6:	3b01      	subs	r3, #1
100099f8:	b29b      	uxth	r3, r3
100099fa:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[1];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
100099fc:	8be3      	ldrh	r3, [r4, #30]
100099fe:	b29b      	uxth	r3, r3
10009a00:	2b00      	cmp	r3, #0
10009a02:	d109      	bne.n	10009a18 <uart_tx1_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
10009a04:	6822      	ldr	r2, [r4, #0]
10009a06:	7a13      	ldrb	r3, [r2, #8]
10009a08:	2101      	movs	r1, #1
10009a0a:	438b      	bics	r3, r1
10009a0c:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
10009a0e:	6822      	ldr	r2, [r4, #0]
10009a10:	7a11      	ldrb	r1, [r2, #8]
10009a12:	2310      	movs	r3, #16
10009a14:	430b      	orrs	r3, r1
10009a16:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
10009a18:	06eb      	lsls	r3, r5, #27
10009a1a:	d512      	bpl.n	10009a42 <uart_tx1_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
10009a1c:	2321      	movs	r3, #33	; 0x21
10009a1e:	5ce3      	ldrb	r3, [r4, r3]
10009a20:	07db      	lsls	r3, r3, #31
10009a22:	d50e      	bpl.n	10009a42 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
10009a24:	2320      	movs	r3, #32
10009a26:	5ce3      	ldrb	r3, [r4, r3]
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
10009a28:	07db      	lsls	r3, r3, #31
10009a2a:	d50a      	bpl.n	10009a42 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
10009a2c:	2200      	movs	r2, #0
10009a2e:	2322      	movs	r3, #34	; 0x22
10009a30:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
10009a32:	6822      	ldr	r2, [r4, #0]
10009a34:	7a13      	ldrb	r3, [r2, #8]
10009a36:	2110      	movs	r1, #16
10009a38:	438b      	bics	r3, r1
10009a3a:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
10009a3c:	1c20      	adds	r0, r4, #0
10009a3e:	6863      	ldr	r3, [r4, #4]
10009a40:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
10009a42:	06ab      	lsls	r3, r5, #26
10009a44:	d50a      	bpl.n	10009a5c <uart_tx1_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
10009a46:	2321      	movs	r3, #33	; 0x21
10009a48:	5ce3      	ldrb	r3, [r4, r3]
10009a4a:	079b      	lsls	r3, r3, #30
10009a4c:	d506      	bpl.n	10009a5c <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
10009a4e:	2320      	movs	r3, #32
10009a50:	5ce3      	ldrb	r3, [r4, r3]
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
10009a52:	079b      	lsls	r3, r3, #30
10009a54:	d502      	bpl.n	10009a5c <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
10009a56:	68a3      	ldr	r3, [r4, #8]
10009a58:	1c20      	adds	r0, r4, #0
10009a5a:	4798      	blx	r3
		}

	}
}
10009a5c:	bd38      	pop	{r3, r4, r5, pc}
10009a5e:	46c0      	nop			; (mov r8, r8)
10009a60:	10010c0c 	.word	0x10010c0c

10009a64 <uart_get_config_defaults>:
 * \param[out] config  Pointer to configuration structure to be initiated
 */
void uart_get_config_defaults(
		struct uart_config *const config)
{
	config->baud_rate = 115200;
10009a64:	23e1      	movs	r3, #225	; 0xe1
10009a66:	025b      	lsls	r3, r3, #9
10009a68:	6003      	str	r3, [r0, #0]
	config->data_bits = UART_8_BITS;
10009a6a:	2300      	movs	r3, #0
10009a6c:	7103      	strb	r3, [r0, #4]
	config->stop_bits = UART_1_STOP_BIT;
10009a6e:	7143      	strb	r3, [r0, #5]
	config->parity = UART_NO_PARITY;
10009a70:	7183      	strb	r3, [r0, #6]
	config->flow_control = false;
10009a72:	71c3      	strb	r3, [r0, #7]
	config->pin_number_pad[0] = PIN_LP_GPIO_2_MUX2_UART0_RXD;
10009a74:	3302      	adds	r3, #2
10009a76:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_3_MUX2_UART0_TXD;
10009a78:	2203      	movs	r2, #3
10009a7a:	60c2      	str	r2, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_4_MUX2_UART0_CTS;
10009a7c:	3201      	adds	r2, #1
10009a7e:	6102      	str	r2, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_5_MUX2_UART0_RTS;
10009a80:	3201      	adds	r2, #1
10009a82:	6142      	str	r2, [r0, #20]
	
	config->pinmux_sel_pad[0] = MUX_LP_GPIO_2_MUX2_UART0_RXD;
10009a84:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_3_MUX2_UART0_TXD;
10009a86:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_4_MUX2_UART0_CTS;
10009a88:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_5_MUX2_UART0_RTS;
10009a8a:	6243      	str	r3, [r0, #36]	; 0x24
}
10009a8c:	4770      	bx	lr
10009a8e:	46c0      	nop			; (mov r8, r8)

10009a90 <uart_init>:
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
10009a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10009a92:	464f      	mov	r7, r9
10009a94:	4646      	mov	r6, r8
10009a96:	b4c0      	push	{r6, r7}
10009a98:	1c05      	adds	r5, r0, #0
10009a9a:	1c17      	adds	r7, r2, #0

	uint8_t config_temp = 0;
	uint8_t i,index;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
10009a9c:	6001      	str	r1, [r0, #0]

	for (i = 0; i < UART_CALLBACK_N; i++) {
		module->callback[i] = NULL;
10009a9e:	2300      	movs	r3, #0
10009aa0:	6043      	str	r3, [r0, #4]
10009aa2:	6083      	str	r3, [r0, #8]
10009aa4:	60c3      	str	r3, [r0, #12]
10009aa6:	6103      	str	r3, [r0, #16]
	}
	module->rx_buffer_ptr = NULL;
10009aa8:	6143      	str	r3, [r0, #20]
	module->tx_buffer_ptr = NULL;
10009aaa:	6183      	str	r3, [r0, #24]
	module->remaining_rx_buffer_length = 0;
10009aac:	2200      	movs	r2, #0
10009aae:	8383      	strh	r3, [r0, #28]
	module->remaining_tx_buffer_length = 0;
10009ab0:	83c3      	strh	r3, [r0, #30]
	module->callback_reg_mask = 0;
10009ab2:	3320      	adds	r3, #32
10009ab4:	54c2      	strb	r2, [r0, r3]
	module->callback_enable_mask = 0;
10009ab6:	3301      	adds	r3, #1
10009ab8:	54c2      	strb	r2, [r0, r3]
	module->status = STATUS_OK;
10009aba:	3301      	adds	r3, #1
10009abc:	54c2      	strb	r2, [r0, r3]

	if (hw == UART0) {
10009abe:	4b55      	ldr	r3, [pc, #340]	; (10009c14 <uart_init+0x184>)
10009ac0:	4299      	cmp	r1, r3
10009ac2:	d118      	bne.n	10009af6 <uart_init+0x66>
		system_peripheral_reset(PERIPHERAL_UART0_CORE);
10009ac4:	2009      	movs	r0, #9
10009ac6:	4c54      	ldr	r4, [pc, #336]	; (10009c18 <uart_init+0x188>)
10009ac8:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART0_IF);
10009aca:	200a      	movs	r0, #10
10009acc:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_CORE);
10009ace:	2009      	movs	r0, #9
10009ad0:	4c52      	ldr	r4, [pc, #328]	; (10009c1c <uart_init+0x18c>)
10009ad2:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_IF);
10009ad4:	200a      	movs	r0, #10
10009ad6:	47a0      	blx	r4
		_uart_instances[0] = module;
10009ad8:	4b51      	ldr	r3, [pc, #324]	; (10009c20 <uart_init+0x190>)
10009ada:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_UARTRX0_INDEX, (uint32_t)uart_rx0_isr_handler);
10009adc:	2010      	movs	r0, #16
10009ade:	4951      	ldr	r1, [pc, #324]	; (10009c24 <uart_init+0x194>)
10009ae0:	4c51      	ldr	r4, [pc, #324]	; (10009c28 <uart_init+0x198>)
10009ae2:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX0_INDEX, (uint32_t)uart_tx0_isr_handler);
10009ae4:	2011      	movs	r0, #17
10009ae6:	4951      	ldr	r1, [pc, #324]	; (10009c2c <uart_init+0x19c>)
10009ae8:	47a0      	blx	r4

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10009aea:	4b51      	ldr	r3, [pc, #324]	; (10009c30 <uart_init+0x1a0>)
10009aec:	2201      	movs	r2, #1
10009aee:	601a      	str	r2, [r3, #0]
10009af0:	3201      	adds	r2, #1
10009af2:	601a      	str	r2, [r3, #0]
10009af4:	e01a      	b.n	10009b2c <uart_init+0x9c>
		NVIC_EnableIRQ(UART0_RX_IRQn);
		NVIC_EnableIRQ(UART0_TX_IRQn);
	} else if (hw == UART1) {
10009af6:	4b4f      	ldr	r3, [pc, #316]	; (10009c34 <uart_init+0x1a4>)
10009af8:	4299      	cmp	r1, r3
10009afa:	d117      	bne.n	10009b2c <uart_init+0x9c>
		system_peripheral_reset(PERIPHERAL_UART1_CORE);
10009afc:	200b      	movs	r0, #11
10009afe:	4c46      	ldr	r4, [pc, #280]	; (10009c18 <uart_init+0x188>)
10009b00:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART1_IF);
10009b02:	200c      	movs	r0, #12
10009b04:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_CORE);
10009b06:	200b      	movs	r0, #11
10009b08:	4c44      	ldr	r4, [pc, #272]	; (10009c1c <uart_init+0x18c>)
10009b0a:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_IF);
10009b0c:	200c      	movs	r0, #12
10009b0e:	47a0      	blx	r4
		_uart_instances[1] = module;
10009b10:	4b43      	ldr	r3, [pc, #268]	; (10009c20 <uart_init+0x190>)
10009b12:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_UARTRX1_INDEX, (uint32_t)uart_rx1_isr_handler);
10009b14:	2012      	movs	r0, #18
10009b16:	4948      	ldr	r1, [pc, #288]	; (10009c38 <uart_init+0x1a8>)
10009b18:	4c43      	ldr	r4, [pc, #268]	; (10009c28 <uart_init+0x198>)
10009b1a:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX1_INDEX, (uint32_t)uart_tx1_isr_handler);
10009b1c:	2013      	movs	r0, #19
10009b1e:	4947      	ldr	r1, [pc, #284]	; (10009c3c <uart_init+0x1ac>)
10009b20:	47a0      	blx	r4
10009b22:	4b43      	ldr	r3, [pc, #268]	; (10009c30 <uart_init+0x1a0>)
10009b24:	2204      	movs	r2, #4
10009b26:	601a      	str	r2, [r3, #0]
10009b28:	3204      	adds	r2, #4
10009b2a:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
10009b2c:	79fb      	ldrb	r3, [r7, #7]
		index = 4;
10009b2e:	2204      	movs	r2, #4
10009b30:	4690      	mov	r8, r2
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
10009b32:	2b00      	cmp	r3, #0
10009b34:	d152      	bne.n	10009bdc <uart_init+0x14c>
		index = 4;
	} else {
		index = 2;
10009b36:	3302      	adds	r3, #2
10009b38:	4698      	mov	r8, r3
10009b3a:	e04f      	b.n	10009bdc <uart_init+0x14c>
	}
	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
10009b3c:	7830      	ldrb	r0, [r6, #0]
10009b3e:	8a31      	ldrh	r1, [r6, #16]
10009b40:	47c8      	blx	r9
	if(config->flow_control) {
		index = 4;
	} else {
		index = 2;
	}
	for(i = 0; i < index; i++) {
10009b42:	3401      	adds	r4, #1
10009b44:	b2e4      	uxtb	r4, r4
10009b46:	3604      	adds	r6, #4
10009b48:	4544      	cmp	r4, r8
10009b4a:	d3f7      	bcc.n	10009b3c <uart_init+0xac>
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
10009b4c:	682b      	ldr	r3, [r5, #0]
10009b4e:	7d1a      	ldrb	r2, [r3, #20]
10009b50:	07d2      	lsls	r2, r2, #31
10009b52:	d504      	bpl.n	10009b5e <uart_init+0xce>
10009b54:	2101      	movs	r1, #1
		i = module->hw->RECEIVE_DATA.reg;
10009b56:	7c1a      	ldrb	r2, [r3, #16]
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
10009b58:	7d1a      	ldrb	r2, [r3, #20]
10009b5a:	420a      	tst	r2, r1
10009b5c:	d1fb      	bne.n	10009b56 <uart_init+0xc6>
		i = module->hw->RECEIVE_DATA.reg;
	}
	
	/* reset configuration register */
	module->hw->UART_CONFIGURATION.reg = 0;
10009b5e:	2100      	movs	r1, #0
10009b60:	2220      	movs	r2, #32
10009b62:	5499      	strb	r1, [r3, r2]

	/* program the uart configuration. */
	if(config->flow_control) {
10009b64:	79fb      	ldrb	r3, [r7, #7]
		config_temp |= UART_UART_CONFIGURATION_CTS_ENABLE_1;
10009b66:	1e59      	subs	r1, r3, #1
10009b68:	418b      	sbcs	r3, r1
10009b6a:	0159      	lsls	r1, r3, #5
10009b6c:	797b      	ldrb	r3, [r7, #5]
10009b6e:	793a      	ldrb	r2, [r7, #4]
10009b70:	4313      	orrs	r3, r2
	}
	config_temp |= config->data_bits;
	config_temp |= config->stop_bits;
10009b72:	430b      	orrs	r3, r1
	switch(config->parity) {
10009b74:	79ba      	ldrb	r2, [r7, #6]
10009b76:	2a02      	cmp	r2, #2
10009b78:	d00d      	beq.n	10009b96 <uart_init+0x106>
10009b7a:	b2d1      	uxtb	r1, r2
10009b7c:	2902      	cmp	r1, #2
10009b7e:	d802      	bhi.n	10009b86 <uart_init+0xf6>
10009b80:	2a01      	cmp	r2, #1
10009b82:	d005      	beq.n	10009b90 <uart_init+0x100>
10009b84:	e00f      	b.n	10009ba6 <uart_init+0x116>
10009b86:	2a03      	cmp	r2, #3
10009b88:	d008      	beq.n	10009b9c <uart_init+0x10c>
10009b8a:	2a04      	cmp	r2, #4
10009b8c:	d009      	beq.n	10009ba2 <uart_init+0x112>
10009b8e:	e00a      	b.n	10009ba6 <uart_init+0x116>
		case UART_NO_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_0;
			break;

		case UART_EVEN_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
10009b90:	2202      	movs	r2, #2
10009b92:	4313      	orrs	r3, r2
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_0;
			break;
10009b94:	e007      	b.n	10009ba6 <uart_init+0x116>

		case UART_ODD_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_1;
10009b96:	2206      	movs	r2, #6
10009b98:	4313      	orrs	r3, r2
			break;
10009b9a:	e004      	b.n	10009ba6 <uart_init+0x116>

		case UART_SPACE_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_2;
10009b9c:	220a      	movs	r2, #10
10009b9e:	4313      	orrs	r3, r2
			break;
10009ba0:	e001      	b.n	10009ba6 <uart_init+0x116>

		case UART_MARK_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_3;
10009ba2:	220e      	movs	r2, #14
10009ba4:	4313      	orrs	r3, r2
			break;

		default:
			break;
	}	
	module->hw->UART_CONFIGURATION.reg = config_temp;
10009ba6:	2220      	movs	r2, #32
10009ba8:	6829      	ldr	r1, [r5, #0]
10009baa:	548b      	strb	r3, [r1, r2]

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);
10009bac:	683e      	ldr	r6, [r7, #0]
	uint16_t integerpart = 0;
	uint8_t fractionalpart = 0;
	uint32_t diff;
	uint8_t i = 0;

	clock = system_clock_get_value();
10009bae:	4b24      	ldr	r3, [pc, #144]	; (10009c40 <uart_init+0x1b0>)
10009bb0:	4798      	blx	r3
10009bb2:	1c04      	adds	r4, r0, #0
	integerpart = clock / baud_rate;
10009bb4:	1c31      	adds	r1, r6, #0
10009bb6:	4b23      	ldr	r3, [pc, #140]	; (10009c44 <uart_init+0x1b4>)
10009bb8:	4798      	blx	r3
10009bba:	b282      	uxth	r2, r0
	diff = clock - (baud_rate * integerpart);
10009bbc:	0400      	lsls	r0, r0, #16
10009bbe:	0c00      	lsrs	r0, r0, #16
10009bc0:	4370      	muls	r0, r6
10009bc2:	1a20      	subs	r0, r4, r0
	i = 0;
	while(diff > (baud_rate / 16)) {
10009bc4:	0931      	lsrs	r1, r6, #4
10009bc6:	4288      	cmp	r0, r1
10009bc8:	d906      	bls.n	10009bd8 <uart_init+0x148>
10009bca:	2300      	movs	r3, #0
		i++;
10009bcc:	3301      	adds	r3, #1
10009bce:	b2db      	uxtb	r3, r3
		diff -= (baud_rate / 16);
10009bd0:	1a40      	subs	r0, r0, r1

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
	while(diff > (baud_rate / 16)) {
10009bd2:	4288      	cmp	r0, r1
10009bd4:	d8fa      	bhi.n	10009bcc <uart_init+0x13c>
10009bd6:	e007      	b.n	10009be8 <uart_init+0x158>
	uint8_t i = 0;

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
10009bd8:	2300      	movs	r3, #0
10009bda:	e005      	b.n	10009be8 <uart_init+0x158>
10009bdc:	1c3e      	adds	r6, r7, #0
10009bde:	3608      	adds	r6, #8
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
10009be0:	2400      	movs	r4, #0
		index = 4;
	} else {
		index = 2;
	}
	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
10009be2:	4b19      	ldr	r3, [pc, #100]	; (10009c48 <uart_init+0x1b8>)
10009be4:	4699      	mov	r9, r3
10009be6:	e7a9      	b.n	10009b3c <uart_init+0xac>
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;

	module->hw->UART_CLOCK_SOURCE.reg = UART_UART_CLOCK_SOURCE_CLOCK_SELECT_0;
10009be8:	2100      	movs	r1, #0
10009bea:	2028      	movs	r0, #40	; 0x28
10009bec:	682c      	ldr	r4, [r5, #0]
10009bee:	5421      	strb	r1, [r4, r0]
	i = 0;
	while(diff > (baud_rate / 16)) {
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;
10009bf0:	3301      	adds	r3, #1

	module->hw->UART_CLOCK_SOURCE.reg = UART_UART_CLOCK_SOURCE_CLOCK_SELECT_0;
	module->hw->UART_BAUD_RATE.reg =
10009bf2:	071b      	lsls	r3, r3, #28
10009bf4:	0f5b      	lsrs	r3, r3, #29
10009bf6:	00d2      	lsls	r2, r2, #3
10009bf8:	4313      	orrs	r3, r2
10009bfa:	b29b      	uxth	r3, r3
10009bfc:	682a      	ldr	r2, [r5, #0]
10009bfe:	8493      	strh	r3, [r2, #36]	; 0x24
	module->hw->UART_CONFIGURATION.reg = config_temp;

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);

	module->hw->RX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at read time
10009c00:	682b      	ldr	r3, [r5, #0]
10009c02:	7619      	strb	r1, [r3, #24]
	module->hw->TX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at write time
10009c04:	682b      	ldr	r3, [r5, #0]
10009c06:	7219      	strb	r1, [r3, #8]
	
	return STATUS_OK;
}
10009c08:	2000      	movs	r0, #0
10009c0a:	bc0c      	pop	{r2, r3}
10009c0c:	4690      	mov	r8, r2
10009c0e:	4699      	mov	r9, r3
10009c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10009c12:	46c0      	nop			; (mov r8, r8)
10009c14:	40004000 	.word	0x40004000
10009c18:	100093c5 	.word	0x100093c5
10009c1c:	10009069 	.word	0x10009069
10009c20:	10010c0c 	.word	0x10010c0c
10009c24:	1000983d 	.word	0x1000983d
10009c28:	1000982d 	.word	0x1000982d
10009c2c:	100098c5 	.word	0x100098c5
10009c30:	e000e100 	.word	0xe000e100
10009c34:	40005000 	.word	0x40005000
10009c38:	10009951 	.word	0x10009951
10009c3c:	100099d9 	.word	0x100099d9
10009c40:	1000905d 	.word	0x1000905d
10009c44:	1000b1d5 	.word	0x1000b1d5
10009c48:	10008e81 	.word	0x10008e81

10009c4c <uart_write_wait>:
* \retval STATUS_OK         If the operation was completed
*/
enum status_code uart_write_wait(struct uart_module *const module,
		const uint8_t tx_data)
{
	while (!(module->hw->TRANSMIT_STATUS.reg & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL));
10009c4c:	6802      	ldr	r2, [r0, #0]
10009c4e:	2001      	movs	r0, #1
10009c50:	7913      	ldrb	r3, [r2, #4]
10009c52:	4203      	tst	r3, r0
10009c54:	d0fc      	beq.n	10009c50 <uart_write_wait+0x4>

	module->hw->TRANSMIT_DATA.reg = tx_data;
10009c56:	7011      	strb	r1, [r2, #0]
	
	return STATUS_OK;
}
10009c58:	2000      	movs	r0, #0
10009c5a:	4770      	bx	lr

10009c5c <uart_read_wait>:
* \retval STATUS_OK                If the operation was completed
*/
enum status_code uart_read_wait(struct uart_module *const module,
		uint8_t *const rx_data)
{
	while (!(module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY));
10009c5c:	6802      	ldr	r2, [r0, #0]
10009c5e:	2001      	movs	r0, #1
10009c60:	7d13      	ldrb	r3, [r2, #20]
10009c62:	4203      	tst	r3, r0
10009c64:	d0fc      	beq.n	10009c60 <uart_read_wait+0x4>

	*rx_data = module->hw->RECEIVE_DATA.reg;
10009c66:	7c13      	ldrb	r3, [r2, #16]
10009c68:	700b      	strb	r3, [r1, #0]
	
	return STATUS_OK;
}
10009c6a:	2000      	movs	r0, #0
10009c6c:	4770      	bx	lr
10009c6e:	46c0      	nop			; (mov r8, r8)

10009c70 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
10009c70:	1c03      	adds	r3, r0, #0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
10009c72:	4a06      	ldr	r2, [pc, #24]	; (10009c8c <_sbrk+0x1c>)
10009c74:	6812      	ldr	r2, [r2, #0]
10009c76:	2a00      	cmp	r2, #0
10009c78:	d102      	bne.n	10009c80 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
10009c7a:	4905      	ldr	r1, [pc, #20]	; (10009c90 <_sbrk+0x20>)
10009c7c:	4a03      	ldr	r2, [pc, #12]	; (10009c8c <_sbrk+0x1c>)
10009c7e:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
10009c80:	4a02      	ldr	r2, [pc, #8]	; (10009c8c <_sbrk+0x1c>)
10009c82:	6810      	ldr	r0, [r2, #0]

	heap += incr;
10009c84:	18c3      	adds	r3, r0, r3
10009c86:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
10009c88:	4770      	bx	lr
10009c8a:	46c0      	nop			; (mov r8, r8)
10009c8c:	10010ba0 	.word	0x10010ba0
10009c90:	10011540 	.word	0x10011540

10009c94 <_close>:
}

extern int _close(int file)
{
	return -1;
}
10009c94:	2001      	movs	r0, #1
10009c96:	4240      	negs	r0, r0
10009c98:	4770      	bx	lr
10009c9a:	46c0      	nop			; (mov r8, r8)

10009c9c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
10009c9c:	2380      	movs	r3, #128	; 0x80
10009c9e:	019b      	lsls	r3, r3, #6
10009ca0:	604b      	str	r3, [r1, #4]

	return 0;
}
10009ca2:	2000      	movs	r0, #0
10009ca4:	4770      	bx	lr
10009ca6:	46c0      	nop			; (mov r8, r8)

10009ca8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
10009ca8:	2001      	movs	r0, #1
10009caa:	4770      	bx	lr

10009cac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
10009cac:	2000      	movs	r0, #0
10009cae:	4770      	bx	lr

10009cb0 <timer_callback>:

#define CONF_TIMER_RELOAD_VALUE 26000000/1000

static void timer_callback(void)
{
	msTick++;
10009cb0:	4a06      	ldr	r2, [pc, #24]	; (10009ccc <timer_callback+0x1c>)
10009cb2:	6813      	ldr	r3, [r2, #0]
10009cb4:	3301      	adds	r3, #1
10009cb6:	6013      	str	r3, [r2, #0]
	task_1++;
10009cb8:	4a05      	ldr	r2, [pc, #20]	; (10009cd0 <timer_callback+0x20>)
10009cba:	6813      	ldr	r3, [r2, #0]
10009cbc:	3301      	adds	r3, #1
10009cbe:	6013      	str	r3, [r2, #0]
	task_2++;
10009cc0:	4a04      	ldr	r2, [pc, #16]	; (10009cd4 <timer_callback+0x24>)
10009cc2:	6813      	ldr	r3, [r2, #0]
10009cc4:	3301      	adds	r3, #1
10009cc6:	6013      	str	r3, [r2, #0]
}
10009cc8:	4770      	bx	lr
10009cca:	46c0      	nop			; (mov r8, r8)
10009ccc:	10010bb0 	.word	0x10010bb0
10009cd0:	10010ba8 	.word	0x10010ba8
10009cd4:	10010bac 	.word	0x10010bac

10009cd8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct uart_module *const module,
		uint8_t *c)
{
10009cd8:	b570      	push	{r4, r5, r6, lr}
10009cda:	1c06      	adds	r6, r0, #0
10009cdc:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK != uart_read_wait(module, c));
10009cde:	4c03      	ldr	r4, [pc, #12]	; (10009cec <usart_serial_getchar+0x14>)
10009ce0:	1c30      	adds	r0, r6, #0
10009ce2:	1c29      	adds	r1, r5, #0
10009ce4:	47a0      	blx	r4
10009ce6:	2800      	cmp	r0, #0
10009ce8:	d1fa      	bne.n	10009ce0 <usart_serial_getchar+0x8>
}
10009cea:	bd70      	pop	{r4, r5, r6, pc}
10009cec:	10009c5d 	.word	0x10009c5d

10009cf0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct uart_module *const module,
		uint8_t c)
{
10009cf0:	b570      	push	{r4, r5, r6, lr}
10009cf2:	1c06      	adds	r6, r0, #0
10009cf4:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=uart_write_wait(module, c));
10009cf6:	4c03      	ldr	r4, [pc, #12]	; (10009d04 <usart_serial_putchar+0x14>)
10009cf8:	1c30      	adds	r0, r6, #0
10009cfa:	1c29      	adds	r1, r5, #0
10009cfc:	47a0      	blx	r4
10009cfe:	2800      	cmp	r0, #0
10009d00:	d1fa      	bne.n	10009cf8 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
10009d02:	bd70      	pop	{r4, r5, r6, pc}
10009d04:	10009c4d 	.word	0x10009c4d

10009d08 <readSentralData>:
	destination[7] = (int16_t)((rawData[17] << 8) | rawData[16]);
	destination[8] = (int16_t)((rawData[19] << 8) | rawData[18]);
	destination[9] = (int16_t)((rawData[21] << 8) | rawData[20]);
}

void readSentralData(float * destination){
10009d08:	b5f0      	push	{r4, r5, r6, r7, lr}
10009d0a:	4657      	mov	r7, sl
10009d0c:	464e      	mov	r6, r9
10009d0e:	4645      	mov	r5, r8
10009d10:	b4e0      	push	{r5, r6, r7}
10009d12:	b08e      	sub	sp, #56	; 0x38
10009d14:	1c06      	adds	r6, r0, #0
10009d16:	2400      	movs	r4, #0
	uint32_t data;
	int16_t data_16;
	uint16_t data_u16;
	static uint16_t previous_time = 0;
	for(uint8_t i = 0; i < 42; i++) {
		rawData[i] = i2c_sentral_read_reg(0x00 + i);
10009d18:	4d83      	ldr	r5, [pc, #524]	; (10009f28 <readSentralData+0x220>)
10009d1a:	b2e0      	uxtb	r0, r4
10009d1c:	47a8      	blx	r5
10009d1e:	ab03      	add	r3, sp, #12
10009d20:	54e0      	strb	r0, [r4, r3]
10009d22:	3401      	adds	r4, #1
	uint8_t rawData[42];
	uint32_t data;
	int16_t data_16;
	uint16_t data_u16;
	static uint16_t previous_time = 0;
	for(uint8_t i = 0; i < 42; i++) {
10009d24:	2c2a      	cmp	r4, #42	; 0x2a
10009d26:	d1f8      	bne.n	10009d1a <readSentralData+0x12>
		rawData[i] = i2c_sentral_read_reg(0x00 + i);
	}
	
	// Quaternion data
	data = ((rawData[3] << 24)|(rawData[2] << 16)|(rawData[1] << 8) | rawData[0]) ;
10009d28:	1c1c      	adds	r4, r3, #0
10009d2a:	78db      	ldrb	r3, [r3, #3]
10009d2c:	061a      	lsls	r2, r3, #24
10009d2e:	78a3      	ldrb	r3, [r4, #2]
10009d30:	041b      	lsls	r3, r3, #16
10009d32:	4313      	orrs	r3, r2
10009d34:	7822      	ldrb	r2, [r4, #0]
10009d36:	4313      	orrs	r3, r2
10009d38:	7862      	ldrb	r2, [r4, #1]
10009d3a:	0212      	lsls	r2, r2, #8
10009d3c:	4313      	orrs	r3, r2
10009d3e:	9302      	str	r3, [sp, #8]
	memcpy(&destination[0], &data, 4);
10009d40:	1c30      	adds	r0, r6, #0
10009d42:	a902      	add	r1, sp, #8
10009d44:	2204      	movs	r2, #4
10009d46:	4d79      	ldr	r5, [pc, #484]	; (10009f2c <readSentralData+0x224>)
10009d48:	47a8      	blx	r5
	data = ((rawData[7] << 24)|(rawData[6] << 16)|(rawData[5] << 8) | rawData[4]) ;
10009d4a:	79e3      	ldrb	r3, [r4, #7]
10009d4c:	061a      	lsls	r2, r3, #24
10009d4e:	79a3      	ldrb	r3, [r4, #6]
10009d50:	041b      	lsls	r3, r3, #16
10009d52:	4313      	orrs	r3, r2
10009d54:	7922      	ldrb	r2, [r4, #4]
10009d56:	4313      	orrs	r3, r2
10009d58:	7962      	ldrb	r2, [r4, #5]
10009d5a:	0212      	lsls	r2, r2, #8
10009d5c:	4313      	orrs	r3, r2
10009d5e:	9302      	str	r3, [sp, #8]
	memcpy(&destination[1], &data, 4);
10009d60:	1d30      	adds	r0, r6, #4
10009d62:	a902      	add	r1, sp, #8
10009d64:	2204      	movs	r2, #4
10009d66:	47a8      	blx	r5
	data = ((rawData[11] << 24)|(rawData[10] << 16)|(rawData[9] << 8) | rawData[8]) ;
10009d68:	7ae3      	ldrb	r3, [r4, #11]
10009d6a:	061a      	lsls	r2, r3, #24
10009d6c:	7aa3      	ldrb	r3, [r4, #10]
10009d6e:	041b      	lsls	r3, r3, #16
10009d70:	4313      	orrs	r3, r2
10009d72:	7a22      	ldrb	r2, [r4, #8]
10009d74:	4313      	orrs	r3, r2
10009d76:	7a62      	ldrb	r2, [r4, #9]
10009d78:	0212      	lsls	r2, r2, #8
10009d7a:	4313      	orrs	r3, r2
10009d7c:	9302      	str	r3, [sp, #8]
	memcpy(&destination[2], &data, 4);
10009d7e:	1c30      	adds	r0, r6, #0
10009d80:	3008      	adds	r0, #8
10009d82:	a902      	add	r1, sp, #8
10009d84:	2204      	movs	r2, #4
10009d86:	47a8      	blx	r5
	data = ((rawData[15] << 24)|(rawData[14] << 16)|(rawData[13] << 8) | rawData[12]) ;
10009d88:	7be3      	ldrb	r3, [r4, #15]
10009d8a:	061a      	lsls	r2, r3, #24
10009d8c:	7ba3      	ldrb	r3, [r4, #14]
10009d8e:	041b      	lsls	r3, r3, #16
10009d90:	4313      	orrs	r3, r2
10009d92:	7b22      	ldrb	r2, [r4, #12]
10009d94:	4313      	orrs	r3, r2
10009d96:	7b62      	ldrb	r2, [r4, #13]
10009d98:	0212      	lsls	r2, r2, #8
10009d9a:	4313      	orrs	r3, r2
10009d9c:	9302      	str	r3, [sp, #8]
	memcpy(&destination[3], &data, 4);
10009d9e:	1c30      	adds	r0, r6, #0
10009da0:	300c      	adds	r0, #12
10009da2:	a902      	add	r1, sp, #8
10009da4:	2204      	movs	r2, #4
10009da6:	47a8      	blx	r5
	
	// Magnetometer - +-1000 uT ------> 200/65536 uT = 1 * 10/32.768 milli Gauss
	data_16 = (int16_t)((rawData[19] << 8) | rawData[18]);
10009da8:	7ce0      	ldrb	r0, [r4, #19]
10009daa:	0200      	lsls	r0, r0, #8
10009dac:	7ca3      	ldrb	r3, [r4, #18]
10009dae:	4318      	orrs	r0, r3
	destination[4] = (float)(data_16) * 10.0 / 32.768;
10009db0:	b200      	sxth	r0, r0
10009db2:	4d5f      	ldr	r5, [pc, #380]	; (10009f30 <readSentralData+0x228>)
10009db4:	47a8      	blx	r5
10009db6:	4b5f      	ldr	r3, [pc, #380]	; (10009f34 <readSentralData+0x22c>)
10009db8:	4699      	mov	r9, r3
10009dba:	4798      	blx	r3
10009dbc:	4b5e      	ldr	r3, [pc, #376]	; (10009f38 <readSentralData+0x230>)
10009dbe:	469a      	mov	sl, r3
10009dc0:	2200      	movs	r2, #0
10009dc2:	4b5e      	ldr	r3, [pc, #376]	; (10009f3c <readSentralData+0x234>)
10009dc4:	47d0      	blx	sl
10009dc6:	4b5e      	ldr	r3, [pc, #376]	; (10009f40 <readSentralData+0x238>)
10009dc8:	4698      	mov	r8, r3
10009dca:	4a5e      	ldr	r2, [pc, #376]	; (10009f44 <readSentralData+0x23c>)
10009dcc:	4b5e      	ldr	r3, [pc, #376]	; (10009f48 <readSentralData+0x240>)
10009dce:	47c0      	blx	r8
10009dd0:	4f5e      	ldr	r7, [pc, #376]	; (10009f4c <readSentralData+0x244>)
10009dd2:	47b8      	blx	r7
10009dd4:	6130      	str	r0, [r6, #16]
	data_16 = (int16_t)((rawData[21] << 8) | rawData[20]);
10009dd6:	7d60      	ldrb	r0, [r4, #21]
10009dd8:	0200      	lsls	r0, r0, #8
10009dda:	7d23      	ldrb	r3, [r4, #20]
10009ddc:	4318      	orrs	r0, r3
	destination[5] = (float)(data_16) * 10.0 / 32.768;
10009dde:	b200      	sxth	r0, r0
10009de0:	47a8      	blx	r5
10009de2:	47c8      	blx	r9
10009de4:	2200      	movs	r2, #0
10009de6:	4b55      	ldr	r3, [pc, #340]	; (10009f3c <readSentralData+0x234>)
10009de8:	47d0      	blx	sl
10009dea:	4a56      	ldr	r2, [pc, #344]	; (10009f44 <readSentralData+0x23c>)
10009dec:	4b56      	ldr	r3, [pc, #344]	; (10009f48 <readSentralData+0x240>)
10009dee:	47c0      	blx	r8
10009df0:	47b8      	blx	r7
10009df2:	6170      	str	r0, [r6, #20]
	data_16 = (int16_t)((rawData[23] << 8) | rawData[22]);
10009df4:	7de0      	ldrb	r0, [r4, #23]
10009df6:	0200      	lsls	r0, r0, #8
10009df8:	7da3      	ldrb	r3, [r4, #22]
10009dfa:	4318      	orrs	r0, r3
	destination[6] = (float)(data_16) * 10.0 / 32.768;
10009dfc:	b200      	sxth	r0, r0
10009dfe:	47a8      	blx	r5
10009e00:	47c8      	blx	r9
10009e02:	2200      	movs	r2, #0
10009e04:	4b4d      	ldr	r3, [pc, #308]	; (10009f3c <readSentralData+0x234>)
10009e06:	47d0      	blx	sl
10009e08:	4a4e      	ldr	r2, [pc, #312]	; (10009f44 <readSentralData+0x23c>)
10009e0a:	4b4f      	ldr	r3, [pc, #316]	; (10009f48 <readSentralData+0x240>)
10009e0c:	47c0      	blx	r8
10009e0e:	47b8      	blx	r7
10009e10:	61b0      	str	r0, [r6, #24]
	
	// Accelerometer
	data_16 = (int16_t)((rawData[27] << 8) | rawData[26]);
10009e12:	7ee0      	ldrb	r0, [r4, #27]
10009e14:	0200      	lsls	r0, r0, #8
10009e16:	7ea3      	ldrb	r3, [r4, #26]
10009e18:	4318      	orrs	r0, r3
	destination[7] = (float)(data_16) / 16384.0;
10009e1a:	b200      	sxth	r0, r0
10009e1c:	47a8      	blx	r5
10009e1e:	4b4c      	ldr	r3, [pc, #304]	; (10009f50 <readSentralData+0x248>)
10009e20:	469a      	mov	sl, r3
10009e22:	21e2      	movs	r1, #226	; 0xe2
10009e24:	0589      	lsls	r1, r1, #22
10009e26:	4798      	blx	r3
10009e28:	61f0      	str	r0, [r6, #28]
	data_16 = (int16_t)((rawData[29] << 8) | rawData[28]);
10009e2a:	7f60      	ldrb	r0, [r4, #29]
10009e2c:	0200      	lsls	r0, r0, #8
10009e2e:	7f23      	ldrb	r3, [r4, #28]
10009e30:	4318      	orrs	r0, r3
	destination[8] = (float)(data_16) / 16384.0;
10009e32:	b200      	sxth	r0, r0
10009e34:	47a8      	blx	r5
10009e36:	21e2      	movs	r1, #226	; 0xe2
10009e38:	0589      	lsls	r1, r1, #22
10009e3a:	47d0      	blx	sl
10009e3c:	6230      	str	r0, [r6, #32]
	data_16 = (int16_t)((rawData[31] << 8) | rawData[30]);
10009e3e:	7fe0      	ldrb	r0, [r4, #31]
10009e40:	0200      	lsls	r0, r0, #8
10009e42:	7fa3      	ldrb	r3, [r4, #30]
10009e44:	4318      	orrs	r0, r3
	destination[9] = (float)(data_16) / 16384.0;
10009e46:	b200      	sxth	r0, r0
10009e48:	47a8      	blx	r5
10009e4a:	21e2      	movs	r1, #226	; 0xe2
10009e4c:	0589      	lsls	r1, r1, #22
10009e4e:	47d0      	blx	sl
10009e50:	6270      	str	r0, [r6, #36]	; 0x24
	
	// Gyroscope
	data_16 = (int16_t)((rawData[35] << 8) | rawData[34]);
10009e52:	2323      	movs	r3, #35	; 0x23
10009e54:	5ce0      	ldrb	r0, [r4, r3]
10009e56:	0200      	lsls	r0, r0, #8
10009e58:	3b01      	subs	r3, #1
10009e5a:	5ce3      	ldrb	r3, [r4, r3]
10009e5c:	4318      	orrs	r0, r3
	destination[10] = (float)(data_16) / 16.4;
10009e5e:	b200      	sxth	r0, r0
10009e60:	47a8      	blx	r5
10009e62:	47c8      	blx	r9
10009e64:	4a3b      	ldr	r2, [pc, #236]	; (10009f54 <readSentralData+0x24c>)
10009e66:	4b3c      	ldr	r3, [pc, #240]	; (10009f58 <readSentralData+0x250>)
10009e68:	47c0      	blx	r8
10009e6a:	47b8      	blx	r7
10009e6c:	62b0      	str	r0, [r6, #40]	; 0x28
	data_16 = (int16_t)((rawData[37] << 8) | rawData[36]);
10009e6e:	2325      	movs	r3, #37	; 0x25
10009e70:	5ce0      	ldrb	r0, [r4, r3]
10009e72:	0200      	lsls	r0, r0, #8
10009e74:	3b01      	subs	r3, #1
10009e76:	5ce3      	ldrb	r3, [r4, r3]
10009e78:	4318      	orrs	r0, r3
	destination[11] = (float)(data_16) / 16.4;
10009e7a:	b200      	sxth	r0, r0
10009e7c:	47a8      	blx	r5
10009e7e:	47c8      	blx	r9
10009e80:	4a34      	ldr	r2, [pc, #208]	; (10009f54 <readSentralData+0x24c>)
10009e82:	4b35      	ldr	r3, [pc, #212]	; (10009f58 <readSentralData+0x250>)
10009e84:	47c0      	blx	r8
10009e86:	47b8      	blx	r7
10009e88:	62f0      	str	r0, [r6, #44]	; 0x2c
	data_16 = (int16_t)((rawData[39] << 8) | rawData[38]);
10009e8a:	2327      	movs	r3, #39	; 0x27
10009e8c:	5ce0      	ldrb	r0, [r4, r3]
10009e8e:	0200      	lsls	r0, r0, #8
10009e90:	3b01      	subs	r3, #1
10009e92:	5ce3      	ldrb	r3, [r4, r3]
10009e94:	4318      	orrs	r0, r3
	destination[12] = (float)(data_16) / 16.4;	
10009e96:	b200      	sxth	r0, r0
10009e98:	47a8      	blx	r5
10009e9a:	47c8      	blx	r9
10009e9c:	4a2d      	ldr	r2, [pc, #180]	; (10009f54 <readSentralData+0x24c>)
10009e9e:	4b2e      	ldr	r3, [pc, #184]	; (10009f58 <readSentralData+0x250>)
10009ea0:	47c0      	blx	r8
10009ea2:	47b8      	blx	r7
10009ea4:	6330      	str	r0, [r6, #48]	; 0x30
	
	// Gyro time stamp
	data_u16 = (uint16_t)((rawData[41] << 8) | rawData[40]);
10009ea6:	2329      	movs	r3, #41	; 0x29
10009ea8:	5ce7      	ldrb	r7, [r4, r3]
10009eaa:	023f      	lsls	r7, r7, #8
10009eac:	3b01      	subs	r3, #1
10009eae:	5ce3      	ldrb	r3, [r4, r3]
10009eb0:	431f      	orrs	r7, r3
// 	if(data_u16 > previous_time)
// 		printf("%d\n\r", (data_u16-previous_time));
// 	else
// 		printf("%d\n\r", (65536 - previous_time + data_u16));	
	
	if(data_u16 > previous_time)
10009eb2:	4b2a      	ldr	r3, [pc, #168]	; (10009f5c <readSentralData+0x254>)
10009eb4:	881d      	ldrh	r5, [r3, #0]
10009eb6:	42af      	cmp	r7, r5
10009eb8:	d914      	bls.n	10009ee4 <readSentralData+0x1dc>
		destination[13] += (float)(data_u16 - previous_time) / 32000.0;
10009eba:	6b70      	ldr	r0, [r6, #52]	; 0x34
10009ebc:	47c8      	blx	r9
10009ebe:	9000      	str	r0, [sp, #0]
10009ec0:	9101      	str	r1, [sp, #4]
10009ec2:	1b78      	subs	r0, r7, r5
10009ec4:	4b1a      	ldr	r3, [pc, #104]	; (10009f30 <readSentralData+0x228>)
10009ec6:	4798      	blx	r3
10009ec8:	47c8      	blx	r9
10009eca:	2200      	movs	r2, #0
10009ecc:	4b24      	ldr	r3, [pc, #144]	; (10009f60 <readSentralData+0x258>)
10009ece:	47c0      	blx	r8
10009ed0:	1c02      	adds	r2, r0, #0
10009ed2:	1c0b      	adds	r3, r1, #0
10009ed4:	9800      	ldr	r0, [sp, #0]
10009ed6:	9901      	ldr	r1, [sp, #4]
10009ed8:	4c22      	ldr	r4, [pc, #136]	; (10009f64 <readSentralData+0x25c>)
10009eda:	47a0      	blx	r4
10009edc:	4b1b      	ldr	r3, [pc, #108]	; (10009f4c <readSentralData+0x244>)
10009ede:	4798      	blx	r3
10009ee0:	6370      	str	r0, [r6, #52]	; 0x34
10009ee2:	e019      	b.n	10009f18 <readSentralData+0x210>
	else
		destination[13] += (float)(65536 - previous_time + data_u16) / 32000.0;
10009ee4:	4c13      	ldr	r4, [pc, #76]	; (10009f34 <readSentralData+0x22c>)
10009ee6:	6b70      	ldr	r0, [r6, #52]	; 0x34
10009ee8:	47a0      	blx	r4
10009eea:	9000      	str	r0, [sp, #0]
10009eec:	9101      	str	r1, [sp, #4]
10009eee:	1b78      	subs	r0, r7, r5
10009ef0:	2380      	movs	r3, #128	; 0x80
10009ef2:	025b      	lsls	r3, r3, #9
10009ef4:	469c      	mov	ip, r3
10009ef6:	4460      	add	r0, ip
10009ef8:	4b0d      	ldr	r3, [pc, #52]	; (10009f30 <readSentralData+0x228>)
10009efa:	4798      	blx	r3
10009efc:	47a0      	blx	r4
10009efe:	2200      	movs	r2, #0
10009f00:	4b17      	ldr	r3, [pc, #92]	; (10009f60 <readSentralData+0x258>)
10009f02:	4c0f      	ldr	r4, [pc, #60]	; (10009f40 <readSentralData+0x238>)
10009f04:	47a0      	blx	r4
10009f06:	1c02      	adds	r2, r0, #0
10009f08:	1c0b      	adds	r3, r1, #0
10009f0a:	9800      	ldr	r0, [sp, #0]
10009f0c:	9901      	ldr	r1, [sp, #4]
10009f0e:	4c15      	ldr	r4, [pc, #84]	; (10009f64 <readSentralData+0x25c>)
10009f10:	47a0      	blx	r4
10009f12:	4b0e      	ldr	r3, [pc, #56]	; (10009f4c <readSentralData+0x244>)
10009f14:	4798      	blx	r3
10009f16:	6370      	str	r0, [r6, #52]	; 0x34
	
// 	gcvt(destination[13], 5, buffer);
// 	printf("%s\n\r", buffer);
	
	previous_time = data_u16;
10009f18:	4b10      	ldr	r3, [pc, #64]	; (10009f5c <readSentralData+0x254>)
10009f1a:	801f      	strh	r7, [r3, #0]
}
10009f1c:	b00e      	add	sp, #56	; 0x38
10009f1e:	bc1c      	pop	{r2, r3, r4}
10009f20:	4690      	mov	r8, r2
10009f22:	4699      	mov	r9, r3
10009f24:	46a2      	mov	sl, r4
10009f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009f28:	10008619 	.word	0x10008619
10009f2c:	1000dc65 	.word	0x1000dc65
10009f30:	1000be3d 	.word	0x1000be3d
10009f34:	1000d9c1 	.word	0x1000d9c1
10009f38:	1000cd99 	.word	0x1000cd99
10009f3c:	40240000 	.word	0x40240000
10009f40:	1000c51d 	.word	0x1000c51d
10009f44:	d2f1a9fc 	.word	0xd2f1a9fc
10009f48:	4040624d 	.word	0x4040624d
10009f4c:	1000da69 	.word	0x1000da69
10009f50:	1000b8dd 	.word	0x1000b8dd
10009f54:	66666666 	.word	0x66666666
10009f58:	40306666 	.word	0x40306666
10009f5c:	10010ba4 	.word	0x10010ba4
10009f60:	40df4000 	.word	0x40df4000
10009f64:	1000becd 	.word	0x1000becd

10009f68 <atan2>:
	aef[1] = quat[2];
	aef[2] = quat[3];
}

double atan2(double y, double x)
{
10009f68:	b5f0      	push	{r4, r5, r6, r7, lr}
10009f6a:	464f      	mov	r7, r9
10009f6c:	b480      	push	{r7}
10009f6e:	b082      	sub	sp, #8
10009f70:	9000      	str	r0, [sp, #0]
10009f72:	9101      	str	r1, [sp, #4]
10009f74:	1c16      	adds	r6, r2, #0
10009f76:	1c1f      	adds	r7, r3, #0
	if(x > 0){
10009f78:	1c10      	adds	r0, r2, #0
10009f7a:	1c19      	adds	r1, r3, #0
10009f7c:	2200      	movs	r2, #0
10009f7e:	2300      	movs	r3, #0
10009f80:	4c35      	ldr	r4, [pc, #212]	; (1000a058 <atan2+0xf0>)
10009f82:	47a0      	blx	r4
10009f84:	2800      	cmp	r0, #0
10009f86:	d008      	beq.n	10009f9a <atan2+0x32>
		return atan(y/x);
10009f88:	9800      	ldr	r0, [sp, #0]
10009f8a:	9901      	ldr	r1, [sp, #4]
10009f8c:	1c32      	adds	r2, r6, #0
10009f8e:	1c3b      	adds	r3, r7, #0
10009f90:	4c32      	ldr	r4, [pc, #200]	; (1000a05c <atan2+0xf4>)
10009f92:	47a0      	blx	r4
10009f94:	4b32      	ldr	r3, [pc, #200]	; (1000a060 <atan2+0xf8>)
10009f96:	4798      	blx	r3
10009f98:	e05a      	b.n	1000a050 <atan2+0xe8>
		}else if(x < 0 & y >= 0){
10009f9a:	1c30      	adds	r0, r6, #0
10009f9c:	1c39      	adds	r1, r7, #0
10009f9e:	2200      	movs	r2, #0
10009fa0:	2300      	movs	r3, #0
10009fa2:	4c30      	ldr	r4, [pc, #192]	; (1000a064 <atan2+0xfc>)
10009fa4:	47a0      	blx	r4
10009fa6:	1c04      	adds	r4, r0, #0
10009fa8:	1e60      	subs	r0, r4, #1
10009faa:	4184      	sbcs	r4, r0
10009fac:	2c00      	cmp	r4, #0
10009fae:	d014      	beq.n	10009fda <atan2+0x72>
10009fb0:	9800      	ldr	r0, [sp, #0]
10009fb2:	9901      	ldr	r1, [sp, #4]
10009fb4:	2200      	movs	r2, #0
10009fb6:	2300      	movs	r3, #0
10009fb8:	4d2b      	ldr	r5, [pc, #172]	; (1000a068 <atan2+0x100>)
10009fba:	47a8      	blx	r5
10009fbc:	2800      	cmp	r0, #0
10009fbe:	d00c      	beq.n	10009fda <atan2+0x72>
		return (atan(y/x)+(22/7));
10009fc0:	9800      	ldr	r0, [sp, #0]
10009fc2:	9901      	ldr	r1, [sp, #4]
10009fc4:	1c32      	adds	r2, r6, #0
10009fc6:	1c3b      	adds	r3, r7, #0
10009fc8:	4c24      	ldr	r4, [pc, #144]	; (1000a05c <atan2+0xf4>)
10009fca:	47a0      	blx	r4
10009fcc:	4b24      	ldr	r3, [pc, #144]	; (1000a060 <atan2+0xf8>)
10009fce:	4798      	blx	r3
10009fd0:	2200      	movs	r2, #0
10009fd2:	4b26      	ldr	r3, [pc, #152]	; (1000a06c <atan2+0x104>)
10009fd4:	4c26      	ldr	r4, [pc, #152]	; (1000a070 <atan2+0x108>)
10009fd6:	47a0      	blx	r4
10009fd8:	e03a      	b.n	1000a050 <atan2+0xe8>
		}else if(x <0 & y < 0){
10009fda:	9800      	ldr	r0, [sp, #0]
10009fdc:	9901      	ldr	r1, [sp, #4]
10009fde:	2200      	movs	r2, #0
10009fe0:	2300      	movs	r3, #0
10009fe2:	4d20      	ldr	r5, [pc, #128]	; (1000a064 <atan2+0xfc>)
10009fe4:	47a8      	blx	r5
10009fe6:	1c03      	adds	r3, r0, #0
10009fe8:	1e58      	subs	r0, r3, #1
10009fea:	4183      	sbcs	r3, r0
10009fec:	4699      	mov	r9, r3
10009fee:	2c00      	cmp	r4, #0
10009ff0:	d00e      	beq.n	1000a010 <atan2+0xa8>
10009ff2:	2b00      	cmp	r3, #0
10009ff4:	d00c      	beq.n	1000a010 <atan2+0xa8>
		return (atan(y/x)-(22/7));
10009ff6:	9800      	ldr	r0, [sp, #0]
10009ff8:	9901      	ldr	r1, [sp, #4]
10009ffa:	1c32      	adds	r2, r6, #0
10009ffc:	1c3b      	adds	r3, r7, #0
10009ffe:	4c17      	ldr	r4, [pc, #92]	; (1000a05c <atan2+0xf4>)
1000a000:	47a0      	blx	r4
1000a002:	4b17      	ldr	r3, [pc, #92]	; (1000a060 <atan2+0xf8>)
1000a004:	4798      	blx	r3
1000a006:	2200      	movs	r2, #0
1000a008:	4b18      	ldr	r3, [pc, #96]	; (1000a06c <atan2+0x104>)
1000a00a:	4c1a      	ldr	r4, [pc, #104]	; (1000a074 <atan2+0x10c>)
1000a00c:	47a0      	blx	r4
1000a00e:	e01f      	b.n	1000a050 <atan2+0xe8>
		}else if (x == 0 & y > 0){
1000a010:	1c30      	adds	r0, r6, #0
1000a012:	1c39      	adds	r1, r7, #0
1000a014:	2200      	movs	r2, #0
1000a016:	2300      	movs	r3, #0
1000a018:	4e17      	ldr	r6, [pc, #92]	; (1000a078 <atan2+0x110>)
1000a01a:	47b0      	blx	r6
1000a01c:	1c06      	adds	r6, r0, #0
1000a01e:	1e70      	subs	r0, r6, #1
1000a020:	4186      	sbcs	r6, r0
1000a022:	2e00      	cmp	r6, #0
1000a024:	d007      	beq.n	1000a036 <atan2+0xce>
1000a026:	9800      	ldr	r0, [sp, #0]
1000a028:	9901      	ldr	r1, [sp, #4]
1000a02a:	2200      	movs	r2, #0
1000a02c:	2300      	movs	r3, #0
1000a02e:	4c0a      	ldr	r4, [pc, #40]	; (1000a058 <atan2+0xf0>)
1000a030:	47a0      	blx	r4
1000a032:	2800      	cmp	r0, #0
1000a034:	d107      	bne.n	1000a046 <atan2+0xde>
		return (22/14);
		}else if(x == 0 & y < 0){
1000a036:	2e00      	cmp	r6, #0
1000a038:	d002      	beq.n	1000a040 <atan2+0xd8>
1000a03a:	464b      	mov	r3, r9
1000a03c:	2b00      	cmp	r3, #0
1000a03e:	d105      	bne.n	1000a04c <atan2+0xe4>
		return (-(22/14));
	}else
	return 0.0;
1000a040:	2000      	movs	r0, #0
1000a042:	2100      	movs	r1, #0
1000a044:	e004      	b.n	1000a050 <atan2+0xe8>
		}else if(x < 0 & y >= 0){
		return (atan(y/x)+(22/7));
		}else if(x <0 & y < 0){
		return (atan(y/x)-(22/7));
		}else if (x == 0 & y > 0){
		return (22/14);
1000a046:	2000      	movs	r0, #0
1000a048:	490c      	ldr	r1, [pc, #48]	; (1000a07c <atan2+0x114>)
1000a04a:	e001      	b.n	1000a050 <atan2+0xe8>
		}else if(x == 0 & y < 0){
		return (-(22/14));
1000a04c:	2000      	movs	r0, #0
1000a04e:	490c      	ldr	r1, [pc, #48]	; (1000a080 <atan2+0x118>)
	}else
	return 0.0;
}
1000a050:	b002      	add	sp, #8
1000a052:	bc04      	pop	{r2}
1000a054:	4691      	mov	r9, r2
1000a056:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a058:	1000b34d 	.word	0x1000b34d
1000a05c:	1000c51d 	.word	0x1000c51d
1000a060:	1000a6f9 	.word	0x1000a6f9
1000a064:	1000b325 	.word	0x1000b325
1000a068:	1000b361 	.word	0x1000b361
1000a06c:	40080000 	.word	0x40080000
1000a070:	1000becd 	.word	0x1000becd
1000a074:	1000d2cd 	.word	0x1000d2cd
1000a078:	1000b319 	.word	0x1000b319
1000a07c:	3ff00000 	.word	0x3ff00000
1000a080:	bff00000 	.word	0xbff00000

1000a084 <main>:
double gyroXangle, gyroYangle, gyroZangle; // Angle calculate using the gyro only
double compAngleX, compAngleY, compAngleZ; // Calculated angle using a complementary filter
double kalAngleX, kalAngleY, kalAngleZ; // Calculated angle using a Kalman filter

int main(void)
{
1000a084:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a086:	465f      	mov	r7, fp
1000a088:	4656      	mov	r6, sl
1000a08a:	464d      	mov	r5, r9
1000a08c:	4644      	mov	r4, r8
1000a08e:	b4f0      	push	{r4, r5, r6, r7}
1000a090:	b095      	sub	sp, #84	; 0x54
	system_clock_config(CLOCK_RESOURCE_XO_26_MHZ, CLOCK_FREQ_26_MHZ);
1000a092:	2000      	movs	r0, #0
1000a094:	2100      	movs	r1, #0
1000a096:	4bf3      	ldr	r3, [pc, #972]	; (1000a464 <main+0x3e0>)
1000a098:	4798      	blx	r3
}

static void configure_gpio_pins(void)
{
	struct gpio_config config_gpio_pin;
	gpio_get_config_defaults(&config_gpio_pin);
1000a09a:	a80a      	add	r0, sp, #40	; 0x28
1000a09c:	4bf2      	ldr	r3, [pc, #968]	; (1000a468 <main+0x3e4>)
1000a09e:	4798      	blx	r3
	config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000a0a0:	2301      	movs	r3, #1
1000a0a2:	aa0a      	add	r2, sp, #40	; 0x28
1000a0a4:	7013      	strb	r3, [r2, #0]
	gpio_pin_set_config(LED_0_PIN, &config_gpio_pin);
1000a0a6:	2016      	movs	r0, #22
1000a0a8:	1c11      	adds	r1, r2, #0
1000a0aa:	4bf0      	ldr	r3, [pc, #960]	; (1000a46c <main+0x3e8>)
1000a0ac:	4798      	blx	r3

static void configure_uart(void)
{
	struct uart_config config_uart;

	uart_get_config_defaults(&config_uart);
1000a0ae:	a80a      	add	r0, sp, #40	; 0x28
1000a0b0:	4bef      	ldr	r3, [pc, #956]	; (1000a470 <main+0x3ec>)
1000a0b2:	4798      	blx	r3

	config_uart.baud_rate = 115200;
1000a0b4:	23e1      	movs	r3, #225	; 0xe1
1000a0b6:	025b      	lsls	r3, r3, #9
1000a0b8:	930a      	str	r3, [sp, #40]	; 0x28
	config_uart.pin_number_pad[0] = EDBG_CDC_SERCOM_PIN_PAD0;
1000a0ba:	2302      	movs	r3, #2
1000a0bc:	930c      	str	r3, [sp, #48]	; 0x30
	config_uart.pin_number_pad[1] = EDBG_CDC_SERCOM_PIN_PAD1;
1000a0be:	2203      	movs	r2, #3
1000a0c0:	920d      	str	r2, [sp, #52]	; 0x34
	config_uart.pin_number_pad[2] = EDBG_CDC_SERCOM_PIN_PAD2;
1000a0c2:	3201      	adds	r2, #1
1000a0c4:	920e      	str	r2, [sp, #56]	; 0x38
	config_uart.pin_number_pad[3] = EDBG_CDC_SERCOM_PIN_PAD3;
1000a0c6:	3201      	adds	r2, #1
1000a0c8:	920f      	str	r2, [sp, #60]	; 0x3c
	
	config_uart.pinmux_sel_pad[0] = EDBG_CDC_SERCOM_MUX_PAD0;
1000a0ca:	9310      	str	r3, [sp, #64]	; 0x40
	config_uart.pinmux_sel_pad[1] = EDBG_CDC_SERCOM_MUX_PAD1;
1000a0cc:	9311      	str	r3, [sp, #68]	; 0x44
	config_uart.pinmux_sel_pad[2] = EDBG_CDC_SERCOM_MUX_PAD2;
1000a0ce:	9312      	str	r3, [sp, #72]	; 0x48
	config_uart.pinmux_sel_pad[3] = EDBG_CDC_SERCOM_MUX_PAD3;
1000a0d0:	9313      	str	r3, [sp, #76]	; 0x4c

	while (uart_init(&uart_instance,
1000a0d2:	4ee8      	ldr	r6, [pc, #928]	; (1000a474 <main+0x3f0>)
1000a0d4:	4de8      	ldr	r5, [pc, #928]	; (1000a478 <main+0x3f4>)
1000a0d6:	4ce9      	ldr	r4, [pc, #932]	; (1000a47c <main+0x3f8>)
1000a0d8:	1c30      	adds	r0, r6, #0
1000a0da:	1c29      	adds	r1, r5, #0
1000a0dc:	aa0a      	add	r2, sp, #40	; 0x28
1000a0de:	47a0      	blx	r4
1000a0e0:	2800      	cmp	r0, #0
1000a0e2:	d1f9      	bne.n	1000a0d8 <main+0x54>
static inline void stdio_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	stdio_base = (void *)module;
1000a0e4:	48e3      	ldr	r0, [pc, #908]	; (1000a474 <main+0x3f0>)
1000a0e6:	4be6      	ldr	r3, [pc, #920]	; (1000a480 <main+0x3fc>)
1000a0e8:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
1000a0ea:	4ae6      	ldr	r2, [pc, #920]	; (1000a484 <main+0x400>)
1000a0ec:	4be6      	ldr	r3, [pc, #920]	; (1000a488 <main+0x404>)
1000a0ee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
1000a0f0:	4ae6      	ldr	r2, [pc, #920]	; (1000a48c <main+0x408>)
1000a0f2:	4be7      	ldr	r3, [pc, #924]	; (1000a490 <main+0x40c>)
1000a0f4:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	if (uart_init(module, hw, config) == STATUS_OK) {
1000a0f6:	49e0      	ldr	r1, [pc, #896]	; (1000a478 <main+0x3f4>)
1000a0f8:	aa0a      	add	r2, sp, #40	; 0x28
1000a0fa:	4be0      	ldr	r3, [pc, #896]	; (1000a47c <main+0x3f8>)
1000a0fc:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
1000a0fe:	4de5      	ldr	r5, [pc, #916]	; (1000a494 <main+0x410>)
1000a100:	682b      	ldr	r3, [r5, #0]
1000a102:	6898      	ldr	r0, [r3, #8]
1000a104:	2100      	movs	r1, #0
1000a106:	4ce4      	ldr	r4, [pc, #912]	; (1000a498 <main+0x414>)
1000a108:	47a0      	blx	r4
	setbuf(stdin, NULL);
1000a10a:	682b      	ldr	r3, [r5, #0]
1000a10c:	6858      	ldr	r0, [r3, #4]
1000a10e:	2100      	movs	r1, #0
1000a110:	47a0      	blx	r4
}

static void configure_timer(void)
{
	struct timer_config config_timer;
	timer_get_config_defaults(&config_timer);
1000a112:	a80a      	add	r0, sp, #40	; 0x28
1000a114:	4be1      	ldr	r3, [pc, #900]	; (1000a49c <main+0x418>)
1000a116:	4798      	blx	r3
	config_timer.reload_value = CONF_TIMER_RELOAD_VALUE;
1000a118:	4be1      	ldr	r3, [pc, #900]	; (1000a4a0 <main+0x41c>)
1000a11a:	930a      	str	r3, [sp, #40]	; 0x28
	timer_init(&config_timer);
1000a11c:	a80a      	add	r0, sp, #40	; 0x28
1000a11e:	4be1      	ldr	r3, [pc, #900]	; (1000a4a4 <main+0x420>)
1000a120:	4798      	blx	r3
	timer_enable();
1000a122:	4be1      	ldr	r3, [pc, #900]	; (1000a4a8 <main+0x424>)
1000a124:	4798      	blx	r3
}

static void configure_timer_callback(void)
{
	timer_register_callback(timer_callback);
1000a126:	48e1      	ldr	r0, [pc, #900]	; (1000a4ac <main+0x428>)
1000a128:	4be1      	ldr	r3, [pc, #900]	; (1000a4b0 <main+0x42c>)
1000a12a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000a12c:	2280      	movs	r2, #128	; 0x80
1000a12e:	04d2      	lsls	r2, r2, #19
1000a130:	4be0      	ldr	r3, [pc, #896]	; (1000a4b4 <main+0x430>)
1000a132:	601a      	str	r2, [r3, #0]
	
	configure_timer();
	
	configure_timer_callback();
	
	i2c_init_sentral();
1000a134:	4be0      	ldr	r3, [pc, #896]	; (1000a4b8 <main+0x434>)
1000a136:	4798      	blx	r3
	
	init_sentral();
1000a138:	4be0      	ldr	r3, [pc, #896]	; (1000a4bc <main+0x438>)
1000a13a:	4798      	blx	r3
	
	readSentralData(data);
1000a13c:	4de0      	ldr	r5, [pc, #896]	; (1000a4c0 <main+0x43c>)
1000a13e:	1c28      	adds	r0, r5, #0
1000a140:	4be0      	ldr	r3, [pc, #896]	; (1000a4c4 <main+0x440>)
1000a142:	4798      	blx	r3
	heading = atan2((data[0]*data[0] - data[1] * data[1] -data[2] * data[2] + data[3] * data[3]) , (2 * (data[0] * data[1] + data[2] * data[3]))) * 57.32;
1000a144:	682b      	ldr	r3, [r5, #0]
1000a146:	686a      	ldr	r2, [r5, #4]
1000a148:	1c17      	adds	r7, r2, #0
1000a14a:	68aa      	ldr	r2, [r5, #8]
1000a14c:	9200      	str	r2, [sp, #0]
1000a14e:	68e8      	ldr	r0, [r5, #12]
1000a150:	9002      	str	r0, [sp, #8]
1000a152:	4cdd      	ldr	r4, [pc, #884]	; (1000a4c8 <main+0x444>)
1000a154:	1c18      	adds	r0, r3, #0
1000a156:	9304      	str	r3, [sp, #16]
1000a158:	1c19      	adds	r1, r3, #0
1000a15a:	47a0      	blx	r4
1000a15c:	1c06      	adds	r6, r0, #0
1000a15e:	1c38      	adds	r0, r7, #0
1000a160:	1c39      	adds	r1, r7, #0
1000a162:	47a0      	blx	r4
1000a164:	1c01      	adds	r1, r0, #0
1000a166:	1c30      	adds	r0, r6, #0
1000a168:	4bd8      	ldr	r3, [pc, #864]	; (1000a4cc <main+0x448>)
1000a16a:	4798      	blx	r3
1000a16c:	1c06      	adds	r6, r0, #0
1000a16e:	9900      	ldr	r1, [sp, #0]
1000a170:	1c08      	adds	r0, r1, #0
1000a172:	47a0      	blx	r4
1000a174:	1c01      	adds	r1, r0, #0
1000a176:	1c30      	adds	r0, r6, #0
1000a178:	4bd4      	ldr	r3, [pc, #848]	; (1000a4cc <main+0x448>)
1000a17a:	4798      	blx	r3
1000a17c:	1c06      	adds	r6, r0, #0
1000a17e:	9902      	ldr	r1, [sp, #8]
1000a180:	1c08      	adds	r0, r1, #0
1000a182:	47a0      	blx	r4
1000a184:	1c01      	adds	r1, r0, #0
1000a186:	48d2      	ldr	r0, [pc, #840]	; (1000a4d0 <main+0x44c>)
1000a188:	4682      	mov	sl, r0
1000a18a:	1c30      	adds	r0, r6, #0
1000a18c:	47d0      	blx	sl
1000a18e:	4ed1      	ldr	r6, [pc, #836]	; (1000a4d4 <main+0x450>)
1000a190:	47b0      	blx	r6
1000a192:	9008      	str	r0, [sp, #32]
1000a194:	9109      	str	r1, [sp, #36]	; 0x24
1000a196:	9804      	ldr	r0, [sp, #16]
1000a198:	9706      	str	r7, [sp, #24]
1000a19a:	1c39      	adds	r1, r7, #0
1000a19c:	47a0      	blx	r4
1000a19e:	1c07      	adds	r7, r0, #0
1000a1a0:	9800      	ldr	r0, [sp, #0]
1000a1a2:	9902      	ldr	r1, [sp, #8]
1000a1a4:	47a0      	blx	r4
1000a1a6:	1c01      	adds	r1, r0, #0
1000a1a8:	1c38      	adds	r0, r7, #0
1000a1aa:	47d0      	blx	sl
1000a1ac:	1c01      	adds	r1, r0, #0
1000a1ae:	47d0      	blx	sl
1000a1b0:	47b0      	blx	r6
1000a1b2:	1c02      	adds	r2, r0, #0
1000a1b4:	1c0b      	adds	r3, r1, #0
1000a1b6:	9808      	ldr	r0, [sp, #32]
1000a1b8:	9909      	ldr	r1, [sp, #36]	; 0x24
1000a1ba:	4fc7      	ldr	r7, [pc, #796]	; (1000a4d8 <main+0x454>)
1000a1bc:	46bb      	mov	fp, r7
1000a1be:	47b8      	blx	r7
1000a1c0:	4fc6      	ldr	r7, [pc, #792]	; (1000a4dc <main+0x458>)
1000a1c2:	46b9      	mov	r9, r7
1000a1c4:	4ac6      	ldr	r2, [pc, #792]	; (1000a4e0 <main+0x45c>)
1000a1c6:	4bc7      	ldr	r3, [pc, #796]	; (1000a4e4 <main+0x460>)
1000a1c8:	47b8      	blx	r7
1000a1ca:	4fc7      	ldr	r7, [pc, #796]	; (1000a4e8 <main+0x464>)
1000a1cc:	47b8      	blx	r7
1000a1ce:	4bc7      	ldr	r3, [pc, #796]	; (1000a4ec <main+0x468>)
1000a1d0:	6018      	str	r0, [r3, #0]
	pitch = asin((-2) * (data[0] * data[2] - data[1] * data[3])) * 57.32;
1000a1d2:	9804      	ldr	r0, [sp, #16]
1000a1d4:	9900      	ldr	r1, [sp, #0]
1000a1d6:	47a0      	blx	r4
1000a1d8:	1c07      	adds	r7, r0, #0
1000a1da:	9806      	ldr	r0, [sp, #24]
1000a1dc:	9902      	ldr	r1, [sp, #8]
1000a1de:	47a0      	blx	r4
1000a1e0:	1c01      	adds	r1, r0, #0
1000a1e2:	1c38      	adds	r0, r7, #0
1000a1e4:	4bb9      	ldr	r3, [pc, #740]	; (1000a4cc <main+0x448>)
1000a1e6:	4798      	blx	r3
1000a1e8:	21c0      	movs	r1, #192	; 0xc0
1000a1ea:	0609      	lsls	r1, r1, #24
1000a1ec:	47a0      	blx	r4
1000a1ee:	47b0      	blx	r6
1000a1f0:	4bbf      	ldr	r3, [pc, #764]	; (1000a4f0 <main+0x46c>)
1000a1f2:	4798      	blx	r3
1000a1f4:	4aba      	ldr	r2, [pc, #744]	; (1000a4e0 <main+0x45c>)
1000a1f6:	4bbb      	ldr	r3, [pc, #748]	; (1000a4e4 <main+0x460>)
1000a1f8:	47c8      	blx	r9
1000a1fa:	4bbb      	ldr	r3, [pc, #748]	; (1000a4e8 <main+0x464>)
1000a1fc:	4798      	blx	r3
1000a1fe:	4bbd      	ldr	r3, [pc, #756]	; (1000a4f4 <main+0x470>)
1000a200:	6018      	str	r0, [r3, #0]
	roll = atan2((- data[0] * data[0] - data[1] * data[1] + data[2] * data[2] + data[3] * data[3]) , (2 * (data[0] * data[3] + data[1] * data[2]))) * 57.32;
1000a202:	682b      	ldr	r3, [r5, #0]
1000a204:	4698      	mov	r8, r3
1000a206:	686b      	ldr	r3, [r5, #4]
1000a208:	9300      	str	r3, [sp, #0]
1000a20a:	68aa      	ldr	r2, [r5, #8]
1000a20c:	9202      	str	r2, [sp, #8]
1000a20e:	68ed      	ldr	r5, [r5, #12]
1000a210:	2180      	movs	r1, #128	; 0x80
1000a212:	0609      	lsls	r1, r1, #24
1000a214:	4441      	add	r1, r8
1000a216:	4640      	mov	r0, r8
1000a218:	47a0      	blx	r4
1000a21a:	1c07      	adds	r7, r0, #0
1000a21c:	9b00      	ldr	r3, [sp, #0]
1000a21e:	1c18      	adds	r0, r3, #0
1000a220:	1c19      	adds	r1, r3, #0
1000a222:	47a0      	blx	r4
1000a224:	1c01      	adds	r1, r0, #0
1000a226:	1c38      	adds	r0, r7, #0
1000a228:	4ba8      	ldr	r3, [pc, #672]	; (1000a4cc <main+0x448>)
1000a22a:	4798      	blx	r3
1000a22c:	1c07      	adds	r7, r0, #0
1000a22e:	9a02      	ldr	r2, [sp, #8]
1000a230:	1c10      	adds	r0, r2, #0
1000a232:	1c11      	adds	r1, r2, #0
1000a234:	47a0      	blx	r4
1000a236:	1c01      	adds	r1, r0, #0
1000a238:	1c38      	adds	r0, r7, #0
1000a23a:	47d0      	blx	sl
1000a23c:	1c07      	adds	r7, r0, #0
1000a23e:	1c28      	adds	r0, r5, #0
1000a240:	1c29      	adds	r1, r5, #0
1000a242:	47a0      	blx	r4
1000a244:	1c01      	adds	r1, r0, #0
1000a246:	1c38      	adds	r0, r7, #0
1000a248:	47d0      	blx	sl
1000a24a:	47b0      	blx	r6
1000a24c:	9004      	str	r0, [sp, #16]
1000a24e:	9105      	str	r1, [sp, #20]
1000a250:	4640      	mov	r0, r8
1000a252:	1c29      	adds	r1, r5, #0
1000a254:	47a0      	blx	r4
1000a256:	1c05      	adds	r5, r0, #0
1000a258:	9800      	ldr	r0, [sp, #0]
1000a25a:	9902      	ldr	r1, [sp, #8]
1000a25c:	47a0      	blx	r4
1000a25e:	1c01      	adds	r1, r0, #0
1000a260:	1c28      	adds	r0, r5, #0
1000a262:	47d0      	blx	sl
1000a264:	1c01      	adds	r1, r0, #0
1000a266:	47d0      	blx	sl
1000a268:	47b0      	blx	r6
1000a26a:	1c02      	adds	r2, r0, #0
1000a26c:	1c0b      	adds	r3, r1, #0
1000a26e:	9804      	ldr	r0, [sp, #16]
1000a270:	9905      	ldr	r1, [sp, #20]
1000a272:	47d8      	blx	fp
1000a274:	4a9a      	ldr	r2, [pc, #616]	; (1000a4e0 <main+0x45c>)
1000a276:	4b9b      	ldr	r3, [pc, #620]	; (1000a4e4 <main+0x460>)
1000a278:	47c8      	blx	r9
1000a27a:	4b9b      	ldr	r3, [pc, #620]	; (1000a4e8 <main+0x464>)
1000a27c:	4798      	blx	r3
1000a27e:	4c9e      	ldr	r4, [pc, #632]	; (1000a4f8 <main+0x474>)
1000a280:	6020      	str	r0, [r4, #0]
	
	
	setAngle(roll);
1000a282:	47b0      	blx	r6
1000a284:	4b9d      	ldr	r3, [pc, #628]	; (1000a4fc <main+0x478>)
1000a286:	4798      	blx	r3
	gyroXangle = roll;
1000a288:	6820      	ldr	r0, [r4, #0]
1000a28a:	47b0      	blx	r6
1000a28c:	4b9c      	ldr	r3, [pc, #624]	; (1000a500 <main+0x47c>)
1000a28e:	6018      	str	r0, [r3, #0]
1000a290:	6059      	str	r1, [r3, #4]
	compAngleX = roll;
1000a292:	4b9c      	ldr	r3, [pc, #624]	; (1000a504 <main+0x480>)
1000a294:	6018      	str	r0, [r3, #0]
1000a296:	6059      	str	r1, [r3, #4]
	
	while (true)
	{
		if(task_1 > 100)
1000a298:	4c9b      	ldr	r4, [pc, #620]	; (1000a508 <main+0x484>)
		{
			gpio_pin_toggle_output_level(LED_0_PIN);
1000a29a:	4d9c      	ldr	r5, [pc, #624]	; (1000a50c <main+0x488>)
			task_1 = 0;
1000a29c:	1c26      	adds	r6, r4, #0
	gyroXangle = roll;
	compAngleX = roll;
	
	while (true)
	{
		if(task_1 > 100)
1000a29e:	6823      	ldr	r3, [r4, #0]
1000a2a0:	2b64      	cmp	r3, #100	; 0x64
1000a2a2:	d903      	bls.n	1000a2ac <main+0x228>
		{
			gpio_pin_toggle_output_level(LED_0_PIN);
1000a2a4:	2016      	movs	r0, #22
1000a2a6:	47a8      	blx	r5
			task_1 = 0;
1000a2a8:	2300      	movs	r3, #0
1000a2aa:	6033      	str	r3, [r6, #0]
		}
		if(task_2 > 100)
1000a2ac:	4b98      	ldr	r3, [pc, #608]	; (1000a510 <main+0x48c>)
1000a2ae:	681b      	ldr	r3, [r3, #0]
1000a2b0:	2b64      	cmp	r3, #100	; 0x64
1000a2b2:	d9f4      	bls.n	1000a29e <main+0x21a>
		{
			readSentralData(data);
1000a2b4:	4c82      	ldr	r4, [pc, #520]	; (1000a4c0 <main+0x43c>)
1000a2b6:	1c20      	adds	r0, r4, #0
1000a2b8:	4b82      	ldr	r3, [pc, #520]	; (1000a4c4 <main+0x440>)
1000a2ba:	4798      	blx	r3
			
			accX = data[7];
1000a2bc:	69e0      	ldr	r0, [r4, #28]
1000a2be:	4b85      	ldr	r3, [pc, #532]	; (1000a4d4 <main+0x450>)
1000a2c0:	4798      	blx	r3
1000a2c2:	1c0f      	adds	r7, r1, #0
1000a2c4:	9006      	str	r0, [sp, #24]
1000a2c6:	1c02      	adds	r2, r0, #0
1000a2c8:	1c0b      	adds	r3, r1, #0
1000a2ca:	4992      	ldr	r1, [pc, #584]	; (1000a514 <main+0x490>)
1000a2cc:	600a      	str	r2, [r1, #0]
1000a2ce:	604b      	str	r3, [r1, #4]
			accY = data[8];
1000a2d0:	6a20      	ldr	r0, [r4, #32]
1000a2d2:	4b80      	ldr	r3, [pc, #512]	; (1000a4d4 <main+0x450>)
1000a2d4:	4798      	blx	r3
1000a2d6:	1c05      	adds	r5, r0, #0
1000a2d8:	1c0e      	adds	r6, r1, #0
1000a2da:	4b8f      	ldr	r3, [pc, #572]	; (1000a518 <main+0x494>)
1000a2dc:	1c01      	adds	r1, r0, #0
1000a2de:	1c32      	adds	r2, r6, #0
1000a2e0:	6019      	str	r1, [r3, #0]
1000a2e2:	605a      	str	r2, [r3, #4]
			accZ = data[9];
1000a2e4:	6a60      	ldr	r0, [r4, #36]	; 0x24
1000a2e6:	4b7b      	ldr	r3, [pc, #492]	; (1000a4d4 <main+0x450>)
1000a2e8:	4798      	blx	r3
1000a2ea:	4b8c      	ldr	r3, [pc, #560]	; (1000a51c <main+0x498>)
1000a2ec:	9000      	str	r0, [sp, #0]
1000a2ee:	9101      	str	r1, [sp, #4]
1000a2f0:	1c0a      	adds	r2, r1, #0
1000a2f2:	1c01      	adds	r1, r0, #0
1000a2f4:	6019      	str	r1, [r3, #0]
1000a2f6:	605a      	str	r2, [r3, #4]
			gyroX = data[10];
1000a2f8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
1000a2fa:	4b76      	ldr	r3, [pc, #472]	; (1000a4d4 <main+0x450>)
1000a2fc:	4798      	blx	r3
1000a2fe:	4b88      	ldr	r3, [pc, #544]	; (1000a520 <main+0x49c>)
1000a300:	6018      	str	r0, [r3, #0]
1000a302:	6059      	str	r1, [r3, #4]
			gyroY = data[11];
1000a304:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1000a306:	4b73      	ldr	r3, [pc, #460]	; (1000a4d4 <main+0x450>)
1000a308:	4798      	blx	r3
1000a30a:	4b86      	ldr	r3, [pc, #536]	; (1000a524 <main+0x4a0>)
1000a30c:	6018      	str	r0, [r3, #0]
1000a30e:	6059      	str	r1, [r3, #4]
			gyroZ = data[12];
1000a310:	6b20      	ldr	r0, [r4, #48]	; 0x30
1000a312:	4b70      	ldr	r3, [pc, #448]	; (1000a4d4 <main+0x450>)
1000a314:	4798      	blx	r3
1000a316:	4b84      	ldr	r3, [pc, #528]	; (1000a528 <main+0x4a4>)
1000a318:	6018      	str	r0, [r3, #0]
1000a31a:	6059      	str	r1, [r3, #4]
			dt = data[13];
			dt = 0.1;
1000a31c:	4b83      	ldr	r3, [pc, #524]	; (1000a52c <main+0x4a8>)
1000a31e:	4699      	mov	r9, r3
1000a320:	4a83      	ldr	r2, [pc, #524]	; (1000a530 <main+0x4ac>)
1000a322:	4b84      	ldr	r3, [pc, #528]	; (1000a534 <main+0x4b0>)
1000a324:	464c      	mov	r4, r9
1000a326:	6022      	str	r2, [r4, #0]
1000a328:	6063      	str	r3, [r4, #4]
				
			roll  = atan2(accY, accZ) * 57.32;
1000a32a:	9502      	str	r5, [sp, #8]
1000a32c:	9603      	str	r6, [sp, #12]
1000a32e:	1c28      	adds	r0, r5, #0
1000a330:	1c31      	adds	r1, r6, #0
1000a332:	9a00      	ldr	r2, [sp, #0]
1000a334:	9b01      	ldr	r3, [sp, #4]
1000a336:	4c68      	ldr	r4, [pc, #416]	; (1000a4d8 <main+0x454>)
1000a338:	47a0      	blx	r4
1000a33a:	4b6f      	ldr	r3, [pc, #444]	; (1000a4f8 <main+0x474>)
1000a33c:	4698      	mov	r8, r3
1000a33e:	4c67      	ldr	r4, [pc, #412]	; (1000a4dc <main+0x458>)
1000a340:	4a67      	ldr	r2, [pc, #412]	; (1000a4e0 <main+0x45c>)
1000a342:	4b68      	ldr	r3, [pc, #416]	; (1000a4e4 <main+0x460>)
1000a344:	47a0      	blx	r4
1000a346:	4e68      	ldr	r6, [pc, #416]	; (1000a4e8 <main+0x464>)
1000a348:	47b0      	blx	r6
1000a34a:	4643      	mov	r3, r8
1000a34c:	6018      	str	r0, [r3, #0]
			pitch = atan(-accX / sqrt(accY * accY + accZ * accZ)) * 57.32;
1000a34e:	9a02      	ldr	r2, [sp, #8]
1000a350:	9b03      	ldr	r3, [sp, #12]
1000a352:	1c10      	adds	r0, r2, #0
1000a354:	1c19      	adds	r1, r3, #0
1000a356:	47a0      	blx	r4
1000a358:	9004      	str	r0, [sp, #16]
1000a35a:	9105      	str	r1, [sp, #20]
1000a35c:	4d76      	ldr	r5, [pc, #472]	; (1000a538 <main+0x4b4>)
1000a35e:	9a02      	ldr	r2, [sp, #8]
1000a360:	9b03      	ldr	r3, [sp, #12]
1000a362:	1c10      	adds	r0, r2, #0
1000a364:	1c19      	adds	r1, r3, #0
1000a366:	47a0      	blx	r4
1000a368:	9002      	str	r0, [sp, #8]
1000a36a:	9103      	str	r1, [sp, #12]
1000a36c:	9a00      	ldr	r2, [sp, #0]
1000a36e:	9b01      	ldr	r3, [sp, #4]
1000a370:	1c10      	adds	r0, r2, #0
1000a372:	1c19      	adds	r1, r3, #0
1000a374:	47a0      	blx	r4
1000a376:	1c02      	adds	r2, r0, #0
1000a378:	1c0b      	adds	r3, r1, #0
1000a37a:	9802      	ldr	r0, [sp, #8]
1000a37c:	9903      	ldr	r1, [sp, #12]
1000a37e:	47a8      	blx	r5
1000a380:	4b6e      	ldr	r3, [pc, #440]	; (1000a53c <main+0x4b8>)
1000a382:	4798      	blx	r3
1000a384:	1c02      	adds	r2, r0, #0
1000a386:	1c0b      	adds	r3, r1, #0
1000a388:	9806      	ldr	r0, [sp, #24]
1000a38a:	46ba      	mov	sl, r7
1000a38c:	2780      	movs	r7, #128	; 0x80
1000a38e:	063f      	lsls	r7, r7, #24
1000a390:	46bc      	mov	ip, r7
1000a392:	44e2      	add	sl, ip
1000a394:	4651      	mov	r1, sl
1000a396:	4f6a      	ldr	r7, [pc, #424]	; (1000a540 <main+0x4bc>)
1000a398:	47b8      	blx	r7
1000a39a:	4b6a      	ldr	r3, [pc, #424]	; (1000a544 <main+0x4c0>)
1000a39c:	4798      	blx	r3
1000a39e:	4b55      	ldr	r3, [pc, #340]	; (1000a4f4 <main+0x470>)
1000a3a0:	469b      	mov	fp, r3
1000a3a2:	4a4f      	ldr	r2, [pc, #316]	; (1000a4e0 <main+0x45c>)
1000a3a4:	4b4f      	ldr	r3, [pc, #316]	; (1000a4e4 <main+0x460>)
1000a3a6:	47a0      	blx	r4
1000a3a8:	47b0      	blx	r6
1000a3aa:	465b      	mov	r3, fp
1000a3ac:	6018      	str	r0, [r3, #0]
			heading = 0;
1000a3ae:	4b4f      	ldr	r3, [pc, #316]	; (1000a4ec <main+0x468>)
1000a3b0:	469a      	mov	sl, r3
1000a3b2:	2300      	movs	r3, #0
1000a3b4:	4652      	mov	r2, sl
1000a3b6:	6013      	str	r3, [r2, #0]
// 				compAngleX = roll;
// 				kalAngleX = roll;
// 				gyroXangle = roll;
// 			}
// 			else
				kalAngleX = kalmanFilterX(roll, gyroX, dt); // Calculate the angle using a Kalman filter
1000a3b8:	4643      	mov	r3, r8
1000a3ba:	681b      	ldr	r3, [r3, #0]
1000a3bc:	1c1f      	adds	r7, r3, #0
1000a3be:	4b58      	ldr	r3, [pc, #352]	; (1000a520 <main+0x49c>)
1000a3c0:	6818      	ldr	r0, [r3, #0]
1000a3c2:	6859      	ldr	r1, [r3, #4]
1000a3c4:	47b0      	blx	r6
1000a3c6:	9000      	str	r0, [sp, #0]
1000a3c8:	464b      	mov	r3, r9
1000a3ca:	6818      	ldr	r0, [r3, #0]
1000a3cc:	6859      	ldr	r1, [r3, #4]
1000a3ce:	47b0      	blx	r6
1000a3d0:	1c02      	adds	r2, r0, #0
1000a3d2:	1c38      	adds	r0, r7, #0
1000a3d4:	9900      	ldr	r1, [sp, #0]
1000a3d6:	4b5c      	ldr	r3, [pc, #368]	; (1000a548 <main+0x4c4>)
1000a3d8:	4798      	blx	r3
1000a3da:	4b3e      	ldr	r3, [pc, #248]	; (1000a4d4 <main+0x450>)
1000a3dc:	4798      	blx	r3
1000a3de:	4b5b      	ldr	r3, [pc, #364]	; (1000a54c <main+0x4c8>)
1000a3e0:	6018      	str	r0, [r3, #0]
1000a3e2:	6059      	str	r1, [r3, #4]
				kalAngleY = kalmanFilterY(pitch, gyroY, dt);
1000a3e4:	465b      	mov	r3, fp
1000a3e6:	681b      	ldr	r3, [r3, #0]
1000a3e8:	1c1f      	adds	r7, r3, #0
1000a3ea:	4b4e      	ldr	r3, [pc, #312]	; (1000a524 <main+0x4a0>)
1000a3ec:	6818      	ldr	r0, [r3, #0]
1000a3ee:	6859      	ldr	r1, [r3, #4]
1000a3f0:	47b0      	blx	r6
1000a3f2:	9000      	str	r0, [sp, #0]
1000a3f4:	464b      	mov	r3, r9
1000a3f6:	6818      	ldr	r0, [r3, #0]
1000a3f8:	6859      	ldr	r1, [r3, #4]
1000a3fa:	47b0      	blx	r6
1000a3fc:	1c02      	adds	r2, r0, #0
1000a3fe:	1c38      	adds	r0, r7, #0
1000a400:	9900      	ldr	r1, [sp, #0]
1000a402:	4b53      	ldr	r3, [pc, #332]	; (1000a550 <main+0x4cc>)
1000a404:	4798      	blx	r3
1000a406:	4b33      	ldr	r3, [pc, #204]	; (1000a4d4 <main+0x450>)
1000a408:	4798      	blx	r3
1000a40a:	4b52      	ldr	r3, [pc, #328]	; (1000a554 <main+0x4d0>)
1000a40c:	6018      	str	r0, [r3, #0]
1000a40e:	6059      	str	r1, [r3, #4]
				kalAngleZ = kalmanFilterZ(heading, gyroZ, dt);
1000a410:	4653      	mov	r3, sl
1000a412:	681b      	ldr	r3, [r3, #0]
1000a414:	1c1f      	adds	r7, r3, #0
1000a416:	4b44      	ldr	r3, [pc, #272]	; (1000a528 <main+0x4a4>)
1000a418:	6818      	ldr	r0, [r3, #0]
1000a41a:	6859      	ldr	r1, [r3, #4]
1000a41c:	47b0      	blx	r6
1000a41e:	9000      	str	r0, [sp, #0]
1000a420:	464b      	mov	r3, r9
1000a422:	6818      	ldr	r0, [r3, #0]
1000a424:	6859      	ldr	r1, [r3, #4]
1000a426:	47b0      	blx	r6
1000a428:	1c02      	adds	r2, r0, #0
1000a42a:	1c38      	adds	r0, r7, #0
1000a42c:	9900      	ldr	r1, [sp, #0]
1000a42e:	4b4a      	ldr	r3, [pc, #296]	; (1000a558 <main+0x4d4>)
1000a430:	4798      	blx	r3
1000a432:	4b28      	ldr	r3, [pc, #160]	; (1000a4d4 <main+0x450>)
1000a434:	4798      	blx	r3
1000a436:	4b49      	ldr	r3, [pc, #292]	; (1000a55c <main+0x4d8>)
1000a438:	6018      	str	r0, [r3, #0]
1000a43a:	6059      	str	r1, [r3, #4]
			
			gyroXangle += gyroX * dt; // Calculate gyro angle without any filter
1000a43c:	464b      	mov	r3, r9
1000a43e:	681a      	ldr	r2, [r3, #0]
1000a440:	685b      	ldr	r3, [r3, #4]
1000a442:	1c16      	adds	r6, r2, #0
1000a444:	1c1f      	adds	r7, r3, #0
1000a446:	1c10      	adds	r0, r2, #0
1000a448:	1c19      	adds	r1, r3, #0
1000a44a:	4b35      	ldr	r3, [pc, #212]	; (1000a520 <main+0x49c>)
1000a44c:	681a      	ldr	r2, [r3, #0]
1000a44e:	685b      	ldr	r3, [r3, #4]
1000a450:	47a0      	blx	r4
1000a452:	4b2b      	ldr	r3, [pc, #172]	; (1000a500 <main+0x47c>)
1000a454:	4699      	mov	r9, r3
1000a456:	9002      	str	r0, [sp, #8]
1000a458:	9103      	str	r1, [sp, #12]
1000a45a:	681a      	ldr	r2, [r3, #0]
1000a45c:	685b      	ldr	r3, [r3, #4]
1000a45e:	47a8      	blx	r5
1000a460:	464b      	mov	r3, r9
1000a462:	e07d      	b.n	1000a560 <main+0x4dc>
1000a464:	10008fd9 	.word	0x10008fd9
1000a468:	10008c55 	.word	0x10008c55
1000a46c:	10008c65 	.word	0x10008c65
1000a470:	10009a65 	.word	0x10009a65
1000a474:	10010c20 	.word	0x10010c20
1000a478:	40004000 	.word	0x40004000
1000a47c:	10009a91 	.word	0x10009a91
1000a480:	10010c04 	.word	0x10010c04
1000a484:	10009cf1 	.word	0x10009cf1
1000a488:	10010c00 	.word	0x10010c00
1000a48c:	10009cd9 	.word	0x10009cd9
1000a490:	10010bfc 	.word	0x10010bfc
1000a494:	10010b28 	.word	0x10010b28
1000a498:	1000dce5 	.word	0x1000dce5
1000a49c:	10008b25 	.word	0x10008b25
1000a4a0:	00006590 	.word	0x00006590
1000a4a4:	10008b85 	.word	0x10008b85
1000a4a8:	10008b69 	.word	0x10008b69
1000a4ac:	10009cb1 	.word	0x10009cb1
1000a4b0:	10008b79 	.word	0x10008b79
1000a4b4:	e000e100 	.word	0xe000e100
1000a4b8:	10008565 	.word	0x10008565
1000a4bc:	100086f5 	.word	0x100086f5
1000a4c0:	10010ca0 	.word	0x10010ca0
1000a4c4:	10009d09 	.word	0x10009d09
1000a4c8:	1000b8dd 	.word	0x1000b8dd
1000a4cc:	1000bb41 	.word	0x1000bb41
1000a4d0:	1000b375 	.word	0x1000b375
1000a4d4:	1000d9c1 	.word	0x1000d9c1
1000a4d8:	10009f69 	.word	0x10009f69
1000a4dc:	1000cd99 	.word	0x1000cd99
1000a4e0:	c28f5c29 	.word	0xc28f5c29
1000a4e4:	404ca8f5 	.word	0x404ca8f5
1000a4e8:	1000da69 	.word	0x1000da69
1000a4ec:	10010d38 	.word	0x10010d38
1000a4f0:	1000aa3d 	.word	0x1000aa3d
1000a4f4:	10010d10 	.word	0x10010d10
1000a4f8:	10010d14 	.word	0x10010d14
1000a4fc:	10008551 	.word	0x10008551
1000a500:	10010c98 	.word	0x10010c98
1000a504:	10010c18 	.word	0x10010c18
1000a508:	10010ba8 	.word	0x10010ba8
1000a50c:	10008e2d 	.word	0x10008e2d
1000a510:	10010bac 	.word	0x10010bac
1000a514:	10010d30 	.word	0x10010d30
1000a518:	10010d28 	.word	0x10010d28
1000a51c:	10010c60 	.word	0x10010c60
1000a520:	10010c48 	.word	0x10010c48
1000a524:	10010d20 	.word	0x10010d20
1000a528:	10010c88 	.word	0x10010c88
1000a52c:	10010d18 	.word	0x10010d18
1000a530:	9999999a 	.word	0x9999999a
1000a534:	3fb99999 	.word	0x3fb99999
1000a538:	1000becd 	.word	0x1000becd
1000a53c:	1000aaf1 	.word	0x1000aaf1
1000a540:	1000c51d 	.word	0x1000c51d
1000a544:	1000a6f9 	.word	0x1000a6f9
1000a548:	100080e9 	.word	0x100080e9
1000a54c:	10010cd8 	.word	0x10010cd8
1000a550:	10008261 	.word	0x10008261
1000a554:	10010d08 	.word	0x10010d08
1000a558:	100083d9 	.word	0x100083d9
1000a55c:	10010ce0 	.word	0x10010ce0
1000a560:	6018      	str	r0, [r3, #0]
1000a562:	6059      	str	r1, [r3, #4]
			gyroZangle += gyroZ * dt;
1000a564:	9600      	str	r6, [sp, #0]
1000a566:	9701      	str	r7, [sp, #4]
1000a568:	1c30      	adds	r0, r6, #0
1000a56a:	1c39      	adds	r1, r7, #0
1000a56c:	4b4f      	ldr	r3, [pc, #316]	; (1000a6ac <main+0x628>)
1000a56e:	681a      	ldr	r2, [r3, #0]
1000a570:	685b      	ldr	r3, [r3, #4]
1000a572:	47a0      	blx	r4
1000a574:	1c0a      	adds	r2, r1, #0
1000a576:	1c01      	adds	r1, r0, #0
1000a578:	4e4d      	ldr	r6, [pc, #308]	; (1000a6b0 <main+0x62c>)
1000a57a:	9104      	str	r1, [sp, #16]
1000a57c:	9205      	str	r2, [sp, #20]
1000a57e:	1c11      	adds	r1, r2, #0
1000a580:	6832      	ldr	r2, [r6, #0]
1000a582:	6873      	ldr	r3, [r6, #4]
1000a584:	47a8      	blx	r5
1000a586:	6030      	str	r0, [r6, #0]
1000a588:	6071      	str	r1, [r6, #4]
			gyroYangle += gyroY * dt;
1000a58a:	9800      	ldr	r0, [sp, #0]
1000a58c:	9901      	ldr	r1, [sp, #4]
1000a58e:	4b49      	ldr	r3, [pc, #292]	; (1000a6b4 <main+0x630>)
1000a590:	681a      	ldr	r2, [r3, #0]
1000a592:	685b      	ldr	r3, [r3, #4]
1000a594:	47a0      	blx	r4
1000a596:	1c02      	adds	r2, r0, #0
1000a598:	1c0b      	adds	r3, r1, #0
1000a59a:	4e47      	ldr	r6, [pc, #284]	; (1000a6b8 <main+0x634>)
1000a59c:	9206      	str	r2, [sp, #24]
1000a59e:	9307      	str	r3, [sp, #28]
1000a5a0:	6832      	ldr	r2, [r6, #0]
1000a5a2:	6873      	ldr	r3, [r6, #4]
1000a5a4:	47a8      	blx	r5
1000a5a6:	6030      	str	r0, [r6, #0]
1000a5a8:	6071      	str	r1, [r6, #4]
			
			compAngleX = 0.93 * (compAngleX + gyroX * dt) + 0.07 * roll; // Calculate the angle using a Complimentary filter
1000a5aa:	4643      	mov	r3, r8
1000a5ac:	6818      	ldr	r0, [r3, #0]
1000a5ae:	4b43      	ldr	r3, [pc, #268]	; (1000a6bc <main+0x638>)
1000a5b0:	4798      	blx	r3
1000a5b2:	9000      	str	r0, [sp, #0]
1000a5b4:	9101      	str	r1, [sp, #4]
1000a5b6:	4b42      	ldr	r3, [pc, #264]	; (1000a6c0 <main+0x63c>)
1000a5b8:	4698      	mov	r8, r3
1000a5ba:	9802      	ldr	r0, [sp, #8]
1000a5bc:	9903      	ldr	r1, [sp, #12]
1000a5be:	681a      	ldr	r2, [r3, #0]
1000a5c0:	685b      	ldr	r3, [r3, #4]
1000a5c2:	47a8      	blx	r5
1000a5c4:	4a3f      	ldr	r2, [pc, #252]	; (1000a6c4 <main+0x640>)
1000a5c6:	4b40      	ldr	r3, [pc, #256]	; (1000a6c8 <main+0x644>)
1000a5c8:	47a0      	blx	r4
1000a5ca:	1c06      	adds	r6, r0, #0
1000a5cc:	1c0f      	adds	r7, r1, #0
1000a5ce:	9800      	ldr	r0, [sp, #0]
1000a5d0:	9901      	ldr	r1, [sp, #4]
1000a5d2:	4a3e      	ldr	r2, [pc, #248]	; (1000a6cc <main+0x648>)
1000a5d4:	4b3e      	ldr	r3, [pc, #248]	; (1000a6d0 <main+0x64c>)
1000a5d6:	47a0      	blx	r4
1000a5d8:	1c02      	adds	r2, r0, #0
1000a5da:	1c0b      	adds	r3, r1, #0
1000a5dc:	1c30      	adds	r0, r6, #0
1000a5de:	1c39      	adds	r1, r7, #0
1000a5e0:	47a8      	blx	r5
1000a5e2:	4643      	mov	r3, r8
1000a5e4:	6018      	str	r0, [r3, #0]
1000a5e6:	6059      	str	r1, [r3, #4]
			compAngleY = 0.93 * (compAngleY + gyroY * dt) + 0.07 * pitch;
1000a5e8:	4e3a      	ldr	r6, [pc, #232]	; (1000a6d4 <main+0x650>)
1000a5ea:	9806      	ldr	r0, [sp, #24]
1000a5ec:	9907      	ldr	r1, [sp, #28]
1000a5ee:	6832      	ldr	r2, [r6, #0]
1000a5f0:	6873      	ldr	r3, [r6, #4]
1000a5f2:	47a8      	blx	r5
1000a5f4:	4a33      	ldr	r2, [pc, #204]	; (1000a6c4 <main+0x640>)
1000a5f6:	4b34      	ldr	r3, [pc, #208]	; (1000a6c8 <main+0x644>)
1000a5f8:	47a0      	blx	r4
1000a5fa:	9002      	str	r0, [sp, #8]
1000a5fc:	9103      	str	r1, [sp, #12]
1000a5fe:	465b      	mov	r3, fp
1000a600:	6818      	ldr	r0, [r3, #0]
1000a602:	4b2e      	ldr	r3, [pc, #184]	; (1000a6bc <main+0x638>)
1000a604:	4798      	blx	r3
1000a606:	4a31      	ldr	r2, [pc, #196]	; (1000a6cc <main+0x648>)
1000a608:	4b31      	ldr	r3, [pc, #196]	; (1000a6d0 <main+0x64c>)
1000a60a:	47a0      	blx	r4
1000a60c:	1c02      	adds	r2, r0, #0
1000a60e:	1c0b      	adds	r3, r1, #0
1000a610:	9802      	ldr	r0, [sp, #8]
1000a612:	9903      	ldr	r1, [sp, #12]
1000a614:	47a8      	blx	r5
1000a616:	6030      	str	r0, [r6, #0]
1000a618:	6071      	str	r1, [r6, #4]
			compAngleZ = 0.93 * (compAngleZ + gyroZ * dt) + 0.07 * heading;
1000a61a:	4e2f      	ldr	r6, [pc, #188]	; (1000a6d8 <main+0x654>)
1000a61c:	9804      	ldr	r0, [sp, #16]
1000a61e:	9905      	ldr	r1, [sp, #20]
1000a620:	6832      	ldr	r2, [r6, #0]
1000a622:	6873      	ldr	r3, [r6, #4]
1000a624:	47a8      	blx	r5
1000a626:	4a27      	ldr	r2, [pc, #156]	; (1000a6c4 <main+0x640>)
1000a628:	4b27      	ldr	r3, [pc, #156]	; (1000a6c8 <main+0x644>)
1000a62a:	47a0      	blx	r4
1000a62c:	9002      	str	r0, [sp, #8]
1000a62e:	9103      	str	r1, [sp, #12]
1000a630:	4653      	mov	r3, sl
1000a632:	6818      	ldr	r0, [r3, #0]
1000a634:	4b21      	ldr	r3, [pc, #132]	; (1000a6bc <main+0x638>)
1000a636:	4798      	blx	r3
1000a638:	4a24      	ldr	r2, [pc, #144]	; (1000a6cc <main+0x648>)
1000a63a:	4b25      	ldr	r3, [pc, #148]	; (1000a6d0 <main+0x64c>)
1000a63c:	47a0      	blx	r4
1000a63e:	1c02      	adds	r2, r0, #0
1000a640:	1c0b      	adds	r3, r1, #0
1000a642:	9802      	ldr	r0, [sp, #8]
1000a644:	9903      	ldr	r1, [sp, #12]
1000a646:	47a8      	blx	r5
1000a648:	6030      	str	r0, [r6, #0]
1000a64a:	6071      	str	r1, [r6, #4]
// 			printf("\t");
// 			gcvt(kalAngleZ, 5, buffer);
// 			printf(buffer);
// 			printf("\n\r");

			gcvt(roll, 5, buffer);
1000a64c:	4c23      	ldr	r4, [pc, #140]	; (1000a6dc <main+0x658>)
1000a64e:	9800      	ldr	r0, [sp, #0]
1000a650:	9901      	ldr	r1, [sp, #4]
1000a652:	2205      	movs	r2, #5
1000a654:	1c23      	adds	r3, r4, #0
1000a656:	4e22      	ldr	r6, [pc, #136]	; (1000a6e0 <main+0x65c>)
1000a658:	47b0      	blx	r6
			printf(buffer);
1000a65a:	1c20      	adds	r0, r4, #0
1000a65c:	4d21      	ldr	r5, [pc, #132]	; (1000a6e4 <main+0x660>)
1000a65e:	47a8      	blx	r5
			printf("\t");
1000a660:	2009      	movs	r0, #9
1000a662:	4f21      	ldr	r7, [pc, #132]	; (1000a6e8 <main+0x664>)
1000a664:	47b8      	blx	r7
			gcvt(gyroXangle, 5, buffer);
1000a666:	464b      	mov	r3, r9
1000a668:	6818      	ldr	r0, [r3, #0]
1000a66a:	6859      	ldr	r1, [r3, #4]
1000a66c:	2205      	movs	r2, #5
1000a66e:	1c23      	adds	r3, r4, #0
1000a670:	47b0      	blx	r6
			printf(buffer);
1000a672:	1c20      	adds	r0, r4, #0
1000a674:	47a8      	blx	r5
			printf("\t");
1000a676:	2009      	movs	r0, #9
1000a678:	47b8      	blx	r7
			gcvt(compAngleX, 5, buffer);
1000a67a:	4643      	mov	r3, r8
1000a67c:	6818      	ldr	r0, [r3, #0]
1000a67e:	6859      	ldr	r1, [r3, #4]
1000a680:	2205      	movs	r2, #5
1000a682:	1c23      	adds	r3, r4, #0
1000a684:	47b0      	blx	r6
			printf(buffer);
1000a686:	1c20      	adds	r0, r4, #0
1000a688:	47a8      	blx	r5
			printf("\t");
1000a68a:	2009      	movs	r0, #9
1000a68c:	47b8      	blx	r7
			gcvt(kalAngleX, 5, buffer);
1000a68e:	4b17      	ldr	r3, [pc, #92]	; (1000a6ec <main+0x668>)
1000a690:	6818      	ldr	r0, [r3, #0]
1000a692:	6859      	ldr	r1, [r3, #4]
1000a694:	2205      	movs	r2, #5
1000a696:	1c23      	adds	r3, r4, #0
1000a698:	47b0      	blx	r6
			printf(buffer);
1000a69a:	1c20      	adds	r0, r4, #0
1000a69c:	47a8      	blx	r5
			printf("\n\r");
1000a69e:	4814      	ldr	r0, [pc, #80]	; (1000a6f0 <main+0x66c>)
1000a6a0:	47a8      	blx	r5
						
			task_2 = 0;
1000a6a2:	2200      	movs	r2, #0
1000a6a4:	4b13      	ldr	r3, [pc, #76]	; (1000a6f4 <main+0x670>)
1000a6a6:	601a      	str	r2, [r3, #0]
1000a6a8:	e5f6      	b.n	1000a298 <main+0x214>
1000a6aa:	46c0      	nop			; (mov r8, r8)
1000a6ac:	10010c88 	.word	0x10010c88
1000a6b0:	10010c90 	.word	0x10010c90
1000a6b4:	10010d20 	.word	0x10010d20
1000a6b8:	10010c78 	.word	0x10010c78
1000a6bc:	1000d9c1 	.word	0x1000d9c1
1000a6c0:	10010c18 	.word	0x10010c18
1000a6c4:	5c28f5c3 	.word	0x5c28f5c3
1000a6c8:	3fedc28f 	.word	0x3fedc28f
1000a6cc:	1eb851ec 	.word	0x1eb851ec
1000a6d0:	3fb1eb85 	.word	0x3fb1eb85
1000a6d4:	10010d00 	.word	0x10010d00
1000a6d8:	10010c80 	.word	0x10010c80
1000a6dc:	10010bc8 	.word	0x10010bc8
1000a6e0:	1000dbc5 	.word	0x1000dbc5
1000a6e4:	1000dc89 	.word	0x1000dc89
1000a6e8:	1000dcbd 	.word	0x1000dcbd
1000a6ec:	10010cd8 	.word	0x10010cd8
1000a6f0:	10010758 	.word	0x10010758
1000a6f4:	10010bac 	.word	0x10010bac

1000a6f8 <atan>:
1000a6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000a6fa:	4656      	mov	r6, sl
1000a6fc:	464d      	mov	r5, r9
1000a6fe:	4644      	mov	r4, r8
1000a700:	465f      	mov	r7, fp
1000a702:	4ba5      	ldr	r3, [pc, #660]	; (1000a998 <atan+0x2a0>)
1000a704:	b4f0      	push	{r4, r5, r6, r7}
1000a706:	004e      	lsls	r6, r1, #1
1000a708:	4680      	mov	r8, r0
1000a70a:	4689      	mov	r9, r1
1000a70c:	468a      	mov	sl, r1
1000a70e:	0876      	lsrs	r6, r6, #1
1000a710:	429e      	cmp	r6, r3
1000a712:	dd0c      	ble.n	1000a72e <atan+0x36>
1000a714:	4ba1      	ldr	r3, [pc, #644]	; (1000a99c <atan+0x2a4>)
1000a716:	429e      	cmp	r6, r3
1000a718:	dd00      	ble.n	1000a71c <atan+0x24>
1000a71a:	e0a0      	b.n	1000a85e <atan+0x166>
1000a71c:	d100      	bne.n	1000a720 <atan+0x28>
1000a71e:	e09b      	b.n	1000a858 <atan+0x160>
1000a720:	4653      	mov	r3, sl
1000a722:	2b00      	cmp	r3, #0
1000a724:	dc00      	bgt.n	1000a728 <atan+0x30>
1000a726:	e0de      	b.n	1000a8e6 <atan+0x1ee>
1000a728:	4b9d      	ldr	r3, [pc, #628]	; (1000a9a0 <atan+0x2a8>)
1000a72a:	4a9e      	ldr	r2, [pc, #632]	; (1000a9a4 <atan+0x2ac>)
1000a72c:	e09f      	b.n	1000a86e <atan+0x176>
1000a72e:	4b9e      	ldr	r3, [pc, #632]	; (1000a9a8 <atan+0x2b0>)
1000a730:	429e      	cmp	r6, r3
1000a732:	dd00      	ble.n	1000a736 <atan+0x3e>
1000a734:	e0b1      	b.n	1000a89a <atan+0x1a2>
1000a736:	4b9d      	ldr	r3, [pc, #628]	; (1000a9ac <atan+0x2b4>)
1000a738:	429e      	cmp	r6, r3
1000a73a:	dc00      	bgt.n	1000a73e <atan+0x46>
1000a73c:	e09f      	b.n	1000a87e <atan+0x186>
1000a73e:	2301      	movs	r3, #1
1000a740:	425b      	negs	r3, r3
1000a742:	469b      	mov	fp, r3
1000a744:	4642      	mov	r2, r8
1000a746:	464b      	mov	r3, r9
1000a748:	4640      	mov	r0, r8
1000a74a:	4649      	mov	r1, r9
1000a74c:	f002 fb24 	bl	1000cd98 <__aeabi_dmul>
1000a750:	1c06      	adds	r6, r0, #0
1000a752:	1c0f      	adds	r7, r1, #0
1000a754:	1c32      	adds	r2, r6, #0
1000a756:	1c3b      	adds	r3, r7, #0
1000a758:	f002 fb1e 	bl	1000cd98 <__aeabi_dmul>
1000a75c:	1c04      	adds	r4, r0, #0
1000a75e:	1c0d      	adds	r5, r1, #0
1000a760:	4a93      	ldr	r2, [pc, #588]	; (1000a9b0 <atan+0x2b8>)
1000a762:	4b94      	ldr	r3, [pc, #592]	; (1000a9b4 <atan+0x2bc>)
1000a764:	f002 fb18 	bl	1000cd98 <__aeabi_dmul>
1000a768:	4a93      	ldr	r2, [pc, #588]	; (1000a9b8 <atan+0x2c0>)
1000a76a:	4b94      	ldr	r3, [pc, #592]	; (1000a9bc <atan+0x2c4>)
1000a76c:	f001 fbae 	bl	1000becc <__aeabi_dadd>
1000a770:	1c22      	adds	r2, r4, #0
1000a772:	1c2b      	adds	r3, r5, #0
1000a774:	f002 fb10 	bl	1000cd98 <__aeabi_dmul>
1000a778:	4a91      	ldr	r2, [pc, #580]	; (1000a9c0 <atan+0x2c8>)
1000a77a:	4b92      	ldr	r3, [pc, #584]	; (1000a9c4 <atan+0x2cc>)
1000a77c:	f001 fba6 	bl	1000becc <__aeabi_dadd>
1000a780:	1c22      	adds	r2, r4, #0
1000a782:	1c2b      	adds	r3, r5, #0
1000a784:	f002 fb08 	bl	1000cd98 <__aeabi_dmul>
1000a788:	4a8f      	ldr	r2, [pc, #572]	; (1000a9c8 <atan+0x2d0>)
1000a78a:	4b90      	ldr	r3, [pc, #576]	; (1000a9cc <atan+0x2d4>)
1000a78c:	f001 fb9e 	bl	1000becc <__aeabi_dadd>
1000a790:	1c22      	adds	r2, r4, #0
1000a792:	1c2b      	adds	r3, r5, #0
1000a794:	f002 fb00 	bl	1000cd98 <__aeabi_dmul>
1000a798:	4a8d      	ldr	r2, [pc, #564]	; (1000a9d0 <atan+0x2d8>)
1000a79a:	4b8e      	ldr	r3, [pc, #568]	; (1000a9d4 <atan+0x2dc>)
1000a79c:	f001 fb96 	bl	1000becc <__aeabi_dadd>
1000a7a0:	1c22      	adds	r2, r4, #0
1000a7a2:	1c2b      	adds	r3, r5, #0
1000a7a4:	f002 faf8 	bl	1000cd98 <__aeabi_dmul>
1000a7a8:	4a8b      	ldr	r2, [pc, #556]	; (1000a9d8 <atan+0x2e0>)
1000a7aa:	4b8c      	ldr	r3, [pc, #560]	; (1000a9dc <atan+0x2e4>)
1000a7ac:	f001 fb8e 	bl	1000becc <__aeabi_dadd>
1000a7b0:	1c32      	adds	r2, r6, #0
1000a7b2:	1c3b      	adds	r3, r7, #0
1000a7b4:	f002 faf0 	bl	1000cd98 <__aeabi_dmul>
1000a7b8:	4a89      	ldr	r2, [pc, #548]	; (1000a9e0 <atan+0x2e8>)
1000a7ba:	4b8a      	ldr	r3, [pc, #552]	; (1000a9e4 <atan+0x2ec>)
1000a7bc:	1c06      	adds	r6, r0, #0
1000a7be:	1c0f      	adds	r7, r1, #0
1000a7c0:	1c20      	adds	r0, r4, #0
1000a7c2:	1c29      	adds	r1, r5, #0
1000a7c4:	f002 fae8 	bl	1000cd98 <__aeabi_dmul>
1000a7c8:	4a87      	ldr	r2, [pc, #540]	; (1000a9e8 <atan+0x2f0>)
1000a7ca:	4b88      	ldr	r3, [pc, #544]	; (1000a9ec <atan+0x2f4>)
1000a7cc:	f002 fd7e 	bl	1000d2cc <__aeabi_dsub>
1000a7d0:	1c22      	adds	r2, r4, #0
1000a7d2:	1c2b      	adds	r3, r5, #0
1000a7d4:	f002 fae0 	bl	1000cd98 <__aeabi_dmul>
1000a7d8:	4a85      	ldr	r2, [pc, #532]	; (1000a9f0 <atan+0x2f8>)
1000a7da:	4b86      	ldr	r3, [pc, #536]	; (1000a9f4 <atan+0x2fc>)
1000a7dc:	f002 fd76 	bl	1000d2cc <__aeabi_dsub>
1000a7e0:	1c22      	adds	r2, r4, #0
1000a7e2:	1c2b      	adds	r3, r5, #0
1000a7e4:	f002 fad8 	bl	1000cd98 <__aeabi_dmul>
1000a7e8:	4a83      	ldr	r2, [pc, #524]	; (1000a9f8 <atan+0x300>)
1000a7ea:	4b84      	ldr	r3, [pc, #528]	; (1000a9fc <atan+0x304>)
1000a7ec:	f002 fd6e 	bl	1000d2cc <__aeabi_dsub>
1000a7f0:	1c22      	adds	r2, r4, #0
1000a7f2:	1c2b      	adds	r3, r5, #0
1000a7f4:	f002 fad0 	bl	1000cd98 <__aeabi_dmul>
1000a7f8:	4a81      	ldr	r2, [pc, #516]	; (1000aa00 <atan+0x308>)
1000a7fa:	4b82      	ldr	r3, [pc, #520]	; (1000aa04 <atan+0x30c>)
1000a7fc:	f002 fd66 	bl	1000d2cc <__aeabi_dsub>
1000a800:	1c22      	adds	r2, r4, #0
1000a802:	1c2b      	adds	r3, r5, #0
1000a804:	f002 fac8 	bl	1000cd98 <__aeabi_dmul>
1000a808:	1c0b      	adds	r3, r1, #0
1000a80a:	4659      	mov	r1, fp
1000a80c:	1c02      	adds	r2, r0, #0
1000a80e:	3101      	adds	r1, #1
1000a810:	d100      	bne.n	1000a814 <atan+0x11c>
1000a812:	e070      	b.n	1000a8f6 <atan+0x1fe>
1000a814:	4659      	mov	r1, fp
1000a816:	1c30      	adds	r0, r6, #0
1000a818:	00cc      	lsls	r4, r1, #3
1000a81a:	1c39      	adds	r1, r7, #0
1000a81c:	f001 fb56 	bl	1000becc <__aeabi_dadd>
1000a820:	4642      	mov	r2, r8
1000a822:	464b      	mov	r3, r9
1000a824:	f002 fab8 	bl	1000cd98 <__aeabi_dmul>
1000a828:	4d77      	ldr	r5, [pc, #476]	; (1000aa08 <atan+0x310>)
1000a82a:	4b78      	ldr	r3, [pc, #480]	; (1000aa0c <atan+0x314>)
1000a82c:	192d      	adds	r5, r5, r4
1000a82e:	191c      	adds	r4, r3, r4
1000a830:	6822      	ldr	r2, [r4, #0]
1000a832:	6863      	ldr	r3, [r4, #4]
1000a834:	f002 fd4a 	bl	1000d2cc <__aeabi_dsub>
1000a838:	4642      	mov	r2, r8
1000a83a:	464b      	mov	r3, r9
1000a83c:	f002 fd46 	bl	1000d2cc <__aeabi_dsub>
1000a840:	1c02      	adds	r2, r0, #0
1000a842:	1c0b      	adds	r3, r1, #0
1000a844:	6828      	ldr	r0, [r5, #0]
1000a846:	6869      	ldr	r1, [r5, #4]
1000a848:	f002 fd40 	bl	1000d2cc <__aeabi_dsub>
1000a84c:	4653      	mov	r3, sl
1000a84e:	1c0a      	adds	r2, r1, #0
1000a850:	2b00      	cmp	r3, #0
1000a852:	db4b      	blt.n	1000a8ec <atan+0x1f4>
1000a854:	1c03      	adds	r3, r0, #0
1000a856:	e00a      	b.n	1000a86e <atan+0x176>
1000a858:	2800      	cmp	r0, #0
1000a85a:	d100      	bne.n	1000a85e <atan+0x166>
1000a85c:	e760      	b.n	1000a720 <atan+0x28>
1000a85e:	4642      	mov	r2, r8
1000a860:	464b      	mov	r3, r9
1000a862:	4640      	mov	r0, r8
1000a864:	4649      	mov	r1, r9
1000a866:	f001 fb31 	bl	1000becc <__aeabi_dadd>
1000a86a:	1c03      	adds	r3, r0, #0
1000a86c:	1c0a      	adds	r2, r1, #0
1000a86e:	1c18      	adds	r0, r3, #0
1000a870:	1c11      	adds	r1, r2, #0
1000a872:	bc3c      	pop	{r2, r3, r4, r5}
1000a874:	4690      	mov	r8, r2
1000a876:	4699      	mov	r9, r3
1000a878:	46a2      	mov	sl, r4
1000a87a:	46ab      	mov	fp, r5
1000a87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000a87e:	4a64      	ldr	r2, [pc, #400]	; (1000aa10 <atan+0x318>)
1000a880:	4b64      	ldr	r3, [pc, #400]	; (1000aa14 <atan+0x31c>)
1000a882:	f001 fb23 	bl	1000becc <__aeabi_dadd>
1000a886:	2200      	movs	r2, #0
1000a888:	4b63      	ldr	r3, [pc, #396]	; (1000aa18 <atan+0x320>)
1000a88a:	f000 fd5f 	bl	1000b34c <__aeabi_dcmpgt>
1000a88e:	2800      	cmp	r0, #0
1000a890:	d100      	bne.n	1000a894 <atan+0x19c>
1000a892:	e754      	b.n	1000a73e <atan+0x46>
1000a894:	4643      	mov	r3, r8
1000a896:	464a      	mov	r2, r9
1000a898:	e7e9      	b.n	1000a86e <atan+0x176>
1000a89a:	f000 f8cb 	bl	1000aa34 <fabs>
1000a89e:	4b5f      	ldr	r3, [pc, #380]	; (1000aa1c <atan+0x324>)
1000a8a0:	1c04      	adds	r4, r0, #0
1000a8a2:	1c0d      	adds	r5, r1, #0
1000a8a4:	429e      	cmp	r6, r3
1000a8a6:	dc37      	bgt.n	1000a918 <atan+0x220>
1000a8a8:	4b5d      	ldr	r3, [pc, #372]	; (1000aa20 <atan+0x328>)
1000a8aa:	429e      	cmp	r6, r3
1000a8ac:	dc5d      	bgt.n	1000a96a <atan+0x272>
1000a8ae:	1c22      	adds	r2, r4, #0
1000a8b0:	1c2b      	adds	r3, r5, #0
1000a8b2:	f001 fb0b 	bl	1000becc <__aeabi_dadd>
1000a8b6:	2200      	movs	r2, #0
1000a8b8:	4b57      	ldr	r3, [pc, #348]	; (1000aa18 <atan+0x320>)
1000a8ba:	f002 fd07 	bl	1000d2cc <__aeabi_dsub>
1000a8be:	2380      	movs	r3, #128	; 0x80
1000a8c0:	1c06      	adds	r6, r0, #0
1000a8c2:	1c0f      	adds	r7, r1, #0
1000a8c4:	2200      	movs	r2, #0
1000a8c6:	05db      	lsls	r3, r3, #23
1000a8c8:	1c20      	adds	r0, r4, #0
1000a8ca:	1c29      	adds	r1, r5, #0
1000a8cc:	f001 fafe 	bl	1000becc <__aeabi_dadd>
1000a8d0:	1c0b      	adds	r3, r1, #0
1000a8d2:	1c02      	adds	r2, r0, #0
1000a8d4:	1c39      	adds	r1, r7, #0
1000a8d6:	1c30      	adds	r0, r6, #0
1000a8d8:	f001 fe20 	bl	1000c51c <__aeabi_ddiv>
1000a8dc:	2300      	movs	r3, #0
1000a8de:	4680      	mov	r8, r0
1000a8e0:	4689      	mov	r9, r1
1000a8e2:	469b      	mov	fp, r3
1000a8e4:	e72e      	b.n	1000a744 <atan+0x4c>
1000a8e6:	4b2e      	ldr	r3, [pc, #184]	; (1000a9a0 <atan+0x2a8>)
1000a8e8:	4a4e      	ldr	r2, [pc, #312]	; (1000aa24 <atan+0x32c>)
1000a8ea:	e7c0      	b.n	1000a86e <atan+0x176>
1000a8ec:	2280      	movs	r2, #128	; 0x80
1000a8ee:	0612      	lsls	r2, r2, #24
1000a8f0:	1c03      	adds	r3, r0, #0
1000a8f2:	188a      	adds	r2, r1, r2
1000a8f4:	e7bb      	b.n	1000a86e <atan+0x176>
1000a8f6:	1c30      	adds	r0, r6, #0
1000a8f8:	1c39      	adds	r1, r7, #0
1000a8fa:	f001 fae7 	bl	1000becc <__aeabi_dadd>
1000a8fe:	4642      	mov	r2, r8
1000a900:	464b      	mov	r3, r9
1000a902:	f002 fa49 	bl	1000cd98 <__aeabi_dmul>
1000a906:	1c02      	adds	r2, r0, #0
1000a908:	1c0b      	adds	r3, r1, #0
1000a90a:	4640      	mov	r0, r8
1000a90c:	4649      	mov	r1, r9
1000a90e:	f002 fcdd 	bl	1000d2cc <__aeabi_dsub>
1000a912:	1c03      	adds	r3, r0, #0
1000a914:	1c0a      	adds	r2, r1, #0
1000a916:	e7aa      	b.n	1000a86e <atan+0x176>
1000a918:	4b43      	ldr	r3, [pc, #268]	; (1000aa28 <atan+0x330>)
1000a91a:	429e      	cmp	r6, r3
1000a91c:	dc1a      	bgt.n	1000a954 <atan+0x25c>
1000a91e:	2200      	movs	r2, #0
1000a920:	4b42      	ldr	r3, [pc, #264]	; (1000aa2c <atan+0x334>)
1000a922:	f002 fcd3 	bl	1000d2cc <__aeabi_dsub>
1000a926:	2200      	movs	r2, #0
1000a928:	1c06      	adds	r6, r0, #0
1000a92a:	1c0f      	adds	r7, r1, #0
1000a92c:	4b3f      	ldr	r3, [pc, #252]	; (1000aa2c <atan+0x334>)
1000a92e:	1c20      	adds	r0, r4, #0
1000a930:	1c29      	adds	r1, r5, #0
1000a932:	f002 fa31 	bl	1000cd98 <__aeabi_dmul>
1000a936:	2200      	movs	r2, #0
1000a938:	4b37      	ldr	r3, [pc, #220]	; (1000aa18 <atan+0x320>)
1000a93a:	f001 fac7 	bl	1000becc <__aeabi_dadd>
1000a93e:	1c0b      	adds	r3, r1, #0
1000a940:	1c02      	adds	r2, r0, #0
1000a942:	1c39      	adds	r1, r7, #0
1000a944:	1c30      	adds	r0, r6, #0
1000a946:	f001 fde9 	bl	1000c51c <__aeabi_ddiv>
1000a94a:	2302      	movs	r3, #2
1000a94c:	4680      	mov	r8, r0
1000a94e:	4689      	mov	r9, r1
1000a950:	469b      	mov	fp, r3
1000a952:	e6f7      	b.n	1000a744 <atan+0x4c>
1000a954:	1c2b      	adds	r3, r5, #0
1000a956:	2000      	movs	r0, #0
1000a958:	4935      	ldr	r1, [pc, #212]	; (1000aa30 <atan+0x338>)
1000a95a:	1c22      	adds	r2, r4, #0
1000a95c:	f001 fdde 	bl	1000c51c <__aeabi_ddiv>
1000a960:	2303      	movs	r3, #3
1000a962:	4680      	mov	r8, r0
1000a964:	4689      	mov	r9, r1
1000a966:	469b      	mov	fp, r3
1000a968:	e6ec      	b.n	1000a744 <atan+0x4c>
1000a96a:	2200      	movs	r2, #0
1000a96c:	4b2a      	ldr	r3, [pc, #168]	; (1000aa18 <atan+0x320>)
1000a96e:	f002 fcad 	bl	1000d2cc <__aeabi_dsub>
1000a972:	2200      	movs	r2, #0
1000a974:	1c06      	adds	r6, r0, #0
1000a976:	1c0f      	adds	r7, r1, #0
1000a978:	4b27      	ldr	r3, [pc, #156]	; (1000aa18 <atan+0x320>)
1000a97a:	1c20      	adds	r0, r4, #0
1000a97c:	1c29      	adds	r1, r5, #0
1000a97e:	f001 faa5 	bl	1000becc <__aeabi_dadd>
1000a982:	1c0b      	adds	r3, r1, #0
1000a984:	1c02      	adds	r2, r0, #0
1000a986:	1c39      	adds	r1, r7, #0
1000a988:	1c30      	adds	r0, r6, #0
1000a98a:	f001 fdc7 	bl	1000c51c <__aeabi_ddiv>
1000a98e:	2301      	movs	r3, #1
1000a990:	4680      	mov	r8, r0
1000a992:	4689      	mov	r9, r1
1000a994:	469b      	mov	fp, r3
1000a996:	e6d5      	b.n	1000a744 <atan+0x4c>
1000a998:	440fffff 	.word	0x440fffff
1000a99c:	7ff00000 	.word	0x7ff00000
1000a9a0:	54442d18 	.word	0x54442d18
1000a9a4:	3ff921fb 	.word	0x3ff921fb
1000a9a8:	3fdbffff 	.word	0x3fdbffff
1000a9ac:	3e1fffff 	.word	0x3e1fffff
1000a9b0:	e322da11 	.word	0xe322da11
1000a9b4:	3f90ad3a 	.word	0x3f90ad3a
1000a9b8:	24760deb 	.word	0x24760deb
1000a9bc:	3fa97b4b 	.word	0x3fa97b4b
1000a9c0:	a0d03d51 	.word	0xa0d03d51
1000a9c4:	3fb10d66 	.word	0x3fb10d66
1000a9c8:	c54c206e 	.word	0xc54c206e
1000a9cc:	3fb745cd 	.word	0x3fb745cd
1000a9d0:	920083ff 	.word	0x920083ff
1000a9d4:	3fc24924 	.word	0x3fc24924
1000a9d8:	5555550d 	.word	0x5555550d
1000a9dc:	3fd55555 	.word	0x3fd55555
1000a9e0:	2c6a6c2f 	.word	0x2c6a6c2f
1000a9e4:	bfa2b444 	.word	0xbfa2b444
1000a9e8:	52defd9a 	.word	0x52defd9a
1000a9ec:	3fadde2d 	.word	0x3fadde2d
1000a9f0:	af749a6d 	.word	0xaf749a6d
1000a9f4:	3fb3b0f2 	.word	0x3fb3b0f2
1000a9f8:	fe231671 	.word	0xfe231671
1000a9fc:	3fbc71c6 	.word	0x3fbc71c6
1000aa00:	9998ebc4 	.word	0x9998ebc4
1000aa04:	3fc99999 	.word	0x3fc99999
1000aa08:	10010780 	.word	0x10010780
1000aa0c:	10010760 	.word	0x10010760
1000aa10:	8800759c 	.word	0x8800759c
1000aa14:	7e37e43c 	.word	0x7e37e43c
1000aa18:	3ff00000 	.word	0x3ff00000
1000aa1c:	3ff2ffff 	.word	0x3ff2ffff
1000aa20:	3fe5ffff 	.word	0x3fe5ffff
1000aa24:	bff921fb 	.word	0xbff921fb
1000aa28:	40037fff 	.word	0x40037fff
1000aa2c:	3ff80000 	.word	0x3ff80000
1000aa30:	bff00000 	.word	0xbff00000

1000aa34 <fabs>:
1000aa34:	0049      	lsls	r1, r1, #1
1000aa36:	084b      	lsrs	r3, r1, #1
1000aa38:	1c19      	adds	r1, r3, #0
1000aa3a:	4770      	bx	lr

1000aa3c <asin>:
1000aa3c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000aa3e:	4647      	mov	r7, r8
1000aa40:	b480      	push	{r7}
1000aa42:	b08c      	sub	sp, #48	; 0x30
1000aa44:	1c04      	adds	r4, r0, #0
1000aa46:	1c0d      	adds	r5, r1, #0
1000aa48:	f000 f8ae 	bl	1000aba8 <__ieee754_asin>
1000aa4c:	4b24      	ldr	r3, [pc, #144]	; (1000aae0 <asin+0xa4>)
1000aa4e:	1c06      	adds	r6, r0, #0
1000aa50:	4698      	mov	r8, r3
1000aa52:	781b      	ldrb	r3, [r3, #0]
1000aa54:	1c0f      	adds	r7, r1, #0
1000aa56:	b25b      	sxtb	r3, r3
1000aa58:	3301      	adds	r3, #1
1000aa5a:	d005      	beq.n	1000aa68 <asin+0x2c>
1000aa5c:	1c20      	adds	r0, r4, #0
1000aa5e:	1c29      	adds	r1, r5, #0
1000aa60:	f000 fb82 	bl	1000b168 <__fpclassifyd>
1000aa64:	2800      	cmp	r0, #0
1000aa66:	d105      	bne.n	1000aa74 <asin+0x38>
1000aa68:	1c30      	adds	r0, r6, #0
1000aa6a:	1c39      	adds	r1, r7, #0
1000aa6c:	b00c      	add	sp, #48	; 0x30
1000aa6e:	bc04      	pop	{r2}
1000aa70:	4690      	mov	r8, r2
1000aa72:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000aa74:	1c20      	adds	r0, r4, #0
1000aa76:	1c29      	adds	r1, r5, #0
1000aa78:	f7ff ffdc 	bl	1000aa34 <fabs>
1000aa7c:	2200      	movs	r2, #0
1000aa7e:	4b19      	ldr	r3, [pc, #100]	; (1000aae4 <asin+0xa8>)
1000aa80:	f000 fc64 	bl	1000b34c <__aeabi_dcmpgt>
1000aa84:	2800      	cmp	r0, #0
1000aa86:	d0ef      	beq.n	1000aa68 <asin+0x2c>
1000aa88:	2301      	movs	r3, #1
1000aa8a:	9302      	str	r3, [sp, #8]
1000aa8c:	4b16      	ldr	r3, [pc, #88]	; (1000aae8 <asin+0xac>)
1000aa8e:	4817      	ldr	r0, [pc, #92]	; (1000aaec <asin+0xb0>)
1000aa90:	9303      	str	r3, [sp, #12]
1000aa92:	2300      	movs	r3, #0
1000aa94:	9406      	str	r4, [sp, #24]
1000aa96:	9507      	str	r5, [sp, #28]
1000aa98:	930a      	str	r3, [sp, #40]	; 0x28
1000aa9a:	9404      	str	r4, [sp, #16]
1000aa9c:	9505      	str	r5, [sp, #20]
1000aa9e:	f000 fb93 	bl	1000b1c8 <nan>
1000aaa2:	4643      	mov	r3, r8
1000aaa4:	781b      	ldrb	r3, [r3, #0]
1000aaa6:	9008      	str	r0, [sp, #32]
1000aaa8:	9109      	str	r1, [sp, #36]	; 0x24
1000aaaa:	b25b      	sxtb	r3, r3
1000aaac:	2b02      	cmp	r3, #2
1000aaae:	d00b      	beq.n	1000aac8 <asin+0x8c>
1000aab0:	a802      	add	r0, sp, #8
1000aab2:	f000 fb87 	bl	1000b1c4 <matherr>
1000aab6:	2800      	cmp	r0, #0
1000aab8:	d006      	beq.n	1000aac8 <asin+0x8c>
1000aaba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000aabc:	9301      	str	r3, [sp, #4]
1000aabe:	2b00      	cmp	r3, #0
1000aac0:	d107      	bne.n	1000aad2 <asin+0x96>
1000aac2:	9e08      	ldr	r6, [sp, #32]
1000aac4:	9f09      	ldr	r7, [sp, #36]	; 0x24
1000aac6:	e7cf      	b.n	1000aa68 <asin+0x2c>
1000aac8:	f003 f8a0 	bl	1000dc0c <__errno>
1000aacc:	2321      	movs	r3, #33	; 0x21
1000aace:	6003      	str	r3, [r0, #0]
1000aad0:	e7f3      	b.n	1000aaba <asin+0x7e>
1000aad2:	f003 f89b 	bl	1000dc0c <__errno>
1000aad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000aad8:	9301      	str	r3, [sp, #4]
1000aada:	6003      	str	r3, [r0, #0]
1000aadc:	e7f1      	b.n	1000aac2 <asin+0x86>
1000aade:	46c0      	nop			; (mov r8, r8)
1000aae0:	10010ac4 	.word	0x10010ac4
1000aae4:	3ff00000 	.word	0x3ff00000
1000aae8:	100107a0 	.word	0x100107a0
1000aaec:	100107a4 	.word	0x100107a4

1000aaf0 <sqrt>:
1000aaf0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000aaf2:	4647      	mov	r7, r8
1000aaf4:	b480      	push	{r7}
1000aaf6:	b08c      	sub	sp, #48	; 0x30
1000aaf8:	1c04      	adds	r4, r0, #0
1000aafa:	1c0d      	adds	r5, r1, #0
1000aafc:	f000 fa3e 	bl	1000af7c <__ieee754_sqrt>
1000ab00:	4b27      	ldr	r3, [pc, #156]	; (1000aba0 <sqrt+0xb0>)
1000ab02:	1c06      	adds	r6, r0, #0
1000ab04:	4698      	mov	r8, r3
1000ab06:	781b      	ldrb	r3, [r3, #0]
1000ab08:	1c0f      	adds	r7, r1, #0
1000ab0a:	b25b      	sxtb	r3, r3
1000ab0c:	3301      	adds	r3, #1
1000ab0e:	d00d      	beq.n	1000ab2c <sqrt+0x3c>
1000ab10:	1c20      	adds	r0, r4, #0
1000ab12:	1c29      	adds	r1, r5, #0
1000ab14:	f000 fb28 	bl	1000b168 <__fpclassifyd>
1000ab18:	2800      	cmp	r0, #0
1000ab1a:	d007      	beq.n	1000ab2c <sqrt+0x3c>
1000ab1c:	1c20      	adds	r0, r4, #0
1000ab1e:	1c29      	adds	r1, r5, #0
1000ab20:	2200      	movs	r2, #0
1000ab22:	2300      	movs	r3, #0
1000ab24:	f000 fbfe 	bl	1000b324 <__aeabi_dcmplt>
1000ab28:	2800      	cmp	r0, #0
1000ab2a:	d105      	bne.n	1000ab38 <sqrt+0x48>
1000ab2c:	1c30      	adds	r0, r6, #0
1000ab2e:	1c39      	adds	r1, r7, #0
1000ab30:	b00c      	add	sp, #48	; 0x30
1000ab32:	bc04      	pop	{r2}
1000ab34:	4690      	mov	r8, r2
1000ab36:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ab38:	2301      	movs	r3, #1
1000ab3a:	9302      	str	r3, [sp, #8]
1000ab3c:	4b19      	ldr	r3, [pc, #100]	; (1000aba4 <sqrt+0xb4>)
1000ab3e:	9406      	str	r4, [sp, #24]
1000ab40:	9507      	str	r5, [sp, #28]
1000ab42:	9303      	str	r3, [sp, #12]
1000ab44:	2300      	movs	r3, #0
1000ab46:	930a      	str	r3, [sp, #40]	; 0x28
1000ab48:	4643      	mov	r3, r8
1000ab4a:	9404      	str	r4, [sp, #16]
1000ab4c:	9505      	str	r5, [sp, #20]
1000ab4e:	781c      	ldrb	r4, [r3, #0]
1000ab50:	2c00      	cmp	r4, #0
1000ab52:	d10f      	bne.n	1000ab74 <sqrt+0x84>
1000ab54:	2300      	movs	r3, #0
1000ab56:	2400      	movs	r4, #0
1000ab58:	9308      	str	r3, [sp, #32]
1000ab5a:	9409      	str	r4, [sp, #36]	; 0x24
1000ab5c:	a802      	add	r0, sp, #8
1000ab5e:	f000 fb31 	bl	1000b1c4 <matherr>
1000ab62:	2800      	cmp	r0, #0
1000ab64:	d010      	beq.n	1000ab88 <sqrt+0x98>
1000ab66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000ab68:	9301      	str	r3, [sp, #4]
1000ab6a:	2b00      	cmp	r3, #0
1000ab6c:	d111      	bne.n	1000ab92 <sqrt+0xa2>
1000ab6e:	9e08      	ldr	r6, [sp, #32]
1000ab70:	9f09      	ldr	r7, [sp, #36]	; 0x24
1000ab72:	e7db      	b.n	1000ab2c <sqrt+0x3c>
1000ab74:	2000      	movs	r0, #0
1000ab76:	2100      	movs	r1, #0
1000ab78:	1c02      	adds	r2, r0, #0
1000ab7a:	1c0b      	adds	r3, r1, #0
1000ab7c:	f001 fcce 	bl	1000c51c <__aeabi_ddiv>
1000ab80:	9008      	str	r0, [sp, #32]
1000ab82:	9109      	str	r1, [sp, #36]	; 0x24
1000ab84:	2c02      	cmp	r4, #2
1000ab86:	d1e9      	bne.n	1000ab5c <sqrt+0x6c>
1000ab88:	f003 f840 	bl	1000dc0c <__errno>
1000ab8c:	2321      	movs	r3, #33	; 0x21
1000ab8e:	6003      	str	r3, [r0, #0]
1000ab90:	e7e9      	b.n	1000ab66 <sqrt+0x76>
1000ab92:	f003 f83b 	bl	1000dc0c <__errno>
1000ab96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000ab98:	9301      	str	r3, [sp, #4]
1000ab9a:	6003      	str	r3, [r0, #0]
1000ab9c:	e7e7      	b.n	1000ab6e <sqrt+0x7e>
1000ab9e:	46c0      	nop			; (mov r8, r8)
1000aba0:	10010ac4 	.word	0x10010ac4
1000aba4:	100107a8 	.word	0x100107a8

1000aba8 <__ieee754_asin>:
1000aba8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000abaa:	4657      	mov	r7, sl
1000abac:	464e      	mov	r6, r9
1000abae:	b4c0      	push	{r6, r7}
1000abb0:	4bd0      	ldr	r3, [pc, #832]	; (1000aef4 <__ieee754_asin+0x34c>)
1000abb2:	004e      	lsls	r6, r1, #1
1000abb4:	b089      	sub	sp, #36	; 0x24
1000abb6:	1c07      	adds	r7, r0, #0
1000abb8:	468a      	mov	sl, r1
1000abba:	4689      	mov	r9, r1
1000abbc:	0876      	lsrs	r6, r6, #1
1000abbe:	429e      	cmp	r6, r3
1000abc0:	dd13      	ble.n	1000abea <__ieee754_asin+0x42>
1000abc2:	4bcd      	ldr	r3, [pc, #820]	; (1000aef8 <__ieee754_asin+0x350>)
1000abc4:	469c      	mov	ip, r3
1000abc6:	4466      	add	r6, ip
1000abc8:	4306      	orrs	r6, r0
1000abca:	d022      	beq.n	1000ac12 <__ieee754_asin+0x6a>
1000abcc:	1c3a      	adds	r2, r7, #0
1000abce:	4653      	mov	r3, sl
1000abd0:	f002 fb7c 	bl	1000d2cc <__aeabi_dsub>
1000abd4:	1c0b      	adds	r3, r1, #0
1000abd6:	1c02      	adds	r2, r0, #0
1000abd8:	f001 fca0 	bl	1000c51c <__aeabi_ddiv>
1000abdc:	1c03      	adds	r3, r0, #0
1000abde:	1c18      	adds	r0, r3, #0
1000abe0:	b009      	add	sp, #36	; 0x24
1000abe2:	bc0c      	pop	{r2, r3}
1000abe4:	4691      	mov	r9, r2
1000abe6:	469a      	mov	sl, r3
1000abe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000abea:	4bc4      	ldr	r3, [pc, #784]	; (1000aefc <__ieee754_asin+0x354>)
1000abec:	429e      	cmp	r6, r3
1000abee:	dc24      	bgt.n	1000ac3a <__ieee754_asin+0x92>
1000abf0:	4bc3      	ldr	r3, [pc, #780]	; (1000af00 <__ieee754_asin+0x358>)
1000abf2:	429e      	cmp	r6, r3
1000abf4:	dd00      	ble.n	1000abf8 <__ieee754_asin+0x50>
1000abf6:	e10f      	b.n	1000ae18 <__ieee754_asin+0x270>
1000abf8:	4ac2      	ldr	r2, [pc, #776]	; (1000af04 <__ieee754_asin+0x35c>)
1000abfa:	4bc3      	ldr	r3, [pc, #780]	; (1000af08 <__ieee754_asin+0x360>)
1000abfc:	f001 f966 	bl	1000becc <__aeabi_dadd>
1000ac00:	2200      	movs	r2, #0
1000ac02:	4bc2      	ldr	r3, [pc, #776]	; (1000af0c <__ieee754_asin+0x364>)
1000ac04:	f000 fba2 	bl	1000b34c <__aeabi_dcmpgt>
1000ac08:	2800      	cmp	r0, #0
1000ac0a:	d016      	beq.n	1000ac3a <__ieee754_asin+0x92>
1000ac0c:	1c3b      	adds	r3, r7, #0
1000ac0e:	4651      	mov	r1, sl
1000ac10:	e7e5      	b.n	1000abde <__ieee754_asin+0x36>
1000ac12:	4abf      	ldr	r2, [pc, #764]	; (1000af10 <__ieee754_asin+0x368>)
1000ac14:	4bbf      	ldr	r3, [pc, #764]	; (1000af14 <__ieee754_asin+0x36c>)
1000ac16:	f002 f8bf 	bl	1000cd98 <__aeabi_dmul>
1000ac1a:	4abf      	ldr	r2, [pc, #764]	; (1000af18 <__ieee754_asin+0x370>)
1000ac1c:	1c04      	adds	r4, r0, #0
1000ac1e:	1c0d      	adds	r5, r1, #0
1000ac20:	4bbe      	ldr	r3, [pc, #760]	; (1000af1c <__ieee754_asin+0x374>)
1000ac22:	1c38      	adds	r0, r7, #0
1000ac24:	4651      	mov	r1, sl
1000ac26:	f002 f8b7 	bl	1000cd98 <__aeabi_dmul>
1000ac2a:	1c0b      	adds	r3, r1, #0
1000ac2c:	1c02      	adds	r2, r0, #0
1000ac2e:	1c29      	adds	r1, r5, #0
1000ac30:	1c20      	adds	r0, r4, #0
1000ac32:	f001 f94b 	bl	1000becc <__aeabi_dadd>
1000ac36:	1c03      	adds	r3, r0, #0
1000ac38:	e7d1      	b.n	1000abde <__ieee754_asin+0x36>
1000ac3a:	1c38      	adds	r0, r7, #0
1000ac3c:	4651      	mov	r1, sl
1000ac3e:	f7ff fef9 	bl	1000aa34 <fabs>
1000ac42:	1c02      	adds	r2, r0, #0
1000ac44:	1c0b      	adds	r3, r1, #0
1000ac46:	2000      	movs	r0, #0
1000ac48:	49b0      	ldr	r1, [pc, #704]	; (1000af0c <__ieee754_asin+0x364>)
1000ac4a:	f002 fb3f 	bl	1000d2cc <__aeabi_dsub>
1000ac4e:	2200      	movs	r2, #0
1000ac50:	4bb3      	ldr	r3, [pc, #716]	; (1000af20 <__ieee754_asin+0x378>)
1000ac52:	f002 f8a1 	bl	1000cd98 <__aeabi_dmul>
1000ac56:	1c04      	adds	r4, r0, #0
1000ac58:	1c0d      	adds	r5, r1, #0
1000ac5a:	4ab2      	ldr	r2, [pc, #712]	; (1000af24 <__ieee754_asin+0x37c>)
1000ac5c:	4bb2      	ldr	r3, [pc, #712]	; (1000af28 <__ieee754_asin+0x380>)
1000ac5e:	f002 f89b 	bl	1000cd98 <__aeabi_dmul>
1000ac62:	4ab2      	ldr	r2, [pc, #712]	; (1000af2c <__ieee754_asin+0x384>)
1000ac64:	4bb2      	ldr	r3, [pc, #712]	; (1000af30 <__ieee754_asin+0x388>)
1000ac66:	f001 f931 	bl	1000becc <__aeabi_dadd>
1000ac6a:	1c22      	adds	r2, r4, #0
1000ac6c:	1c2b      	adds	r3, r5, #0
1000ac6e:	f002 f893 	bl	1000cd98 <__aeabi_dmul>
1000ac72:	4ab0      	ldr	r2, [pc, #704]	; (1000af34 <__ieee754_asin+0x38c>)
1000ac74:	4bb0      	ldr	r3, [pc, #704]	; (1000af38 <__ieee754_asin+0x390>)
1000ac76:	f002 fb29 	bl	1000d2cc <__aeabi_dsub>
1000ac7a:	1c22      	adds	r2, r4, #0
1000ac7c:	1c2b      	adds	r3, r5, #0
1000ac7e:	f002 f88b 	bl	1000cd98 <__aeabi_dmul>
1000ac82:	4aae      	ldr	r2, [pc, #696]	; (1000af3c <__ieee754_asin+0x394>)
1000ac84:	4bae      	ldr	r3, [pc, #696]	; (1000af40 <__ieee754_asin+0x398>)
1000ac86:	f001 f921 	bl	1000becc <__aeabi_dadd>
1000ac8a:	1c22      	adds	r2, r4, #0
1000ac8c:	1c2b      	adds	r3, r5, #0
1000ac8e:	f002 f883 	bl	1000cd98 <__aeabi_dmul>
1000ac92:	4aac      	ldr	r2, [pc, #688]	; (1000af44 <__ieee754_asin+0x39c>)
1000ac94:	4bac      	ldr	r3, [pc, #688]	; (1000af48 <__ieee754_asin+0x3a0>)
1000ac96:	f002 fb19 	bl	1000d2cc <__aeabi_dsub>
1000ac9a:	1c22      	adds	r2, r4, #0
1000ac9c:	1c2b      	adds	r3, r5, #0
1000ac9e:	f002 f87b 	bl	1000cd98 <__aeabi_dmul>
1000aca2:	4aaa      	ldr	r2, [pc, #680]	; (1000af4c <__ieee754_asin+0x3a4>)
1000aca4:	4baa      	ldr	r3, [pc, #680]	; (1000af50 <__ieee754_asin+0x3a8>)
1000aca6:	f001 f911 	bl	1000becc <__aeabi_dadd>
1000acaa:	1c22      	adds	r2, r4, #0
1000acac:	1c2b      	adds	r3, r5, #0
1000acae:	f002 f873 	bl	1000cd98 <__aeabi_dmul>
1000acb2:	4aa8      	ldr	r2, [pc, #672]	; (1000af54 <__ieee754_asin+0x3ac>)
1000acb4:	9002      	str	r0, [sp, #8]
1000acb6:	9103      	str	r1, [sp, #12]
1000acb8:	4ba7      	ldr	r3, [pc, #668]	; (1000af58 <__ieee754_asin+0x3b0>)
1000acba:	1c20      	adds	r0, r4, #0
1000acbc:	1c29      	adds	r1, r5, #0
1000acbe:	f002 f86b 	bl	1000cd98 <__aeabi_dmul>
1000acc2:	4aa6      	ldr	r2, [pc, #664]	; (1000af5c <__ieee754_asin+0x3b4>)
1000acc4:	4ba6      	ldr	r3, [pc, #664]	; (1000af60 <__ieee754_asin+0x3b8>)
1000acc6:	f002 fb01 	bl	1000d2cc <__aeabi_dsub>
1000acca:	1c22      	adds	r2, r4, #0
1000accc:	1c2b      	adds	r3, r5, #0
1000acce:	f002 f863 	bl	1000cd98 <__aeabi_dmul>
1000acd2:	4aa4      	ldr	r2, [pc, #656]	; (1000af64 <__ieee754_asin+0x3bc>)
1000acd4:	4ba4      	ldr	r3, [pc, #656]	; (1000af68 <__ieee754_asin+0x3c0>)
1000acd6:	f001 f8f9 	bl	1000becc <__aeabi_dadd>
1000acda:	1c22      	adds	r2, r4, #0
1000acdc:	1c2b      	adds	r3, r5, #0
1000acde:	f002 f85b 	bl	1000cd98 <__aeabi_dmul>
1000ace2:	4aa2      	ldr	r2, [pc, #648]	; (1000af6c <__ieee754_asin+0x3c4>)
1000ace4:	4ba2      	ldr	r3, [pc, #648]	; (1000af70 <__ieee754_asin+0x3c8>)
1000ace6:	f002 faf1 	bl	1000d2cc <__aeabi_dsub>
1000acea:	1c22      	adds	r2, r4, #0
1000acec:	1c2b      	adds	r3, r5, #0
1000acee:	f002 f853 	bl	1000cd98 <__aeabi_dmul>
1000acf2:	4b86      	ldr	r3, [pc, #536]	; (1000af0c <__ieee754_asin+0x364>)
1000acf4:	2200      	movs	r2, #0
1000acf6:	f001 f8e9 	bl	1000becc <__aeabi_dadd>
1000acfa:	9004      	str	r0, [sp, #16]
1000acfc:	9105      	str	r1, [sp, #20]
1000acfe:	1c20      	adds	r0, r4, #0
1000ad00:	1c29      	adds	r1, r5, #0
1000ad02:	f000 f93b 	bl	1000af7c <__ieee754_sqrt>
1000ad06:	4b9b      	ldr	r3, [pc, #620]	; (1000af74 <__ieee754_asin+0x3cc>)
1000ad08:	9000      	str	r0, [sp, #0]
1000ad0a:	9101      	str	r1, [sp, #4]
1000ad0c:	429e      	cmp	r6, r3
1000ad0e:	dc62      	bgt.n	1000add6 <__ieee754_asin+0x22e>
1000ad10:	9800      	ldr	r0, [sp, #0]
1000ad12:	9901      	ldr	r1, [sp, #4]
1000ad14:	2200      	movs	r2, #0
1000ad16:	1c0b      	adds	r3, r1, #0
1000ad18:	1c16      	adds	r6, r2, #0
1000ad1a:	1c02      	adds	r2, r0, #0
1000ad1c:	1c0f      	adds	r7, r1, #0
1000ad1e:	f001 f8d5 	bl	1000becc <__aeabi_dadd>
1000ad22:	9a04      	ldr	r2, [sp, #16]
1000ad24:	9b05      	ldr	r3, [sp, #20]
1000ad26:	9006      	str	r0, [sp, #24]
1000ad28:	9107      	str	r1, [sp, #28]
1000ad2a:	9802      	ldr	r0, [sp, #8]
1000ad2c:	9903      	ldr	r1, [sp, #12]
1000ad2e:	f001 fbf5 	bl	1000c51c <__aeabi_ddiv>
1000ad32:	1c02      	adds	r2, r0, #0
1000ad34:	1c0b      	adds	r3, r1, #0
1000ad36:	9806      	ldr	r0, [sp, #24]
1000ad38:	9907      	ldr	r1, [sp, #28]
1000ad3a:	f002 f82d 	bl	1000cd98 <__aeabi_dmul>
1000ad3e:	1c32      	adds	r2, r6, #0
1000ad40:	9002      	str	r0, [sp, #8]
1000ad42:	9103      	str	r1, [sp, #12]
1000ad44:	1c3b      	adds	r3, r7, #0
1000ad46:	1c30      	adds	r0, r6, #0
1000ad48:	1c39      	adds	r1, r7, #0
1000ad4a:	f002 f825 	bl	1000cd98 <__aeabi_dmul>
1000ad4e:	1c02      	adds	r2, r0, #0
1000ad50:	1c0b      	adds	r3, r1, #0
1000ad52:	1c20      	adds	r0, r4, #0
1000ad54:	1c29      	adds	r1, r5, #0
1000ad56:	f002 fab9 	bl	1000d2cc <__aeabi_dsub>
1000ad5a:	1c32      	adds	r2, r6, #0
1000ad5c:	1c04      	adds	r4, r0, #0
1000ad5e:	1c0d      	adds	r5, r1, #0
1000ad60:	9800      	ldr	r0, [sp, #0]
1000ad62:	9901      	ldr	r1, [sp, #4]
1000ad64:	1c3b      	adds	r3, r7, #0
1000ad66:	f001 f8b1 	bl	1000becc <__aeabi_dadd>
1000ad6a:	1c02      	adds	r2, r0, #0
1000ad6c:	1c0b      	adds	r3, r1, #0
1000ad6e:	1c20      	adds	r0, r4, #0
1000ad70:	1c29      	adds	r1, r5, #0
1000ad72:	f001 fbd3 	bl	1000c51c <__aeabi_ddiv>
1000ad76:	1c02      	adds	r2, r0, #0
1000ad78:	1c0b      	adds	r3, r1, #0
1000ad7a:	f001 f8a7 	bl	1000becc <__aeabi_dadd>
1000ad7e:	1c02      	adds	r2, r0, #0
1000ad80:	1c0b      	adds	r3, r1, #0
1000ad82:	4865      	ldr	r0, [pc, #404]	; (1000af18 <__ieee754_asin+0x370>)
1000ad84:	4965      	ldr	r1, [pc, #404]	; (1000af1c <__ieee754_asin+0x374>)
1000ad86:	f002 faa1 	bl	1000d2cc <__aeabi_dsub>
1000ad8a:	1c02      	adds	r2, r0, #0
1000ad8c:	1c0b      	adds	r3, r1, #0
1000ad8e:	9802      	ldr	r0, [sp, #8]
1000ad90:	9903      	ldr	r1, [sp, #12]
1000ad92:	f002 fa9b 	bl	1000d2cc <__aeabi_dsub>
1000ad96:	1c32      	adds	r2, r6, #0
1000ad98:	1c04      	adds	r4, r0, #0
1000ad9a:	1c0d      	adds	r5, r1, #0
1000ad9c:	1c3b      	adds	r3, r7, #0
1000ad9e:	1c30      	adds	r0, r6, #0
1000ada0:	1c39      	adds	r1, r7, #0
1000ada2:	f001 f893 	bl	1000becc <__aeabi_dadd>
1000ada6:	1c02      	adds	r2, r0, #0
1000ada8:	1c0b      	adds	r3, r1, #0
1000adaa:	4859      	ldr	r0, [pc, #356]	; (1000af10 <__ieee754_asin+0x368>)
1000adac:	4972      	ldr	r1, [pc, #456]	; (1000af78 <__ieee754_asin+0x3d0>)
1000adae:	f002 fa8d 	bl	1000d2cc <__aeabi_dsub>
1000adb2:	1c02      	adds	r2, r0, #0
1000adb4:	1c0b      	adds	r3, r1, #0
1000adb6:	1c20      	adds	r0, r4, #0
1000adb8:	1c29      	adds	r1, r5, #0
1000adba:	f002 fa87 	bl	1000d2cc <__aeabi_dsub>
1000adbe:	1c02      	adds	r2, r0, #0
1000adc0:	1c0b      	adds	r3, r1, #0
1000adc2:	4853      	ldr	r0, [pc, #332]	; (1000af10 <__ieee754_asin+0x368>)
1000adc4:	496c      	ldr	r1, [pc, #432]	; (1000af78 <__ieee754_asin+0x3d0>)
1000adc6:	f002 fa81 	bl	1000d2cc <__aeabi_dsub>
1000adca:	464b      	mov	r3, r9
1000adcc:	2b00      	cmp	r3, #0
1000adce:	dc00      	bgt.n	1000add2 <__ieee754_asin+0x22a>
1000add0:	e08a      	b.n	1000aee8 <__ieee754_asin+0x340>
1000add2:	1c03      	adds	r3, r0, #0
1000add4:	e703      	b.n	1000abde <__ieee754_asin+0x36>
1000add6:	9a04      	ldr	r2, [sp, #16]
1000add8:	9b05      	ldr	r3, [sp, #20]
1000adda:	9802      	ldr	r0, [sp, #8]
1000addc:	9903      	ldr	r1, [sp, #12]
1000adde:	f001 fb9d 	bl	1000c51c <__aeabi_ddiv>
1000ade2:	9c00      	ldr	r4, [sp, #0]
1000ade4:	9d01      	ldr	r5, [sp, #4]
1000ade6:	1c02      	adds	r2, r0, #0
1000ade8:	1c0b      	adds	r3, r1, #0
1000adea:	1c20      	adds	r0, r4, #0
1000adec:	1c29      	adds	r1, r5, #0
1000adee:	f001 ffd3 	bl	1000cd98 <__aeabi_dmul>
1000adf2:	1c22      	adds	r2, r4, #0
1000adf4:	1c2b      	adds	r3, r5, #0
1000adf6:	f001 f869 	bl	1000becc <__aeabi_dadd>
1000adfa:	1c02      	adds	r2, r0, #0
1000adfc:	1c0b      	adds	r3, r1, #0
1000adfe:	f001 f865 	bl	1000becc <__aeabi_dadd>
1000ae02:	4a45      	ldr	r2, [pc, #276]	; (1000af18 <__ieee754_asin+0x370>)
1000ae04:	4b45      	ldr	r3, [pc, #276]	; (1000af1c <__ieee754_asin+0x374>)
1000ae06:	f002 fa61 	bl	1000d2cc <__aeabi_dsub>
1000ae0a:	1c02      	adds	r2, r0, #0
1000ae0c:	1c0b      	adds	r3, r1, #0
1000ae0e:	4840      	ldr	r0, [pc, #256]	; (1000af10 <__ieee754_asin+0x368>)
1000ae10:	4940      	ldr	r1, [pc, #256]	; (1000af14 <__ieee754_asin+0x36c>)
1000ae12:	f002 fa5b 	bl	1000d2cc <__aeabi_dsub>
1000ae16:	e7d8      	b.n	1000adca <__ieee754_asin+0x222>
1000ae18:	1c3a      	adds	r2, r7, #0
1000ae1a:	4653      	mov	r3, sl
1000ae1c:	f001 ffbc 	bl	1000cd98 <__aeabi_dmul>
1000ae20:	1c04      	adds	r4, r0, #0
1000ae22:	1c0d      	adds	r5, r1, #0
1000ae24:	4a3f      	ldr	r2, [pc, #252]	; (1000af24 <__ieee754_asin+0x37c>)
1000ae26:	4b40      	ldr	r3, [pc, #256]	; (1000af28 <__ieee754_asin+0x380>)
1000ae28:	f001 ffb6 	bl	1000cd98 <__aeabi_dmul>
1000ae2c:	4a3f      	ldr	r2, [pc, #252]	; (1000af2c <__ieee754_asin+0x384>)
1000ae2e:	4b40      	ldr	r3, [pc, #256]	; (1000af30 <__ieee754_asin+0x388>)
1000ae30:	f001 f84c 	bl	1000becc <__aeabi_dadd>
1000ae34:	1c22      	adds	r2, r4, #0
1000ae36:	1c2b      	adds	r3, r5, #0
1000ae38:	f001 ffae 	bl	1000cd98 <__aeabi_dmul>
1000ae3c:	4a3d      	ldr	r2, [pc, #244]	; (1000af34 <__ieee754_asin+0x38c>)
1000ae3e:	4b3e      	ldr	r3, [pc, #248]	; (1000af38 <__ieee754_asin+0x390>)
1000ae40:	f002 fa44 	bl	1000d2cc <__aeabi_dsub>
1000ae44:	1c22      	adds	r2, r4, #0
1000ae46:	1c2b      	adds	r3, r5, #0
1000ae48:	f001 ffa6 	bl	1000cd98 <__aeabi_dmul>
1000ae4c:	4a3b      	ldr	r2, [pc, #236]	; (1000af3c <__ieee754_asin+0x394>)
1000ae4e:	4b3c      	ldr	r3, [pc, #240]	; (1000af40 <__ieee754_asin+0x398>)
1000ae50:	f001 f83c 	bl	1000becc <__aeabi_dadd>
1000ae54:	1c22      	adds	r2, r4, #0
1000ae56:	1c2b      	adds	r3, r5, #0
1000ae58:	f001 ff9e 	bl	1000cd98 <__aeabi_dmul>
1000ae5c:	4a39      	ldr	r2, [pc, #228]	; (1000af44 <__ieee754_asin+0x39c>)
1000ae5e:	4b3a      	ldr	r3, [pc, #232]	; (1000af48 <__ieee754_asin+0x3a0>)
1000ae60:	f002 fa34 	bl	1000d2cc <__aeabi_dsub>
1000ae64:	1c22      	adds	r2, r4, #0
1000ae66:	1c2b      	adds	r3, r5, #0
1000ae68:	f001 ff96 	bl	1000cd98 <__aeabi_dmul>
1000ae6c:	4a37      	ldr	r2, [pc, #220]	; (1000af4c <__ieee754_asin+0x3a4>)
1000ae6e:	4b38      	ldr	r3, [pc, #224]	; (1000af50 <__ieee754_asin+0x3a8>)
1000ae70:	f001 f82c 	bl	1000becc <__aeabi_dadd>
1000ae74:	1c22      	adds	r2, r4, #0
1000ae76:	1c2b      	adds	r3, r5, #0
1000ae78:	f001 ff8e 	bl	1000cd98 <__aeabi_dmul>
1000ae7c:	4a35      	ldr	r2, [pc, #212]	; (1000af54 <__ieee754_asin+0x3ac>)
1000ae7e:	9000      	str	r0, [sp, #0]
1000ae80:	9101      	str	r1, [sp, #4]
1000ae82:	4b35      	ldr	r3, [pc, #212]	; (1000af58 <__ieee754_asin+0x3b0>)
1000ae84:	1c20      	adds	r0, r4, #0
1000ae86:	1c29      	adds	r1, r5, #0
1000ae88:	f001 ff86 	bl	1000cd98 <__aeabi_dmul>
1000ae8c:	4a33      	ldr	r2, [pc, #204]	; (1000af5c <__ieee754_asin+0x3b4>)
1000ae8e:	4b34      	ldr	r3, [pc, #208]	; (1000af60 <__ieee754_asin+0x3b8>)
1000ae90:	f002 fa1c 	bl	1000d2cc <__aeabi_dsub>
1000ae94:	1c22      	adds	r2, r4, #0
1000ae96:	1c2b      	adds	r3, r5, #0
1000ae98:	f001 ff7e 	bl	1000cd98 <__aeabi_dmul>
1000ae9c:	4a31      	ldr	r2, [pc, #196]	; (1000af64 <__ieee754_asin+0x3bc>)
1000ae9e:	4b32      	ldr	r3, [pc, #200]	; (1000af68 <__ieee754_asin+0x3c0>)
1000aea0:	f001 f814 	bl	1000becc <__aeabi_dadd>
1000aea4:	1c22      	adds	r2, r4, #0
1000aea6:	1c2b      	adds	r3, r5, #0
1000aea8:	f001 ff76 	bl	1000cd98 <__aeabi_dmul>
1000aeac:	4a2f      	ldr	r2, [pc, #188]	; (1000af6c <__ieee754_asin+0x3c4>)
1000aeae:	4b30      	ldr	r3, [pc, #192]	; (1000af70 <__ieee754_asin+0x3c8>)
1000aeb0:	f002 fa0c 	bl	1000d2cc <__aeabi_dsub>
1000aeb4:	1c22      	adds	r2, r4, #0
1000aeb6:	1c2b      	adds	r3, r5, #0
1000aeb8:	f001 ff6e 	bl	1000cd98 <__aeabi_dmul>
1000aebc:	2200      	movs	r2, #0
1000aebe:	4b13      	ldr	r3, [pc, #76]	; (1000af0c <__ieee754_asin+0x364>)
1000aec0:	f001 f804 	bl	1000becc <__aeabi_dadd>
1000aec4:	1c02      	adds	r2, r0, #0
1000aec6:	1c0b      	adds	r3, r1, #0
1000aec8:	9800      	ldr	r0, [sp, #0]
1000aeca:	9901      	ldr	r1, [sp, #4]
1000aecc:	f001 fb26 	bl	1000c51c <__aeabi_ddiv>
1000aed0:	1c02      	adds	r2, r0, #0
1000aed2:	1c0b      	adds	r3, r1, #0
1000aed4:	1c38      	adds	r0, r7, #0
1000aed6:	4651      	mov	r1, sl
1000aed8:	f001 ff5e 	bl	1000cd98 <__aeabi_dmul>
1000aedc:	4653      	mov	r3, sl
1000aede:	1c3a      	adds	r2, r7, #0
1000aee0:	f000 fff4 	bl	1000becc <__aeabi_dadd>
1000aee4:	1c03      	adds	r3, r0, #0
1000aee6:	e67a      	b.n	1000abde <__ieee754_asin+0x36>
1000aee8:	2280      	movs	r2, #128	; 0x80
1000aeea:	0612      	lsls	r2, r2, #24
1000aeec:	4694      	mov	ip, r2
1000aeee:	1c03      	adds	r3, r0, #0
1000aef0:	4461      	add	r1, ip
1000aef2:	e674      	b.n	1000abde <__ieee754_asin+0x36>
1000aef4:	3fefffff 	.word	0x3fefffff
1000aef8:	c0100000 	.word	0xc0100000
1000aefc:	3fdfffff 	.word	0x3fdfffff
1000af00:	3e3fffff 	.word	0x3e3fffff
1000af04:	8800759c 	.word	0x8800759c
1000af08:	7e37e43c 	.word	0x7e37e43c
1000af0c:	3ff00000 	.word	0x3ff00000
1000af10:	54442d18 	.word	0x54442d18
1000af14:	3ff921fb 	.word	0x3ff921fb
1000af18:	33145c07 	.word	0x33145c07
1000af1c:	3c91a626 	.word	0x3c91a626
1000af20:	3fe00000 	.word	0x3fe00000
1000af24:	0dfdf709 	.word	0x0dfdf709
1000af28:	3f023de1 	.word	0x3f023de1
1000af2c:	7501b288 	.word	0x7501b288
1000af30:	3f49efe0 	.word	0x3f49efe0
1000af34:	b5688f3b 	.word	0xb5688f3b
1000af38:	3fa48228 	.word	0x3fa48228
1000af3c:	0e884455 	.word	0x0e884455
1000af40:	3fc9c155 	.word	0x3fc9c155
1000af44:	03eb6f7d 	.word	0x03eb6f7d
1000af48:	3fd4d612 	.word	0x3fd4d612
1000af4c:	55555555 	.word	0x55555555
1000af50:	3fc55555 	.word	0x3fc55555
1000af54:	b12e9282 	.word	0xb12e9282
1000af58:	3fb3b8c5 	.word	0x3fb3b8c5
1000af5c:	1b8d0159 	.word	0x1b8d0159
1000af60:	3fe6066c 	.word	0x3fe6066c
1000af64:	9c598ac8 	.word	0x9c598ac8
1000af68:	40002ae5 	.word	0x40002ae5
1000af6c:	1c8a2d4b 	.word	0x1c8a2d4b
1000af70:	40033a27 	.word	0x40033a27
1000af74:	3fef3332 	.word	0x3fef3332
1000af78:	3fe921fb 	.word	0x3fe921fb

1000af7c <__ieee754_sqrt>:
1000af7c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000af7e:	4656      	mov	r6, sl
1000af80:	464d      	mov	r5, r9
1000af82:	4644      	mov	r4, r8
1000af84:	465f      	mov	r7, fp
1000af86:	4b75      	ldr	r3, [pc, #468]	; (1000b15c <__ieee754_sqrt+0x1e0>)
1000af88:	b4f0      	push	{r4, r5, r6, r7}
1000af8a:	1c0a      	adds	r2, r1, #0
1000af8c:	1c0e      	adds	r6, r1, #0
1000af8e:	1c19      	adds	r1, r3, #0
1000af90:	b083      	sub	sp, #12
1000af92:	1c05      	adds	r5, r0, #0
1000af94:	1c04      	adds	r4, r0, #0
1000af96:	4031      	ands	r1, r6
1000af98:	4299      	cmp	r1, r3
1000af9a:	d100      	bne.n	1000af9e <__ieee754_sqrt+0x22>
1000af9c:	e0b7      	b.n	1000b10e <__ieee754_sqrt+0x192>
1000af9e:	2e00      	cmp	r6, #0
1000afa0:	dc00      	bgt.n	1000afa4 <__ieee754_sqrt+0x28>
1000afa2:	e093      	b.n	1000b0cc <__ieee754_sqrt+0x150>
1000afa4:	1531      	asrs	r1, r6, #20
1000afa6:	d100      	bne.n	1000afaa <__ieee754_sqrt+0x2e>
1000afa8:	e0a0      	b.n	1000b0ec <__ieee754_sqrt+0x170>
1000afaa:	4b6d      	ldr	r3, [pc, #436]	; (1000b160 <__ieee754_sqrt+0x1e4>)
1000afac:	0312      	lsls	r2, r2, #12
1000afae:	18ce      	adds	r6, r1, r3
1000afb0:	2380      	movs	r3, #128	; 0x80
1000afb2:	0b12      	lsrs	r2, r2, #12
1000afb4:	035b      	lsls	r3, r3, #13
1000afb6:	431a      	orrs	r2, r3
1000afb8:	07f3      	lsls	r3, r6, #31
1000afba:	d500      	bpl.n	1000afbe <__ieee754_sqrt+0x42>
1000afbc:	e077      	b.n	1000b0ae <__ieee754_sqrt+0x132>
1000afbe:	1073      	asrs	r3, r6, #1
1000afc0:	0052      	lsls	r2, r2, #1
1000afc2:	4698      	mov	r8, r3
1000afc4:	0fe3      	lsrs	r3, r4, #31
1000afc6:	18d3      	adds	r3, r2, r3
1000afc8:	2280      	movs	r2, #128	; 0x80
1000afca:	2116      	movs	r1, #22
1000afcc:	2700      	movs	r7, #0
1000afce:	2500      	movs	r5, #0
1000afd0:	0064      	lsls	r4, r4, #1
1000afd2:	0392      	lsls	r2, r2, #14
1000afd4:	18a8      	adds	r0, r5, r2
1000afd6:	4298      	cmp	r0, r3
1000afd8:	dc02      	bgt.n	1000afe0 <__ieee754_sqrt+0x64>
1000afda:	1885      	adds	r5, r0, r2
1000afdc:	1a1b      	subs	r3, r3, r0
1000afde:	18bf      	adds	r7, r7, r2
1000afe0:	0fe0      	lsrs	r0, r4, #31
1000afe2:	005b      	lsls	r3, r3, #1
1000afe4:	3901      	subs	r1, #1
1000afe6:	181b      	adds	r3, r3, r0
1000afe8:	0064      	lsls	r4, r4, #1
1000afea:	0852      	lsrs	r2, r2, #1
1000afec:	2900      	cmp	r1, #0
1000afee:	d1f1      	bne.n	1000afd4 <__ieee754_sqrt+0x58>
1000aff0:	2200      	movs	r2, #0
1000aff2:	9201      	str	r2, [sp, #4]
1000aff4:	4694      	mov	ip, r2
1000aff6:	2280      	movs	r2, #128	; 0x80
1000aff8:	0612      	lsls	r2, r2, #24
1000affa:	2020      	movs	r0, #32
1000affc:	4692      	mov	sl, r2
1000affe:	e009      	b.n	1000b014 <__ieee754_sqrt+0x98>
1000b000:	42ab      	cmp	r3, r5
1000b002:	d047      	beq.n	1000b094 <__ieee754_sqrt+0x118>
1000b004:	0fe1      	lsrs	r1, r4, #31
1000b006:	005b      	lsls	r3, r3, #1
1000b008:	3801      	subs	r0, #1
1000b00a:	185b      	adds	r3, r3, r1
1000b00c:	0064      	lsls	r4, r4, #1
1000b00e:	0852      	lsrs	r2, r2, #1
1000b010:	2800      	cmp	r0, #0
1000b012:	d01e      	beq.n	1000b052 <__ieee754_sqrt+0xd6>
1000b014:	4661      	mov	r1, ip
1000b016:	1889      	adds	r1, r1, r2
1000b018:	429d      	cmp	r5, r3
1000b01a:	daf1      	bge.n	1000b000 <__ieee754_sqrt+0x84>
1000b01c:	188e      	adds	r6, r1, r2
1000b01e:	46b4      	mov	ip, r6
1000b020:	0fce      	lsrs	r6, r1, #31
1000b022:	07f6      	lsls	r6, r6, #31
1000b024:	46a9      	mov	r9, r5
1000b026:	4556      	cmp	r6, sl
1000b028:	d02e      	beq.n	1000b088 <__ieee754_sqrt+0x10c>
1000b02a:	1b5b      	subs	r3, r3, r5
1000b02c:	428c      	cmp	r4, r1
1000b02e:	41ad      	sbcs	r5, r5
1000b030:	426d      	negs	r5, r5
1000b032:	1b5b      	subs	r3, r3, r5
1000b034:	1a64      	subs	r4, r4, r1
1000b036:	9901      	ldr	r1, [sp, #4]
1000b038:	005b      	lsls	r3, r3, #1
1000b03a:	468b      	mov	fp, r1
1000b03c:	4493      	add	fp, r2
1000b03e:	4659      	mov	r1, fp
1000b040:	3801      	subs	r0, #1
1000b042:	9101      	str	r1, [sp, #4]
1000b044:	0fe1      	lsrs	r1, r4, #31
1000b046:	464d      	mov	r5, r9
1000b048:	185b      	adds	r3, r3, r1
1000b04a:	0064      	lsls	r4, r4, #1
1000b04c:	0852      	lsrs	r2, r2, #1
1000b04e:	2800      	cmp	r0, #0
1000b050:	d1e0      	bne.n	1000b014 <__ieee754_sqrt+0x98>
1000b052:	4323      	orrs	r3, r4
1000b054:	d130      	bne.n	1000b0b8 <__ieee754_sqrt+0x13c>
1000b056:	9b01      	ldr	r3, [sp, #4]
1000b058:	085b      	lsrs	r3, r3, #1
1000b05a:	4942      	ldr	r1, [pc, #264]	; (1000b164 <__ieee754_sqrt+0x1e8>)
1000b05c:	107a      	asrs	r2, r7, #1
1000b05e:	468c      	mov	ip, r1
1000b060:	4462      	add	r2, ip
1000b062:	07f9      	lsls	r1, r7, #31
1000b064:	d502      	bpl.n	1000b06c <__ieee754_sqrt+0xf0>
1000b066:	2180      	movs	r1, #128	; 0x80
1000b068:	0609      	lsls	r1, r1, #24
1000b06a:	430b      	orrs	r3, r1
1000b06c:	4641      	mov	r1, r8
1000b06e:	050e      	lsls	r6, r1, #20
1000b070:	18b1      	adds	r1, r6, r2
1000b072:	1c1d      	adds	r5, r3, #0
1000b074:	1c0e      	adds	r6, r1, #0
1000b076:	1c28      	adds	r0, r5, #0
1000b078:	1c31      	adds	r1, r6, #0
1000b07a:	b003      	add	sp, #12
1000b07c:	bc3c      	pop	{r2, r3, r4, r5}
1000b07e:	4690      	mov	r8, r2
1000b080:	4699      	mov	r9, r3
1000b082:	46a2      	mov	sl, r4
1000b084:	46ab      	mov	fp, r5
1000b086:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b088:	4666      	mov	r6, ip
1000b08a:	2e00      	cmp	r6, #0
1000b08c:	dbcd      	blt.n	1000b02a <__ieee754_sqrt+0xae>
1000b08e:	1c6e      	adds	r6, r5, #1
1000b090:	46b1      	mov	r9, r6
1000b092:	e7ca      	b.n	1000b02a <__ieee754_sqrt+0xae>
1000b094:	42a1      	cmp	r1, r4
1000b096:	d808      	bhi.n	1000b0aa <__ieee754_sqrt+0x12e>
1000b098:	188e      	adds	r6, r1, r2
1000b09a:	46b4      	mov	ip, r6
1000b09c:	0fce      	lsrs	r6, r1, #31
1000b09e:	07f6      	lsls	r6, r6, #31
1000b0a0:	4556      	cmp	r6, sl
1000b0a2:	d041      	beq.n	1000b128 <__ieee754_sqrt+0x1ac>
1000b0a4:	4699      	mov	r9, r3
1000b0a6:	2300      	movs	r3, #0
1000b0a8:	e7c4      	b.n	1000b034 <__ieee754_sqrt+0xb8>
1000b0aa:	1c1d      	adds	r5, r3, #0
1000b0ac:	e7aa      	b.n	1000b004 <__ieee754_sqrt+0x88>
1000b0ae:	0fe3      	lsrs	r3, r4, #31
1000b0b0:	0052      	lsls	r2, r2, #1
1000b0b2:	18d2      	adds	r2, r2, r3
1000b0b4:	0064      	lsls	r4, r4, #1
1000b0b6:	e782      	b.n	1000afbe <__ieee754_sqrt+0x42>
1000b0b8:	9b01      	ldr	r3, [sp, #4]
1000b0ba:	3301      	adds	r3, #1
1000b0bc:	d03a      	beq.n	1000b134 <__ieee754_sqrt+0x1b8>
1000b0be:	9a01      	ldr	r2, [sp, #4]
1000b0c0:	2301      	movs	r3, #1
1000b0c2:	4694      	mov	ip, r2
1000b0c4:	4013      	ands	r3, r2
1000b0c6:	4463      	add	r3, ip
1000b0c8:	085b      	lsrs	r3, r3, #1
1000b0ca:	e7c6      	b.n	1000b05a <__ieee754_sqrt+0xde>
1000b0cc:	0073      	lsls	r3, r6, #1
1000b0ce:	085b      	lsrs	r3, r3, #1
1000b0d0:	4303      	orrs	r3, r0
1000b0d2:	d0d0      	beq.n	1000b076 <__ieee754_sqrt+0xfa>
1000b0d4:	2100      	movs	r1, #0
1000b0d6:	2e00      	cmp	r6, #0
1000b0d8:	d133      	bne.n	1000b142 <__ieee754_sqrt+0x1c6>
1000b0da:	0ae2      	lsrs	r2, r4, #11
1000b0dc:	3915      	subs	r1, #21
1000b0de:	0564      	lsls	r4, r4, #21
1000b0e0:	2a00      	cmp	r2, #0
1000b0e2:	d0fa      	beq.n	1000b0da <__ieee754_sqrt+0x15e>
1000b0e4:	2380      	movs	r3, #128	; 0x80
1000b0e6:	035b      	lsls	r3, r3, #13
1000b0e8:	421a      	tst	r2, r3
1000b0ea:	d126      	bne.n	1000b13a <__ieee754_sqrt+0x1be>
1000b0ec:	2080      	movs	r0, #128	; 0x80
1000b0ee:	2300      	movs	r3, #0
1000b0f0:	0340      	lsls	r0, r0, #13
1000b0f2:	0052      	lsls	r2, r2, #1
1000b0f4:	3301      	adds	r3, #1
1000b0f6:	4202      	tst	r2, r0
1000b0f8:	d0fb      	beq.n	1000b0f2 <__ieee754_sqrt+0x176>
1000b0fa:	2501      	movs	r5, #1
1000b0fc:	2020      	movs	r0, #32
1000b0fe:	1aed      	subs	r5, r5, r3
1000b100:	1ac0      	subs	r0, r0, r3
1000b102:	1949      	adds	r1, r1, r5
1000b104:	1c25      	adds	r5, r4, #0
1000b106:	40c5      	lsrs	r5, r0
1000b108:	409c      	lsls	r4, r3
1000b10a:	432a      	orrs	r2, r5
1000b10c:	e74d      	b.n	1000afaa <__ieee754_sqrt+0x2e>
1000b10e:	1c2a      	adds	r2, r5, #0
1000b110:	1c33      	adds	r3, r6, #0
1000b112:	1c28      	adds	r0, r5, #0
1000b114:	1c31      	adds	r1, r6, #0
1000b116:	f001 fe3f 	bl	1000cd98 <__aeabi_dmul>
1000b11a:	1c2a      	adds	r2, r5, #0
1000b11c:	1c33      	adds	r3, r6, #0
1000b11e:	f000 fed5 	bl	1000becc <__aeabi_dadd>
1000b122:	1c05      	adds	r5, r0, #0
1000b124:	1c0e      	adds	r6, r1, #0
1000b126:	e7a6      	b.n	1000b076 <__ieee754_sqrt+0xfa>
1000b128:	4666      	mov	r6, ip
1000b12a:	2e00      	cmp	r6, #0
1000b12c:	daaf      	bge.n	1000b08e <__ieee754_sqrt+0x112>
1000b12e:	2300      	movs	r3, #0
1000b130:	46a9      	mov	r9, r5
1000b132:	e77f      	b.n	1000b034 <__ieee754_sqrt+0xb8>
1000b134:	3701      	adds	r7, #1
1000b136:	2300      	movs	r3, #0
1000b138:	e78f      	b.n	1000b05a <__ieee754_sqrt+0xde>
1000b13a:	2020      	movs	r0, #32
1000b13c:	2501      	movs	r5, #1
1000b13e:	2300      	movs	r3, #0
1000b140:	e7df      	b.n	1000b102 <__ieee754_sqrt+0x186>
1000b142:	1c2a      	adds	r2, r5, #0
1000b144:	1c33      	adds	r3, r6, #0
1000b146:	1c28      	adds	r0, r5, #0
1000b148:	1c31      	adds	r1, r6, #0
1000b14a:	f002 f8bf 	bl	1000d2cc <__aeabi_dsub>
1000b14e:	1c02      	adds	r2, r0, #0
1000b150:	1c0b      	adds	r3, r1, #0
1000b152:	f001 f9e3 	bl	1000c51c <__aeabi_ddiv>
1000b156:	1c05      	adds	r5, r0, #0
1000b158:	1c0e      	adds	r6, r1, #0
1000b15a:	e78c      	b.n	1000b076 <__ieee754_sqrt+0xfa>
1000b15c:	7ff00000 	.word	0x7ff00000
1000b160:	fffffc01 	.word	0xfffffc01
1000b164:	3fe00000 	.word	0x3fe00000

1000b168 <__fpclassifyd>:
1000b168:	1c0a      	adds	r2, r1, #0
1000b16a:	1c03      	adds	r3, r0, #0
1000b16c:	4302      	orrs	r2, r0
1000b16e:	b530      	push	{r4, r5, lr}
1000b170:	2002      	movs	r0, #2
1000b172:	2a00      	cmp	r2, #0
1000b174:	d100      	bne.n	1000b178 <__fpclassifyd+0x10>
1000b176:	bd30      	pop	{r4, r5, pc}
1000b178:	2280      	movs	r2, #128	; 0x80
1000b17a:	0612      	lsls	r2, r2, #24
1000b17c:	4291      	cmp	r1, r2
1000b17e:	d016      	beq.n	1000b1ae <__fpclassifyd+0x46>
1000b180:	4a0c      	ldr	r2, [pc, #48]	; (1000b1b4 <__fpclassifyd+0x4c>)
1000b182:	2004      	movs	r0, #4
1000b184:	188c      	adds	r4, r1, r2
1000b186:	4a0c      	ldr	r2, [pc, #48]	; (1000b1b8 <__fpclassifyd+0x50>)
1000b188:	4294      	cmp	r4, r2
1000b18a:	d9f4      	bls.n	1000b176 <__fpclassifyd+0xe>
1000b18c:	4c0b      	ldr	r4, [pc, #44]	; (1000b1bc <__fpclassifyd+0x54>)
1000b18e:	190c      	adds	r4, r1, r4
1000b190:	4294      	cmp	r4, r2
1000b192:	d9f0      	bls.n	1000b176 <__fpclassifyd+0xe>
1000b194:	4a0a      	ldr	r2, [pc, #40]	; (1000b1c0 <__fpclassifyd+0x58>)
1000b196:	0049      	lsls	r1, r1, #1
1000b198:	0849      	lsrs	r1, r1, #1
1000b19a:	2003      	movs	r0, #3
1000b19c:	4291      	cmp	r1, r2
1000b19e:	d9ea      	bls.n	1000b176 <__fpclassifyd+0xe>
1000b1a0:	4a06      	ldr	r2, [pc, #24]	; (1000b1bc <__fpclassifyd+0x54>)
1000b1a2:	2000      	movs	r0, #0
1000b1a4:	4291      	cmp	r1, r2
1000b1a6:	d1e6      	bne.n	1000b176 <__fpclassifyd+0xe>
1000b1a8:	4258      	negs	r0, r3
1000b1aa:	4158      	adcs	r0, r3
1000b1ac:	e7e3      	b.n	1000b176 <__fpclassifyd+0xe>
1000b1ae:	2b00      	cmp	r3, #0
1000b1b0:	d0e1      	beq.n	1000b176 <__fpclassifyd+0xe>
1000b1b2:	e7ef      	b.n	1000b194 <__fpclassifyd+0x2c>
1000b1b4:	fff00000 	.word	0xfff00000
1000b1b8:	7fdfffff 	.word	0x7fdfffff
1000b1bc:	7ff00000 	.word	0x7ff00000
1000b1c0:	000fffff 	.word	0x000fffff

1000b1c4 <matherr>:
1000b1c4:	2000      	movs	r0, #0
1000b1c6:	4770      	bx	lr

1000b1c8 <nan>:
1000b1c8:	2000      	movs	r0, #0
1000b1ca:	4901      	ldr	r1, [pc, #4]	; (1000b1d0 <nan+0x8>)
1000b1cc:	4770      	bx	lr
1000b1ce:	46c0      	nop			; (mov r8, r8)
1000b1d0:	7ff80000 	.word	0x7ff80000

1000b1d4 <__aeabi_uidiv>:
1000b1d4:	2200      	movs	r2, #0
1000b1d6:	0843      	lsrs	r3, r0, #1
1000b1d8:	428b      	cmp	r3, r1
1000b1da:	d374      	bcc.n	1000b2c6 <__aeabi_uidiv+0xf2>
1000b1dc:	0903      	lsrs	r3, r0, #4
1000b1de:	428b      	cmp	r3, r1
1000b1e0:	d35f      	bcc.n	1000b2a2 <__aeabi_uidiv+0xce>
1000b1e2:	0a03      	lsrs	r3, r0, #8
1000b1e4:	428b      	cmp	r3, r1
1000b1e6:	d344      	bcc.n	1000b272 <__aeabi_uidiv+0x9e>
1000b1e8:	0b03      	lsrs	r3, r0, #12
1000b1ea:	428b      	cmp	r3, r1
1000b1ec:	d328      	bcc.n	1000b240 <__aeabi_uidiv+0x6c>
1000b1ee:	0c03      	lsrs	r3, r0, #16
1000b1f0:	428b      	cmp	r3, r1
1000b1f2:	d30d      	bcc.n	1000b210 <__aeabi_uidiv+0x3c>
1000b1f4:	22ff      	movs	r2, #255	; 0xff
1000b1f6:	0209      	lsls	r1, r1, #8
1000b1f8:	ba12      	rev	r2, r2
1000b1fa:	0c03      	lsrs	r3, r0, #16
1000b1fc:	428b      	cmp	r3, r1
1000b1fe:	d302      	bcc.n	1000b206 <__aeabi_uidiv+0x32>
1000b200:	1212      	asrs	r2, r2, #8
1000b202:	0209      	lsls	r1, r1, #8
1000b204:	d065      	beq.n	1000b2d2 <__aeabi_uidiv+0xfe>
1000b206:	0b03      	lsrs	r3, r0, #12
1000b208:	428b      	cmp	r3, r1
1000b20a:	d319      	bcc.n	1000b240 <__aeabi_uidiv+0x6c>
1000b20c:	e000      	b.n	1000b210 <__aeabi_uidiv+0x3c>
1000b20e:	0a09      	lsrs	r1, r1, #8
1000b210:	0bc3      	lsrs	r3, r0, #15
1000b212:	428b      	cmp	r3, r1
1000b214:	d301      	bcc.n	1000b21a <__aeabi_uidiv+0x46>
1000b216:	03cb      	lsls	r3, r1, #15
1000b218:	1ac0      	subs	r0, r0, r3
1000b21a:	4152      	adcs	r2, r2
1000b21c:	0b83      	lsrs	r3, r0, #14
1000b21e:	428b      	cmp	r3, r1
1000b220:	d301      	bcc.n	1000b226 <__aeabi_uidiv+0x52>
1000b222:	038b      	lsls	r3, r1, #14
1000b224:	1ac0      	subs	r0, r0, r3
1000b226:	4152      	adcs	r2, r2
1000b228:	0b43      	lsrs	r3, r0, #13
1000b22a:	428b      	cmp	r3, r1
1000b22c:	d301      	bcc.n	1000b232 <__aeabi_uidiv+0x5e>
1000b22e:	034b      	lsls	r3, r1, #13
1000b230:	1ac0      	subs	r0, r0, r3
1000b232:	4152      	adcs	r2, r2
1000b234:	0b03      	lsrs	r3, r0, #12
1000b236:	428b      	cmp	r3, r1
1000b238:	d301      	bcc.n	1000b23e <__aeabi_uidiv+0x6a>
1000b23a:	030b      	lsls	r3, r1, #12
1000b23c:	1ac0      	subs	r0, r0, r3
1000b23e:	4152      	adcs	r2, r2
1000b240:	0ac3      	lsrs	r3, r0, #11
1000b242:	428b      	cmp	r3, r1
1000b244:	d301      	bcc.n	1000b24a <__aeabi_uidiv+0x76>
1000b246:	02cb      	lsls	r3, r1, #11
1000b248:	1ac0      	subs	r0, r0, r3
1000b24a:	4152      	adcs	r2, r2
1000b24c:	0a83      	lsrs	r3, r0, #10
1000b24e:	428b      	cmp	r3, r1
1000b250:	d301      	bcc.n	1000b256 <__aeabi_uidiv+0x82>
1000b252:	028b      	lsls	r3, r1, #10
1000b254:	1ac0      	subs	r0, r0, r3
1000b256:	4152      	adcs	r2, r2
1000b258:	0a43      	lsrs	r3, r0, #9
1000b25a:	428b      	cmp	r3, r1
1000b25c:	d301      	bcc.n	1000b262 <__aeabi_uidiv+0x8e>
1000b25e:	024b      	lsls	r3, r1, #9
1000b260:	1ac0      	subs	r0, r0, r3
1000b262:	4152      	adcs	r2, r2
1000b264:	0a03      	lsrs	r3, r0, #8
1000b266:	428b      	cmp	r3, r1
1000b268:	d301      	bcc.n	1000b26e <__aeabi_uidiv+0x9a>
1000b26a:	020b      	lsls	r3, r1, #8
1000b26c:	1ac0      	subs	r0, r0, r3
1000b26e:	4152      	adcs	r2, r2
1000b270:	d2cd      	bcs.n	1000b20e <__aeabi_uidiv+0x3a>
1000b272:	09c3      	lsrs	r3, r0, #7
1000b274:	428b      	cmp	r3, r1
1000b276:	d301      	bcc.n	1000b27c <__aeabi_uidiv+0xa8>
1000b278:	01cb      	lsls	r3, r1, #7
1000b27a:	1ac0      	subs	r0, r0, r3
1000b27c:	4152      	adcs	r2, r2
1000b27e:	0983      	lsrs	r3, r0, #6
1000b280:	428b      	cmp	r3, r1
1000b282:	d301      	bcc.n	1000b288 <__aeabi_uidiv+0xb4>
1000b284:	018b      	lsls	r3, r1, #6
1000b286:	1ac0      	subs	r0, r0, r3
1000b288:	4152      	adcs	r2, r2
1000b28a:	0943      	lsrs	r3, r0, #5
1000b28c:	428b      	cmp	r3, r1
1000b28e:	d301      	bcc.n	1000b294 <__aeabi_uidiv+0xc0>
1000b290:	014b      	lsls	r3, r1, #5
1000b292:	1ac0      	subs	r0, r0, r3
1000b294:	4152      	adcs	r2, r2
1000b296:	0903      	lsrs	r3, r0, #4
1000b298:	428b      	cmp	r3, r1
1000b29a:	d301      	bcc.n	1000b2a0 <__aeabi_uidiv+0xcc>
1000b29c:	010b      	lsls	r3, r1, #4
1000b29e:	1ac0      	subs	r0, r0, r3
1000b2a0:	4152      	adcs	r2, r2
1000b2a2:	08c3      	lsrs	r3, r0, #3
1000b2a4:	428b      	cmp	r3, r1
1000b2a6:	d301      	bcc.n	1000b2ac <__aeabi_uidiv+0xd8>
1000b2a8:	00cb      	lsls	r3, r1, #3
1000b2aa:	1ac0      	subs	r0, r0, r3
1000b2ac:	4152      	adcs	r2, r2
1000b2ae:	0883      	lsrs	r3, r0, #2
1000b2b0:	428b      	cmp	r3, r1
1000b2b2:	d301      	bcc.n	1000b2b8 <__aeabi_uidiv+0xe4>
1000b2b4:	008b      	lsls	r3, r1, #2
1000b2b6:	1ac0      	subs	r0, r0, r3
1000b2b8:	4152      	adcs	r2, r2
1000b2ba:	0843      	lsrs	r3, r0, #1
1000b2bc:	428b      	cmp	r3, r1
1000b2be:	d301      	bcc.n	1000b2c4 <__aeabi_uidiv+0xf0>
1000b2c0:	004b      	lsls	r3, r1, #1
1000b2c2:	1ac0      	subs	r0, r0, r3
1000b2c4:	4152      	adcs	r2, r2
1000b2c6:	1a41      	subs	r1, r0, r1
1000b2c8:	d200      	bcs.n	1000b2cc <__aeabi_uidiv+0xf8>
1000b2ca:	4601      	mov	r1, r0
1000b2cc:	4152      	adcs	r2, r2
1000b2ce:	4610      	mov	r0, r2
1000b2d0:	4770      	bx	lr
1000b2d2:	e7ff      	b.n	1000b2d4 <__aeabi_uidiv+0x100>
1000b2d4:	b501      	push	{r0, lr}
1000b2d6:	2000      	movs	r0, #0
1000b2d8:	f000 f80c 	bl	1000b2f4 <__aeabi_idiv0>
1000b2dc:	bd02      	pop	{r1, pc}
1000b2de:	46c0      	nop			; (mov r8, r8)

1000b2e0 <__aeabi_uidivmod>:
1000b2e0:	2900      	cmp	r1, #0
1000b2e2:	d0f7      	beq.n	1000b2d4 <__aeabi_uidiv+0x100>
1000b2e4:	b503      	push	{r0, r1, lr}
1000b2e6:	f7ff ff75 	bl	1000b1d4 <__aeabi_uidiv>
1000b2ea:	bc0e      	pop	{r1, r2, r3}
1000b2ec:	4342      	muls	r2, r0
1000b2ee:	1a89      	subs	r1, r1, r2
1000b2f0:	4718      	bx	r3
1000b2f2:	46c0      	nop			; (mov r8, r8)

1000b2f4 <__aeabi_idiv0>:
1000b2f4:	4770      	bx	lr
1000b2f6:	46c0      	nop			; (mov r8, r8)

1000b2f8 <__aeabi_cdrcmple>:
1000b2f8:	4684      	mov	ip, r0
1000b2fa:	1c10      	adds	r0, r2, #0
1000b2fc:	4662      	mov	r2, ip
1000b2fe:	468c      	mov	ip, r1
1000b300:	1c19      	adds	r1, r3, #0
1000b302:	4663      	mov	r3, ip
1000b304:	e000      	b.n	1000b308 <__aeabi_cdcmpeq>
1000b306:	46c0      	nop			; (mov r8, r8)

1000b308 <__aeabi_cdcmpeq>:
1000b308:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1000b30a:	f001 fcdf 	bl	1000cccc <__ledf2>
1000b30e:	2800      	cmp	r0, #0
1000b310:	d401      	bmi.n	1000b316 <__aeabi_cdcmpeq+0xe>
1000b312:	2100      	movs	r1, #0
1000b314:	42c8      	cmn	r0, r1
1000b316:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

1000b318 <__aeabi_dcmpeq>:
1000b318:	b510      	push	{r4, lr}
1000b31a:	f001 fc23 	bl	1000cb64 <__eqdf2>
1000b31e:	4240      	negs	r0, r0
1000b320:	3001      	adds	r0, #1
1000b322:	bd10      	pop	{r4, pc}

1000b324 <__aeabi_dcmplt>:
1000b324:	b510      	push	{r4, lr}
1000b326:	f001 fcd1 	bl	1000cccc <__ledf2>
1000b32a:	2800      	cmp	r0, #0
1000b32c:	db01      	blt.n	1000b332 <__aeabi_dcmplt+0xe>
1000b32e:	2000      	movs	r0, #0
1000b330:	bd10      	pop	{r4, pc}
1000b332:	2001      	movs	r0, #1
1000b334:	bd10      	pop	{r4, pc}
1000b336:	46c0      	nop			; (mov r8, r8)

1000b338 <__aeabi_dcmple>:
1000b338:	b510      	push	{r4, lr}
1000b33a:	f001 fcc7 	bl	1000cccc <__ledf2>
1000b33e:	2800      	cmp	r0, #0
1000b340:	dd01      	ble.n	1000b346 <__aeabi_dcmple+0xe>
1000b342:	2000      	movs	r0, #0
1000b344:	bd10      	pop	{r4, pc}
1000b346:	2001      	movs	r0, #1
1000b348:	bd10      	pop	{r4, pc}
1000b34a:	46c0      	nop			; (mov r8, r8)

1000b34c <__aeabi_dcmpgt>:
1000b34c:	b510      	push	{r4, lr}
1000b34e:	f001 fc4d 	bl	1000cbec <__gedf2>
1000b352:	2800      	cmp	r0, #0
1000b354:	dc01      	bgt.n	1000b35a <__aeabi_dcmpgt+0xe>
1000b356:	2000      	movs	r0, #0
1000b358:	bd10      	pop	{r4, pc}
1000b35a:	2001      	movs	r0, #1
1000b35c:	bd10      	pop	{r4, pc}
1000b35e:	46c0      	nop			; (mov r8, r8)

1000b360 <__aeabi_dcmpge>:
1000b360:	b510      	push	{r4, lr}
1000b362:	f001 fc43 	bl	1000cbec <__gedf2>
1000b366:	2800      	cmp	r0, #0
1000b368:	da01      	bge.n	1000b36e <__aeabi_dcmpge+0xe>
1000b36a:	2000      	movs	r0, #0
1000b36c:	bd10      	pop	{r4, pc}
1000b36e:	2001      	movs	r0, #1
1000b370:	bd10      	pop	{r4, pc}
1000b372:	46c0      	nop			; (mov r8, r8)

1000b374 <__aeabi_fadd>:
1000b374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000b376:	004a      	lsls	r2, r1, #1
1000b378:	0243      	lsls	r3, r0, #9
1000b37a:	0044      	lsls	r4, r0, #1
1000b37c:	024e      	lsls	r6, r1, #9
1000b37e:	0fc5      	lsrs	r5, r0, #31
1000b380:	0e24      	lsrs	r4, r4, #24
1000b382:	1c28      	adds	r0, r5, #0
1000b384:	099b      	lsrs	r3, r3, #6
1000b386:	0e12      	lsrs	r2, r2, #24
1000b388:	0fc9      	lsrs	r1, r1, #31
1000b38a:	09b7      	lsrs	r7, r6, #6
1000b38c:	428d      	cmp	r5, r1
1000b38e:	d040      	beq.n	1000b412 <__aeabi_fadd+0x9e>
1000b390:	1aa0      	subs	r0, r4, r2
1000b392:	2800      	cmp	r0, #0
1000b394:	dc00      	bgt.n	1000b398 <__aeabi_fadd+0x24>
1000b396:	e084      	b.n	1000b4a2 <__aeabi_fadd+0x12e>
1000b398:	2a00      	cmp	r2, #0
1000b39a:	d11c      	bne.n	1000b3d6 <__aeabi_fadd+0x62>
1000b39c:	2f00      	cmp	r7, #0
1000b39e:	d15c      	bne.n	1000b45a <__aeabi_fadd+0xe6>
1000b3a0:	075a      	lsls	r2, r3, #29
1000b3a2:	d004      	beq.n	1000b3ae <__aeabi_fadd+0x3a>
1000b3a4:	220f      	movs	r2, #15
1000b3a6:	401a      	ands	r2, r3
1000b3a8:	2a04      	cmp	r2, #4
1000b3aa:	d000      	beq.n	1000b3ae <__aeabi_fadd+0x3a>
1000b3ac:	3304      	adds	r3, #4
1000b3ae:	2280      	movs	r2, #128	; 0x80
1000b3b0:	04d2      	lsls	r2, r2, #19
1000b3b2:	401a      	ands	r2, r3
1000b3b4:	1c28      	adds	r0, r5, #0
1000b3b6:	2a00      	cmp	r2, #0
1000b3b8:	d024      	beq.n	1000b404 <__aeabi_fadd+0x90>
1000b3ba:	3401      	adds	r4, #1
1000b3bc:	2cff      	cmp	r4, #255	; 0xff
1000b3be:	d100      	bne.n	1000b3c2 <__aeabi_fadd+0x4e>
1000b3c0:	e07b      	b.n	1000b4ba <__aeabi_fadd+0x146>
1000b3c2:	019b      	lsls	r3, r3, #6
1000b3c4:	0a5b      	lsrs	r3, r3, #9
1000b3c6:	b2e4      	uxtb	r4, r4
1000b3c8:	025b      	lsls	r3, r3, #9
1000b3ca:	05e4      	lsls	r4, r4, #23
1000b3cc:	0a5b      	lsrs	r3, r3, #9
1000b3ce:	4323      	orrs	r3, r4
1000b3d0:	07c0      	lsls	r0, r0, #31
1000b3d2:	4318      	orrs	r0, r3
1000b3d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000b3d6:	2cff      	cmp	r4, #255	; 0xff
1000b3d8:	d0e2      	beq.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b3da:	2280      	movs	r2, #128	; 0x80
1000b3dc:	04d2      	lsls	r2, r2, #19
1000b3de:	4317      	orrs	r7, r2
1000b3e0:	2601      	movs	r6, #1
1000b3e2:	281b      	cmp	r0, #27
1000b3e4:	dc08      	bgt.n	1000b3f8 <__aeabi_fadd+0x84>
1000b3e6:	1c39      	adds	r1, r7, #0
1000b3e8:	2220      	movs	r2, #32
1000b3ea:	1c3e      	adds	r6, r7, #0
1000b3ec:	40c1      	lsrs	r1, r0
1000b3ee:	1a10      	subs	r0, r2, r0
1000b3f0:	4086      	lsls	r6, r0
1000b3f2:	1e77      	subs	r7, r6, #1
1000b3f4:	41be      	sbcs	r6, r7
1000b3f6:	430e      	orrs	r6, r1
1000b3f8:	1b9b      	subs	r3, r3, r6
1000b3fa:	015a      	lsls	r2, r3, #5
1000b3fc:	d433      	bmi.n	1000b466 <__aeabi_fadd+0xf2>
1000b3fe:	1c28      	adds	r0, r5, #0
1000b400:	075a      	lsls	r2, r3, #29
1000b402:	d1cf      	bne.n	1000b3a4 <__aeabi_fadd+0x30>
1000b404:	08db      	lsrs	r3, r3, #3
1000b406:	2cff      	cmp	r4, #255	; 0xff
1000b408:	d01e      	beq.n	1000b448 <__aeabi_fadd+0xd4>
1000b40a:	025b      	lsls	r3, r3, #9
1000b40c:	0a5b      	lsrs	r3, r3, #9
1000b40e:	b2e4      	uxtb	r4, r4
1000b410:	e7da      	b.n	1000b3c8 <__aeabi_fadd+0x54>
1000b412:	1aa1      	subs	r1, r4, r2
1000b414:	2900      	cmp	r1, #0
1000b416:	dd57      	ble.n	1000b4c8 <__aeabi_fadd+0x154>
1000b418:	2a00      	cmp	r2, #0
1000b41a:	d03a      	beq.n	1000b492 <__aeabi_fadd+0x11e>
1000b41c:	2cff      	cmp	r4, #255	; 0xff
1000b41e:	d0bf      	beq.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b420:	2280      	movs	r2, #128	; 0x80
1000b422:	04d2      	lsls	r2, r2, #19
1000b424:	4317      	orrs	r7, r2
1000b426:	2601      	movs	r6, #1
1000b428:	291b      	cmp	r1, #27
1000b42a:	dd72      	ble.n	1000b512 <__aeabi_fadd+0x19e>
1000b42c:	199b      	adds	r3, r3, r6
1000b42e:	015a      	lsls	r2, r3, #5
1000b430:	d5e5      	bpl.n	1000b3fe <__aeabi_fadd+0x8a>
1000b432:	3401      	adds	r4, #1
1000b434:	2cff      	cmp	r4, #255	; 0xff
1000b436:	d100      	bne.n	1000b43a <__aeabi_fadd+0xc6>
1000b438:	e087      	b.n	1000b54a <__aeabi_fadd+0x1d6>
1000b43a:	2101      	movs	r1, #1
1000b43c:	4a8a      	ldr	r2, [pc, #552]	; (1000b668 <__aeabi_fadd+0x2f4>)
1000b43e:	4019      	ands	r1, r3
1000b440:	4013      	ands	r3, r2
1000b442:	085b      	lsrs	r3, r3, #1
1000b444:	430b      	orrs	r3, r1
1000b446:	e7ab      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b448:	2b00      	cmp	r3, #0
1000b44a:	d036      	beq.n	1000b4ba <__aeabi_fadd+0x146>
1000b44c:	2280      	movs	r2, #128	; 0x80
1000b44e:	03d2      	lsls	r2, r2, #15
1000b450:	4313      	orrs	r3, r2
1000b452:	025b      	lsls	r3, r3, #9
1000b454:	0a5b      	lsrs	r3, r3, #9
1000b456:	24ff      	movs	r4, #255	; 0xff
1000b458:	e7b6      	b.n	1000b3c8 <__aeabi_fadd+0x54>
1000b45a:	3801      	subs	r0, #1
1000b45c:	2800      	cmp	r0, #0
1000b45e:	d13f      	bne.n	1000b4e0 <__aeabi_fadd+0x16c>
1000b460:	1bdb      	subs	r3, r3, r7
1000b462:	015a      	lsls	r2, r3, #5
1000b464:	d5cb      	bpl.n	1000b3fe <__aeabi_fadd+0x8a>
1000b466:	019b      	lsls	r3, r3, #6
1000b468:	099e      	lsrs	r6, r3, #6
1000b46a:	1c30      	adds	r0, r6, #0
1000b46c:	f002 fb8c 	bl	1000db88 <__clzsi2>
1000b470:	3805      	subs	r0, #5
1000b472:	4086      	lsls	r6, r0
1000b474:	4284      	cmp	r4, r0
1000b476:	dc23      	bgt.n	1000b4c0 <__aeabi_fadd+0x14c>
1000b478:	1b00      	subs	r0, r0, r4
1000b47a:	241f      	movs	r4, #31
1000b47c:	1c32      	adds	r2, r6, #0
1000b47e:	1c43      	adds	r3, r0, #1
1000b480:	1a20      	subs	r0, r4, r0
1000b482:	40da      	lsrs	r2, r3
1000b484:	4086      	lsls	r6, r0
1000b486:	1c13      	adds	r3, r2, #0
1000b488:	1e74      	subs	r4, r6, #1
1000b48a:	41a6      	sbcs	r6, r4
1000b48c:	2400      	movs	r4, #0
1000b48e:	4333      	orrs	r3, r6
1000b490:	e786      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b492:	2f00      	cmp	r7, #0
1000b494:	d100      	bne.n	1000b498 <__aeabi_fadd+0x124>
1000b496:	e783      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b498:	3901      	subs	r1, #1
1000b49a:	2900      	cmp	r1, #0
1000b49c:	d150      	bne.n	1000b540 <__aeabi_fadd+0x1cc>
1000b49e:	19db      	adds	r3, r3, r7
1000b4a0:	e7c5      	b.n	1000b42e <__aeabi_fadd+0xba>
1000b4a2:	2800      	cmp	r0, #0
1000b4a4:	d120      	bne.n	1000b4e8 <__aeabi_fadd+0x174>
1000b4a6:	1c62      	adds	r2, r4, #1
1000b4a8:	b2d2      	uxtb	r2, r2
1000b4aa:	2a01      	cmp	r2, #1
1000b4ac:	dd5e      	ble.n	1000b56c <__aeabi_fadd+0x1f8>
1000b4ae:	1bde      	subs	r6, r3, r7
1000b4b0:	0172      	lsls	r2, r6, #5
1000b4b2:	d528      	bpl.n	1000b506 <__aeabi_fadd+0x192>
1000b4b4:	1afe      	subs	r6, r7, r3
1000b4b6:	1c0d      	adds	r5, r1, #0
1000b4b8:	e7d7      	b.n	1000b46a <__aeabi_fadd+0xf6>
1000b4ba:	24ff      	movs	r4, #255	; 0xff
1000b4bc:	2300      	movs	r3, #0
1000b4be:	e783      	b.n	1000b3c8 <__aeabi_fadd+0x54>
1000b4c0:	4b69      	ldr	r3, [pc, #420]	; (1000b668 <__aeabi_fadd+0x2f4>)
1000b4c2:	1a24      	subs	r4, r4, r0
1000b4c4:	4033      	ands	r3, r6
1000b4c6:	e76b      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b4c8:	2900      	cmp	r1, #0
1000b4ca:	d158      	bne.n	1000b57e <__aeabi_fadd+0x20a>
1000b4cc:	1c62      	adds	r2, r4, #1
1000b4ce:	b2d1      	uxtb	r1, r2
1000b4d0:	2901      	cmp	r1, #1
1000b4d2:	dd3c      	ble.n	1000b54e <__aeabi_fadd+0x1da>
1000b4d4:	2aff      	cmp	r2, #255	; 0xff
1000b4d6:	d037      	beq.n	1000b548 <__aeabi_fadd+0x1d4>
1000b4d8:	18fb      	adds	r3, r7, r3
1000b4da:	085b      	lsrs	r3, r3, #1
1000b4dc:	1c14      	adds	r4, r2, #0
1000b4de:	e75f      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b4e0:	2cff      	cmp	r4, #255	; 0xff
1000b4e2:	d000      	beq.n	1000b4e6 <__aeabi_fadd+0x172>
1000b4e4:	e77c      	b.n	1000b3e0 <__aeabi_fadd+0x6c>
1000b4e6:	e75b      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b4e8:	2c00      	cmp	r4, #0
1000b4ea:	d01e      	beq.n	1000b52a <__aeabi_fadd+0x1b6>
1000b4ec:	2aff      	cmp	r2, #255	; 0xff
1000b4ee:	d023      	beq.n	1000b538 <__aeabi_fadd+0x1c4>
1000b4f0:	2480      	movs	r4, #128	; 0x80
1000b4f2:	04e4      	lsls	r4, r4, #19
1000b4f4:	4240      	negs	r0, r0
1000b4f6:	4323      	orrs	r3, r4
1000b4f8:	281b      	cmp	r0, #27
1000b4fa:	dd5b      	ble.n	1000b5b4 <__aeabi_fadd+0x240>
1000b4fc:	2301      	movs	r3, #1
1000b4fe:	1afb      	subs	r3, r7, r3
1000b500:	1c14      	adds	r4, r2, #0
1000b502:	1c0d      	adds	r5, r1, #0
1000b504:	e7ad      	b.n	1000b462 <__aeabi_fadd+0xee>
1000b506:	2e00      	cmp	r6, #0
1000b508:	d1af      	bne.n	1000b46a <__aeabi_fadd+0xf6>
1000b50a:	2300      	movs	r3, #0
1000b50c:	2000      	movs	r0, #0
1000b50e:	2400      	movs	r4, #0
1000b510:	e778      	b.n	1000b404 <__aeabi_fadd+0x90>
1000b512:	1c3a      	adds	r2, r7, #0
1000b514:	40ca      	lsrs	r2, r1
1000b516:	4694      	mov	ip, r2
1000b518:	2220      	movs	r2, #32
1000b51a:	1c3e      	adds	r6, r7, #0
1000b51c:	1a51      	subs	r1, r2, r1
1000b51e:	408e      	lsls	r6, r1
1000b520:	4662      	mov	r2, ip
1000b522:	1e77      	subs	r7, r6, #1
1000b524:	41be      	sbcs	r6, r7
1000b526:	4316      	orrs	r6, r2
1000b528:	e780      	b.n	1000b42c <__aeabi_fadd+0xb8>
1000b52a:	2b00      	cmp	r3, #0
1000b52c:	d03e      	beq.n	1000b5ac <__aeabi_fadd+0x238>
1000b52e:	43c0      	mvns	r0, r0
1000b530:	2800      	cmp	r0, #0
1000b532:	d0e4      	beq.n	1000b4fe <__aeabi_fadd+0x18a>
1000b534:	2aff      	cmp	r2, #255	; 0xff
1000b536:	d1df      	bne.n	1000b4f8 <__aeabi_fadd+0x184>
1000b538:	1c3b      	adds	r3, r7, #0
1000b53a:	24ff      	movs	r4, #255	; 0xff
1000b53c:	1c0d      	adds	r5, r1, #0
1000b53e:	e72f      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b540:	2cff      	cmp	r4, #255	; 0xff
1000b542:	d000      	beq.n	1000b546 <__aeabi_fadd+0x1d2>
1000b544:	e76f      	b.n	1000b426 <__aeabi_fadd+0xb2>
1000b546:	e72b      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b548:	24ff      	movs	r4, #255	; 0xff
1000b54a:	2300      	movs	r3, #0
1000b54c:	e75a      	b.n	1000b404 <__aeabi_fadd+0x90>
1000b54e:	2c00      	cmp	r4, #0
1000b550:	d15a      	bne.n	1000b608 <__aeabi_fadd+0x294>
1000b552:	2b00      	cmp	r3, #0
1000b554:	d07f      	beq.n	1000b656 <__aeabi_fadd+0x2e2>
1000b556:	2f00      	cmp	r7, #0
1000b558:	d100      	bne.n	1000b55c <__aeabi_fadd+0x1e8>
1000b55a:	e721      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b55c:	19db      	adds	r3, r3, r7
1000b55e:	015a      	lsls	r2, r3, #5
1000b560:	d400      	bmi.n	1000b564 <__aeabi_fadd+0x1f0>
1000b562:	e74c      	b.n	1000b3fe <__aeabi_fadd+0x8a>
1000b564:	4a40      	ldr	r2, [pc, #256]	; (1000b668 <__aeabi_fadd+0x2f4>)
1000b566:	3401      	adds	r4, #1
1000b568:	4013      	ands	r3, r2
1000b56a:	e719      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b56c:	2c00      	cmp	r4, #0
1000b56e:	d115      	bne.n	1000b59c <__aeabi_fadd+0x228>
1000b570:	2b00      	cmp	r3, #0
1000b572:	d12f      	bne.n	1000b5d4 <__aeabi_fadd+0x260>
1000b574:	2f00      	cmp	r7, #0
1000b576:	d05d      	beq.n	1000b634 <__aeabi_fadd+0x2c0>
1000b578:	1c3b      	adds	r3, r7, #0
1000b57a:	1c0d      	adds	r5, r1, #0
1000b57c:	e710      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b57e:	2c00      	cmp	r4, #0
1000b580:	d121      	bne.n	1000b5c6 <__aeabi_fadd+0x252>
1000b582:	2b00      	cmp	r3, #0
1000b584:	d053      	beq.n	1000b62e <__aeabi_fadd+0x2ba>
1000b586:	43c9      	mvns	r1, r1
1000b588:	2900      	cmp	r1, #0
1000b58a:	d004      	beq.n	1000b596 <__aeabi_fadd+0x222>
1000b58c:	2aff      	cmp	r2, #255	; 0xff
1000b58e:	d04b      	beq.n	1000b628 <__aeabi_fadd+0x2b4>
1000b590:	291b      	cmp	r1, #27
1000b592:	dd57      	ble.n	1000b644 <__aeabi_fadd+0x2d0>
1000b594:	2301      	movs	r3, #1
1000b596:	19db      	adds	r3, r3, r7
1000b598:	1c14      	adds	r4, r2, #0
1000b59a:	e748      	b.n	1000b42e <__aeabi_fadd+0xba>
1000b59c:	2b00      	cmp	r3, #0
1000b59e:	d122      	bne.n	1000b5e6 <__aeabi_fadd+0x272>
1000b5a0:	2f00      	cmp	r7, #0
1000b5a2:	d04a      	beq.n	1000b63a <__aeabi_fadd+0x2c6>
1000b5a4:	1c3b      	adds	r3, r7, #0
1000b5a6:	1c0d      	adds	r5, r1, #0
1000b5a8:	24ff      	movs	r4, #255	; 0xff
1000b5aa:	e6f9      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b5ac:	1c3b      	adds	r3, r7, #0
1000b5ae:	1c14      	adds	r4, r2, #0
1000b5b0:	1c0d      	adds	r5, r1, #0
1000b5b2:	e6f5      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b5b4:	1c1d      	adds	r5, r3, #0
1000b5b6:	2420      	movs	r4, #32
1000b5b8:	40c5      	lsrs	r5, r0
1000b5ba:	1a20      	subs	r0, r4, r0
1000b5bc:	4083      	lsls	r3, r0
1000b5be:	1e58      	subs	r0, r3, #1
1000b5c0:	4183      	sbcs	r3, r0
1000b5c2:	432b      	orrs	r3, r5
1000b5c4:	e79b      	b.n	1000b4fe <__aeabi_fadd+0x18a>
1000b5c6:	2aff      	cmp	r2, #255	; 0xff
1000b5c8:	d02e      	beq.n	1000b628 <__aeabi_fadd+0x2b4>
1000b5ca:	2480      	movs	r4, #128	; 0x80
1000b5cc:	04e4      	lsls	r4, r4, #19
1000b5ce:	4249      	negs	r1, r1
1000b5d0:	4323      	orrs	r3, r4
1000b5d2:	e7dd      	b.n	1000b590 <__aeabi_fadd+0x21c>
1000b5d4:	2f00      	cmp	r7, #0
1000b5d6:	d100      	bne.n	1000b5da <__aeabi_fadd+0x266>
1000b5d8:	e6e2      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b5da:	1bda      	subs	r2, r3, r7
1000b5dc:	0150      	lsls	r0, r2, #5
1000b5de:	d53c      	bpl.n	1000b65a <__aeabi_fadd+0x2e6>
1000b5e0:	1afb      	subs	r3, r7, r3
1000b5e2:	1c0d      	adds	r5, r1, #0
1000b5e4:	e6dc      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b5e6:	24ff      	movs	r4, #255	; 0xff
1000b5e8:	2f00      	cmp	r7, #0
1000b5ea:	d100      	bne.n	1000b5ee <__aeabi_fadd+0x27a>
1000b5ec:	e6d8      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b5ee:	2280      	movs	r2, #128	; 0x80
1000b5f0:	08db      	lsrs	r3, r3, #3
1000b5f2:	03d2      	lsls	r2, r2, #15
1000b5f4:	4213      	tst	r3, r2
1000b5f6:	d004      	beq.n	1000b602 <__aeabi_fadd+0x28e>
1000b5f8:	08fe      	lsrs	r6, r7, #3
1000b5fa:	4216      	tst	r6, r2
1000b5fc:	d101      	bne.n	1000b602 <__aeabi_fadd+0x28e>
1000b5fe:	1c33      	adds	r3, r6, #0
1000b600:	1c0d      	adds	r5, r1, #0
1000b602:	00db      	lsls	r3, r3, #3
1000b604:	24ff      	movs	r4, #255	; 0xff
1000b606:	e6cb      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b608:	2b00      	cmp	r3, #0
1000b60a:	d00d      	beq.n	1000b628 <__aeabi_fadd+0x2b4>
1000b60c:	24ff      	movs	r4, #255	; 0xff
1000b60e:	2f00      	cmp	r7, #0
1000b610:	d100      	bne.n	1000b614 <__aeabi_fadd+0x2a0>
1000b612:	e6c5      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b614:	2280      	movs	r2, #128	; 0x80
1000b616:	08db      	lsrs	r3, r3, #3
1000b618:	03d2      	lsls	r2, r2, #15
1000b61a:	4213      	tst	r3, r2
1000b61c:	d0f1      	beq.n	1000b602 <__aeabi_fadd+0x28e>
1000b61e:	08fe      	lsrs	r6, r7, #3
1000b620:	4216      	tst	r6, r2
1000b622:	d1ee      	bne.n	1000b602 <__aeabi_fadd+0x28e>
1000b624:	1c33      	adds	r3, r6, #0
1000b626:	e7ec      	b.n	1000b602 <__aeabi_fadd+0x28e>
1000b628:	1c3b      	adds	r3, r7, #0
1000b62a:	24ff      	movs	r4, #255	; 0xff
1000b62c:	e6b8      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b62e:	1c3b      	adds	r3, r7, #0
1000b630:	1c14      	adds	r4, r2, #0
1000b632:	e6b5      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b634:	1c23      	adds	r3, r4, #0
1000b636:	2000      	movs	r0, #0
1000b638:	e6e4      	b.n	1000b404 <__aeabi_fadd+0x90>
1000b63a:	2380      	movs	r3, #128	; 0x80
1000b63c:	2000      	movs	r0, #0
1000b63e:	049b      	lsls	r3, r3, #18
1000b640:	24ff      	movs	r4, #255	; 0xff
1000b642:	e6df      	b.n	1000b404 <__aeabi_fadd+0x90>
1000b644:	1c1e      	adds	r6, r3, #0
1000b646:	2420      	movs	r4, #32
1000b648:	40ce      	lsrs	r6, r1
1000b64a:	1a61      	subs	r1, r4, r1
1000b64c:	408b      	lsls	r3, r1
1000b64e:	1e59      	subs	r1, r3, #1
1000b650:	418b      	sbcs	r3, r1
1000b652:	4333      	orrs	r3, r6
1000b654:	e79f      	b.n	1000b596 <__aeabi_fadd+0x222>
1000b656:	1c3b      	adds	r3, r7, #0
1000b658:	e6a2      	b.n	1000b3a0 <__aeabi_fadd+0x2c>
1000b65a:	1e13      	subs	r3, r2, #0
1000b65c:	d000      	beq.n	1000b660 <__aeabi_fadd+0x2ec>
1000b65e:	e6ce      	b.n	1000b3fe <__aeabi_fadd+0x8a>
1000b660:	2300      	movs	r3, #0
1000b662:	2000      	movs	r0, #0
1000b664:	e6ce      	b.n	1000b404 <__aeabi_fadd+0x90>
1000b666:	46c0      	nop			; (mov r8, r8)
1000b668:	fbffffff 	.word	0xfbffffff

1000b66c <__aeabi_fdiv>:
1000b66c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b66e:	4656      	mov	r6, sl
1000b670:	464d      	mov	r5, r9
1000b672:	465f      	mov	r7, fp
1000b674:	4644      	mov	r4, r8
1000b676:	b4f0      	push	{r4, r5, r6, r7}
1000b678:	0243      	lsls	r3, r0, #9
1000b67a:	0045      	lsls	r5, r0, #1
1000b67c:	0fc7      	lsrs	r7, r0, #31
1000b67e:	b083      	sub	sp, #12
1000b680:	468a      	mov	sl, r1
1000b682:	0a5c      	lsrs	r4, r3, #9
1000b684:	0e2e      	lsrs	r6, r5, #24
1000b686:	46b9      	mov	r9, r7
1000b688:	d041      	beq.n	1000b70e <__aeabi_fdiv+0xa2>
1000b68a:	2eff      	cmp	r6, #255	; 0xff
1000b68c:	d026      	beq.n	1000b6dc <__aeabi_fdiv+0x70>
1000b68e:	2380      	movs	r3, #128	; 0x80
1000b690:	041b      	lsls	r3, r3, #16
1000b692:	4323      	orrs	r3, r4
1000b694:	00dc      	lsls	r4, r3, #3
1000b696:	2300      	movs	r3, #0
1000b698:	4698      	mov	r8, r3
1000b69a:	469b      	mov	fp, r3
1000b69c:	3e7f      	subs	r6, #127	; 0x7f
1000b69e:	4653      	mov	r3, sl
1000b6a0:	025b      	lsls	r3, r3, #9
1000b6a2:	0a5d      	lsrs	r5, r3, #9
1000b6a4:	4653      	mov	r3, sl
1000b6a6:	005a      	lsls	r2, r3, #1
1000b6a8:	0fdb      	lsrs	r3, r3, #31
1000b6aa:	0e12      	lsrs	r2, r2, #24
1000b6ac:	469a      	mov	sl, r3
1000b6ae:	d039      	beq.n	1000b724 <__aeabi_fdiv+0xb8>
1000b6b0:	2aff      	cmp	r2, #255	; 0xff
1000b6b2:	d033      	beq.n	1000b71c <__aeabi_fdiv+0xb0>
1000b6b4:	2380      	movs	r3, #128	; 0x80
1000b6b6:	041b      	lsls	r3, r3, #16
1000b6b8:	432b      	orrs	r3, r5
1000b6ba:	00dd      	lsls	r5, r3, #3
1000b6bc:	2300      	movs	r3, #0
1000b6be:	3a7f      	subs	r2, #127	; 0x7f
1000b6c0:	4651      	mov	r1, sl
1000b6c2:	1ab2      	subs	r2, r6, r2
1000b6c4:	4646      	mov	r6, r8
1000b6c6:	4079      	eors	r1, r7
1000b6c8:	1c08      	adds	r0, r1, #0
1000b6ca:	9201      	str	r2, [sp, #4]
1000b6cc:	431e      	orrs	r6, r3
1000b6ce:	2e0f      	cmp	r6, #15
1000b6d0:	d900      	bls.n	1000b6d4 <__aeabi_fdiv+0x68>
1000b6d2:	e076      	b.n	1000b7c2 <__aeabi_fdiv+0x156>
1000b6d4:	4a7e      	ldr	r2, [pc, #504]	; (1000b8d0 <__aeabi_fdiv+0x264>)
1000b6d6:	00b6      	lsls	r6, r6, #2
1000b6d8:	5996      	ldr	r6, [r2, r6]
1000b6da:	46b7      	mov	pc, r6
1000b6dc:	2c00      	cmp	r4, #0
1000b6de:	d130      	bne.n	1000b742 <__aeabi_fdiv+0xd6>
1000b6e0:	2308      	movs	r3, #8
1000b6e2:	4698      	mov	r8, r3
1000b6e4:	3b06      	subs	r3, #6
1000b6e6:	469b      	mov	fp, r3
1000b6e8:	e7d9      	b.n	1000b69e <__aeabi_fdiv+0x32>
1000b6ea:	2380      	movs	r3, #128	; 0x80
1000b6ec:	2100      	movs	r1, #0
1000b6ee:	03db      	lsls	r3, r3, #15
1000b6f0:	24ff      	movs	r4, #255	; 0xff
1000b6f2:	025b      	lsls	r3, r3, #9
1000b6f4:	05e4      	lsls	r4, r4, #23
1000b6f6:	0a5b      	lsrs	r3, r3, #9
1000b6f8:	07c9      	lsls	r1, r1, #31
1000b6fa:	4323      	orrs	r3, r4
1000b6fc:	430b      	orrs	r3, r1
1000b6fe:	1c18      	adds	r0, r3, #0
1000b700:	b003      	add	sp, #12
1000b702:	bc3c      	pop	{r2, r3, r4, r5}
1000b704:	4690      	mov	r8, r2
1000b706:	4699      	mov	r9, r3
1000b708:	46a2      	mov	sl, r4
1000b70a:	46ab      	mov	fp, r5
1000b70c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b70e:	2c00      	cmp	r4, #0
1000b710:	d128      	bne.n	1000b764 <__aeabi_fdiv+0xf8>
1000b712:	2304      	movs	r3, #4
1000b714:	4698      	mov	r8, r3
1000b716:	3b03      	subs	r3, #3
1000b718:	469b      	mov	fp, r3
1000b71a:	e7c0      	b.n	1000b69e <__aeabi_fdiv+0x32>
1000b71c:	2d00      	cmp	r5, #0
1000b71e:	d11f      	bne.n	1000b760 <__aeabi_fdiv+0xf4>
1000b720:	2302      	movs	r3, #2
1000b722:	e002      	b.n	1000b72a <__aeabi_fdiv+0xbe>
1000b724:	2d00      	cmp	r5, #0
1000b726:	d111      	bne.n	1000b74c <__aeabi_fdiv+0xe0>
1000b728:	2301      	movs	r3, #1
1000b72a:	1ab2      	subs	r2, r6, r2
1000b72c:	4650      	mov	r0, sl
1000b72e:	4646      	mov	r6, r8
1000b730:	4078      	eors	r0, r7
1000b732:	9201      	str	r2, [sp, #4]
1000b734:	431e      	orrs	r6, r3
1000b736:	2e0f      	cmp	r6, #15
1000b738:	d827      	bhi.n	1000b78a <__aeabi_fdiv+0x11e>
1000b73a:	4966      	ldr	r1, [pc, #408]	; (1000b8d4 <__aeabi_fdiv+0x268>)
1000b73c:	00b6      	lsls	r6, r6, #2
1000b73e:	5989      	ldr	r1, [r1, r6]
1000b740:	468f      	mov	pc, r1
1000b742:	230c      	movs	r3, #12
1000b744:	4698      	mov	r8, r3
1000b746:	3b09      	subs	r3, #9
1000b748:	469b      	mov	fp, r3
1000b74a:	e7a8      	b.n	1000b69e <__aeabi_fdiv+0x32>
1000b74c:	1c28      	adds	r0, r5, #0
1000b74e:	f002 fa1b 	bl	1000db88 <__clzsi2>
1000b752:	2276      	movs	r2, #118	; 0x76
1000b754:	1f43      	subs	r3, r0, #5
1000b756:	4252      	negs	r2, r2
1000b758:	409d      	lsls	r5, r3
1000b75a:	1a12      	subs	r2, r2, r0
1000b75c:	2300      	movs	r3, #0
1000b75e:	e7af      	b.n	1000b6c0 <__aeabi_fdiv+0x54>
1000b760:	2303      	movs	r3, #3
1000b762:	e7ad      	b.n	1000b6c0 <__aeabi_fdiv+0x54>
1000b764:	1c20      	adds	r0, r4, #0
1000b766:	f002 fa0f 	bl	1000db88 <__clzsi2>
1000b76a:	1f43      	subs	r3, r0, #5
1000b76c:	409c      	lsls	r4, r3
1000b76e:	2376      	movs	r3, #118	; 0x76
1000b770:	425b      	negs	r3, r3
1000b772:	1a1e      	subs	r6, r3, r0
1000b774:	2300      	movs	r3, #0
1000b776:	4698      	mov	r8, r3
1000b778:	469b      	mov	fp, r3
1000b77a:	e790      	b.n	1000b69e <__aeabi_fdiv+0x32>
1000b77c:	2500      	movs	r5, #0
1000b77e:	46d1      	mov	r9, sl
1000b780:	469b      	mov	fp, r3
1000b782:	465b      	mov	r3, fp
1000b784:	4648      	mov	r0, r9
1000b786:	2b02      	cmp	r3, #2
1000b788:	d16f      	bne.n	1000b86a <__aeabi_fdiv+0x1fe>
1000b78a:	2101      	movs	r1, #1
1000b78c:	24ff      	movs	r4, #255	; 0xff
1000b78e:	4001      	ands	r1, r0
1000b790:	2300      	movs	r3, #0
1000b792:	e7ae      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b794:	237e      	movs	r3, #126	; 0x7e
1000b796:	9a01      	ldr	r2, [sp, #4]
1000b798:	425b      	negs	r3, r3
1000b79a:	1a9b      	subs	r3, r3, r2
1000b79c:	2b1b      	cmp	r3, #27
1000b79e:	dd6d      	ble.n	1000b87c <__aeabi_fdiv+0x210>
1000b7a0:	2101      	movs	r1, #1
1000b7a2:	464b      	mov	r3, r9
1000b7a4:	4019      	ands	r1, r3
1000b7a6:	2400      	movs	r4, #0
1000b7a8:	2300      	movs	r3, #0
1000b7aa:	e7a2      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b7ac:	2380      	movs	r3, #128	; 0x80
1000b7ae:	03db      	lsls	r3, r3, #15
1000b7b0:	421c      	tst	r4, r3
1000b7b2:	d149      	bne.n	1000b848 <__aeabi_fdiv+0x1dc>
1000b7b4:	2380      	movs	r3, #128	; 0x80
1000b7b6:	03db      	lsls	r3, r3, #15
1000b7b8:	4323      	orrs	r3, r4
1000b7ba:	025b      	lsls	r3, r3, #9
1000b7bc:	0a5b      	lsrs	r3, r3, #9
1000b7be:	1c39      	adds	r1, r7, #0
1000b7c0:	e796      	b.n	1000b6f0 <__aeabi_fdiv+0x84>
1000b7c2:	0163      	lsls	r3, r4, #5
1000b7c4:	016d      	lsls	r5, r5, #5
1000b7c6:	42ab      	cmp	r3, r5
1000b7c8:	d337      	bcc.n	1000b83a <__aeabi_fdiv+0x1ce>
1000b7ca:	4689      	mov	r9, r1
1000b7cc:	201a      	movs	r0, #26
1000b7ce:	2101      	movs	r1, #1
1000b7d0:	1b5b      	subs	r3, r3, r5
1000b7d2:	2401      	movs	r4, #1
1000b7d4:	1c1e      	adds	r6, r3, #0
1000b7d6:	0049      	lsls	r1, r1, #1
1000b7d8:	005b      	lsls	r3, r3, #1
1000b7da:	2e00      	cmp	r6, #0
1000b7dc:	db01      	blt.n	1000b7e2 <__aeabi_fdiv+0x176>
1000b7de:	42ab      	cmp	r3, r5
1000b7e0:	d301      	bcc.n	1000b7e6 <__aeabi_fdiv+0x17a>
1000b7e2:	1b5b      	subs	r3, r3, r5
1000b7e4:	4321      	orrs	r1, r4
1000b7e6:	3801      	subs	r0, #1
1000b7e8:	2800      	cmp	r0, #0
1000b7ea:	d1f3      	bne.n	1000b7d4 <__aeabi_fdiv+0x168>
1000b7ec:	1e58      	subs	r0, r3, #1
1000b7ee:	4183      	sbcs	r3, r0
1000b7f0:	430b      	orrs	r3, r1
1000b7f2:	1c1d      	adds	r5, r3, #0
1000b7f4:	9c01      	ldr	r4, [sp, #4]
1000b7f6:	347f      	adds	r4, #127	; 0x7f
1000b7f8:	2c00      	cmp	r4, #0
1000b7fa:	ddcb      	ble.n	1000b794 <__aeabi_fdiv+0x128>
1000b7fc:	076b      	lsls	r3, r5, #29
1000b7fe:	d004      	beq.n	1000b80a <__aeabi_fdiv+0x19e>
1000b800:	230f      	movs	r3, #15
1000b802:	402b      	ands	r3, r5
1000b804:	2b04      	cmp	r3, #4
1000b806:	d000      	beq.n	1000b80a <__aeabi_fdiv+0x19e>
1000b808:	3504      	adds	r5, #4
1000b80a:	012b      	lsls	r3, r5, #4
1000b80c:	d504      	bpl.n	1000b818 <__aeabi_fdiv+0x1ac>
1000b80e:	9a01      	ldr	r2, [sp, #4]
1000b810:	4b31      	ldr	r3, [pc, #196]	; (1000b8d8 <__aeabi_fdiv+0x26c>)
1000b812:	3280      	adds	r2, #128	; 0x80
1000b814:	1c14      	adds	r4, r2, #0
1000b816:	401d      	ands	r5, r3
1000b818:	2cfe      	cmp	r4, #254	; 0xfe
1000b81a:	dd07      	ble.n	1000b82c <__aeabi_fdiv+0x1c0>
1000b81c:	464b      	mov	r3, r9
1000b81e:	2101      	movs	r1, #1
1000b820:	24ff      	movs	r4, #255	; 0xff
1000b822:	4019      	ands	r1, r3
1000b824:	2300      	movs	r3, #0
1000b826:	e764      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b828:	1c25      	adds	r5, r4, #0
1000b82a:	e7aa      	b.n	1000b782 <__aeabi_fdiv+0x116>
1000b82c:	2101      	movs	r1, #1
1000b82e:	464a      	mov	r2, r9
1000b830:	01ab      	lsls	r3, r5, #6
1000b832:	0a5b      	lsrs	r3, r3, #9
1000b834:	b2e4      	uxtb	r4, r4
1000b836:	4011      	ands	r1, r2
1000b838:	e75b      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b83a:	9a01      	ldr	r2, [sp, #4]
1000b83c:	4689      	mov	r9, r1
1000b83e:	3a01      	subs	r2, #1
1000b840:	9201      	str	r2, [sp, #4]
1000b842:	201b      	movs	r0, #27
1000b844:	2100      	movs	r1, #0
1000b846:	e7c4      	b.n	1000b7d2 <__aeabi_fdiv+0x166>
1000b848:	421d      	tst	r5, r3
1000b84a:	d007      	beq.n	1000b85c <__aeabi_fdiv+0x1f0>
1000b84c:	4323      	orrs	r3, r4
1000b84e:	025b      	lsls	r3, r3, #9
1000b850:	0a5b      	lsrs	r3, r3, #9
1000b852:	1c39      	adds	r1, r7, #0
1000b854:	e74c      	b.n	1000b6f0 <__aeabi_fdiv+0x84>
1000b856:	2500      	movs	r5, #0
1000b858:	0263      	lsls	r3, r4, #9
1000b85a:	d5ab      	bpl.n	1000b7b4 <__aeabi_fdiv+0x148>
1000b85c:	2380      	movs	r3, #128	; 0x80
1000b85e:	03db      	lsls	r3, r3, #15
1000b860:	432b      	orrs	r3, r5
1000b862:	025b      	lsls	r3, r3, #9
1000b864:	0a5b      	lsrs	r3, r3, #9
1000b866:	4651      	mov	r1, sl
1000b868:	e742      	b.n	1000b6f0 <__aeabi_fdiv+0x84>
1000b86a:	2b03      	cmp	r3, #3
1000b86c:	d025      	beq.n	1000b8ba <__aeabi_fdiv+0x24e>
1000b86e:	2b01      	cmp	r3, #1
1000b870:	d1c0      	bne.n	1000b7f4 <__aeabi_fdiv+0x188>
1000b872:	2101      	movs	r1, #1
1000b874:	2400      	movs	r4, #0
1000b876:	4001      	ands	r1, r0
1000b878:	2300      	movs	r3, #0
1000b87a:	e73a      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b87c:	1c29      	adds	r1, r5, #0
1000b87e:	40d9      	lsrs	r1, r3
1000b880:	1c2b      	adds	r3, r5, #0
1000b882:	9a01      	ldr	r2, [sp, #4]
1000b884:	329e      	adds	r2, #158	; 0x9e
1000b886:	4093      	lsls	r3, r2
1000b888:	1e5d      	subs	r5, r3, #1
1000b88a:	41ab      	sbcs	r3, r5
1000b88c:	430b      	orrs	r3, r1
1000b88e:	075a      	lsls	r2, r3, #29
1000b890:	d004      	beq.n	1000b89c <__aeabi_fdiv+0x230>
1000b892:	220f      	movs	r2, #15
1000b894:	401a      	ands	r2, r3
1000b896:	2a04      	cmp	r2, #4
1000b898:	d000      	beq.n	1000b89c <__aeabi_fdiv+0x230>
1000b89a:	3304      	adds	r3, #4
1000b89c:	015a      	lsls	r2, r3, #5
1000b89e:	d505      	bpl.n	1000b8ac <__aeabi_fdiv+0x240>
1000b8a0:	464b      	mov	r3, r9
1000b8a2:	2101      	movs	r1, #1
1000b8a4:	2401      	movs	r4, #1
1000b8a6:	4019      	ands	r1, r3
1000b8a8:	2300      	movs	r3, #0
1000b8aa:	e722      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b8ac:	2101      	movs	r1, #1
1000b8ae:	464a      	mov	r2, r9
1000b8b0:	019b      	lsls	r3, r3, #6
1000b8b2:	0a5b      	lsrs	r3, r3, #9
1000b8b4:	4011      	ands	r1, r2
1000b8b6:	2400      	movs	r4, #0
1000b8b8:	e71b      	b.n	1000b6f2 <__aeabi_fdiv+0x86>
1000b8ba:	2380      	movs	r3, #128	; 0x80
1000b8bc:	2101      	movs	r1, #1
1000b8be:	464a      	mov	r2, r9
1000b8c0:	03db      	lsls	r3, r3, #15
1000b8c2:	432b      	orrs	r3, r5
1000b8c4:	025b      	lsls	r3, r3, #9
1000b8c6:	400a      	ands	r2, r1
1000b8c8:	0a5b      	lsrs	r3, r3, #9
1000b8ca:	1c11      	adds	r1, r2, #0
1000b8cc:	e710      	b.n	1000b6f0 <__aeabi_fdiv+0x84>
1000b8ce:	46c0      	nop			; (mov r8, r8)
1000b8d0:	100107b0 	.word	0x100107b0
1000b8d4:	100107f0 	.word	0x100107f0
1000b8d8:	f7ffffff 	.word	0xf7ffffff

1000b8dc <__aeabi_fmul>:
1000b8dc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b8de:	465f      	mov	r7, fp
1000b8e0:	4656      	mov	r6, sl
1000b8e2:	464d      	mov	r5, r9
1000b8e4:	4644      	mov	r4, r8
1000b8e6:	b4f0      	push	{r4, r5, r6, r7}
1000b8e8:	0245      	lsls	r5, r0, #9
1000b8ea:	0046      	lsls	r6, r0, #1
1000b8ec:	0fc4      	lsrs	r4, r0, #31
1000b8ee:	b083      	sub	sp, #12
1000b8f0:	1c0f      	adds	r7, r1, #0
1000b8f2:	0a6d      	lsrs	r5, r5, #9
1000b8f4:	0e36      	lsrs	r6, r6, #24
1000b8f6:	46a3      	mov	fp, r4
1000b8f8:	d045      	beq.n	1000b986 <__aeabi_fmul+0xaa>
1000b8fa:	2eff      	cmp	r6, #255	; 0xff
1000b8fc:	d025      	beq.n	1000b94a <__aeabi_fmul+0x6e>
1000b8fe:	2380      	movs	r3, #128	; 0x80
1000b900:	041b      	lsls	r3, r3, #16
1000b902:	431d      	orrs	r5, r3
1000b904:	2300      	movs	r3, #0
1000b906:	469a      	mov	sl, r3
1000b908:	00ed      	lsls	r5, r5, #3
1000b90a:	3e7f      	subs	r6, #127	; 0x7f
1000b90c:	9301      	str	r3, [sp, #4]
1000b90e:	027b      	lsls	r3, r7, #9
1000b910:	0a5b      	lsrs	r3, r3, #9
1000b912:	4698      	mov	r8, r3
1000b914:	0078      	lsls	r0, r7, #1
1000b916:	0ffb      	lsrs	r3, r7, #31
1000b918:	0e00      	lsrs	r0, r0, #24
1000b91a:	4699      	mov	r9, r3
1000b91c:	d040      	beq.n	1000b9a0 <__aeabi_fmul+0xc4>
1000b91e:	28ff      	cmp	r0, #255	; 0xff
1000b920:	d038      	beq.n	1000b994 <__aeabi_fmul+0xb8>
1000b922:	2380      	movs	r3, #128	; 0x80
1000b924:	4642      	mov	r2, r8
1000b926:	041b      	lsls	r3, r3, #16
1000b928:	4313      	orrs	r3, r2
1000b92a:	00db      	lsls	r3, r3, #3
1000b92c:	4698      	mov	r8, r3
1000b92e:	2300      	movs	r3, #0
1000b930:	387f      	subs	r0, #127	; 0x7f
1000b932:	464a      	mov	r2, r9
1000b934:	9f01      	ldr	r7, [sp, #4]
1000b936:	1830      	adds	r0, r6, r0
1000b938:	4062      	eors	r2, r4
1000b93a:	1c41      	adds	r1, r0, #1
1000b93c:	431f      	orrs	r7, r3
1000b93e:	2f0f      	cmp	r7, #15
1000b940:	d869      	bhi.n	1000ba16 <__aeabi_fmul+0x13a>
1000b942:	4e7d      	ldr	r6, [pc, #500]	; (1000bb38 <__aeabi_fmul+0x25c>)
1000b944:	00bf      	lsls	r7, r7, #2
1000b946:	59f6      	ldr	r6, [r6, r7]
1000b948:	46b7      	mov	pc, r6
1000b94a:	2d00      	cmp	r5, #0
1000b94c:	d145      	bne.n	1000b9da <__aeabi_fmul+0xfe>
1000b94e:	2308      	movs	r3, #8
1000b950:	9301      	str	r3, [sp, #4]
1000b952:	3b06      	subs	r3, #6
1000b954:	469a      	mov	sl, r3
1000b956:	e7da      	b.n	1000b90e <__aeabi_fmul+0x32>
1000b958:	4693      	mov	fp, r2
1000b95a:	4653      	mov	r3, sl
1000b95c:	2b02      	cmp	r3, #2
1000b95e:	d12f      	bne.n	1000b9c0 <__aeabi_fmul+0xe4>
1000b960:	465b      	mov	r3, fp
1000b962:	2401      	movs	r4, #1
1000b964:	2500      	movs	r5, #0
1000b966:	401c      	ands	r4, r3
1000b968:	23ff      	movs	r3, #255	; 0xff
1000b96a:	026d      	lsls	r5, r5, #9
1000b96c:	05db      	lsls	r3, r3, #23
1000b96e:	0a6d      	lsrs	r5, r5, #9
1000b970:	07e4      	lsls	r4, r4, #31
1000b972:	431d      	orrs	r5, r3
1000b974:	4325      	orrs	r5, r4
1000b976:	1c28      	adds	r0, r5, #0
1000b978:	b003      	add	sp, #12
1000b97a:	bc3c      	pop	{r2, r3, r4, r5}
1000b97c:	4690      	mov	r8, r2
1000b97e:	4699      	mov	r9, r3
1000b980:	46a2      	mov	sl, r4
1000b982:	46ab      	mov	fp, r5
1000b984:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b986:	2d00      	cmp	r5, #0
1000b988:	d12c      	bne.n	1000b9e4 <__aeabi_fmul+0x108>
1000b98a:	2304      	movs	r3, #4
1000b98c:	9301      	str	r3, [sp, #4]
1000b98e:	3b03      	subs	r3, #3
1000b990:	469a      	mov	sl, r3
1000b992:	e7bc      	b.n	1000b90e <__aeabi_fmul+0x32>
1000b994:	4643      	mov	r3, r8
1000b996:	425a      	negs	r2, r3
1000b998:	4153      	adcs	r3, r2
1000b99a:	2203      	movs	r2, #3
1000b99c:	1ad3      	subs	r3, r2, r3
1000b99e:	e7c8      	b.n	1000b932 <__aeabi_fmul+0x56>
1000b9a0:	4642      	mov	r2, r8
1000b9a2:	2301      	movs	r3, #1
1000b9a4:	2a00      	cmp	r2, #0
1000b9a6:	d0c4      	beq.n	1000b932 <__aeabi_fmul+0x56>
1000b9a8:	4640      	mov	r0, r8
1000b9aa:	f002 f8ed 	bl	1000db88 <__clzsi2>
1000b9ae:	4642      	mov	r2, r8
1000b9b0:	1f43      	subs	r3, r0, #5
1000b9b2:	409a      	lsls	r2, r3
1000b9b4:	2376      	movs	r3, #118	; 0x76
1000b9b6:	425b      	negs	r3, r3
1000b9b8:	1a18      	subs	r0, r3, r0
1000b9ba:	4690      	mov	r8, r2
1000b9bc:	2300      	movs	r3, #0
1000b9be:	e7b8      	b.n	1000b932 <__aeabi_fmul+0x56>
1000b9c0:	2b03      	cmp	r3, #3
1000b9c2:	d100      	bne.n	1000b9c6 <__aeabi_fmul+0xea>
1000b9c4:	e0ad      	b.n	1000bb22 <__aeabi_fmul+0x246>
1000b9c6:	2b01      	cmp	r3, #1
1000b9c8:	d000      	beq.n	1000b9cc <__aeabi_fmul+0xf0>
1000b9ca:	e08c      	b.n	1000bae6 <__aeabi_fmul+0x20a>
1000b9cc:	465b      	mov	r3, fp
1000b9ce:	4654      	mov	r4, sl
1000b9d0:	401c      	ands	r4, r3
1000b9d2:	b2e4      	uxtb	r4, r4
1000b9d4:	2300      	movs	r3, #0
1000b9d6:	2500      	movs	r5, #0
1000b9d8:	e7c7      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000b9da:	230c      	movs	r3, #12
1000b9dc:	9301      	str	r3, [sp, #4]
1000b9de:	3b09      	subs	r3, #9
1000b9e0:	469a      	mov	sl, r3
1000b9e2:	e794      	b.n	1000b90e <__aeabi_fmul+0x32>
1000b9e4:	1c28      	adds	r0, r5, #0
1000b9e6:	f002 f8cf 	bl	1000db88 <__clzsi2>
1000b9ea:	2676      	movs	r6, #118	; 0x76
1000b9ec:	1f43      	subs	r3, r0, #5
1000b9ee:	409d      	lsls	r5, r3
1000b9f0:	2300      	movs	r3, #0
1000b9f2:	4276      	negs	r6, r6
1000b9f4:	1a36      	subs	r6, r6, r0
1000b9f6:	9301      	str	r3, [sp, #4]
1000b9f8:	469a      	mov	sl, r3
1000b9fa:	e788      	b.n	1000b90e <__aeabi_fmul+0x32>
1000b9fc:	2580      	movs	r5, #128	; 0x80
1000b9fe:	2400      	movs	r4, #0
1000ba00:	03ed      	lsls	r5, r5, #15
1000ba02:	23ff      	movs	r3, #255	; 0xff
1000ba04:	e7b1      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000ba06:	4645      	mov	r5, r8
1000ba08:	46cb      	mov	fp, r9
1000ba0a:	469a      	mov	sl, r3
1000ba0c:	e7a5      	b.n	1000b95a <__aeabi_fmul+0x7e>
1000ba0e:	4645      	mov	r5, r8
1000ba10:	4693      	mov	fp, r2
1000ba12:	469a      	mov	sl, r3
1000ba14:	e7a1      	b.n	1000b95a <__aeabi_fmul+0x7e>
1000ba16:	4643      	mov	r3, r8
1000ba18:	042c      	lsls	r4, r5, #16
1000ba1a:	0c1b      	lsrs	r3, r3, #16
1000ba1c:	469c      	mov	ip, r3
1000ba1e:	0c23      	lsrs	r3, r4, #16
1000ba20:	4644      	mov	r4, r8
1000ba22:	0426      	lsls	r6, r4, #16
1000ba24:	1c1c      	adds	r4, r3, #0
1000ba26:	0c36      	lsrs	r6, r6, #16
1000ba28:	0c2f      	lsrs	r7, r5, #16
1000ba2a:	4374      	muls	r4, r6
1000ba2c:	1c35      	adds	r5, r6, #0
1000ba2e:	4666      	mov	r6, ip
1000ba30:	437d      	muls	r5, r7
1000ba32:	4373      	muls	r3, r6
1000ba34:	4377      	muls	r7, r6
1000ba36:	18eb      	adds	r3, r5, r3
1000ba38:	0c26      	lsrs	r6, r4, #16
1000ba3a:	199e      	adds	r6, r3, r6
1000ba3c:	42b5      	cmp	r5, r6
1000ba3e:	d903      	bls.n	1000ba48 <__aeabi_fmul+0x16c>
1000ba40:	2380      	movs	r3, #128	; 0x80
1000ba42:	025b      	lsls	r3, r3, #9
1000ba44:	469c      	mov	ip, r3
1000ba46:	4467      	add	r7, ip
1000ba48:	0424      	lsls	r4, r4, #16
1000ba4a:	0433      	lsls	r3, r6, #16
1000ba4c:	0c24      	lsrs	r4, r4, #16
1000ba4e:	191b      	adds	r3, r3, r4
1000ba50:	019d      	lsls	r5, r3, #6
1000ba52:	1e6c      	subs	r4, r5, #1
1000ba54:	41a5      	sbcs	r5, r4
1000ba56:	0e9b      	lsrs	r3, r3, #26
1000ba58:	0c36      	lsrs	r6, r6, #16
1000ba5a:	432b      	orrs	r3, r5
1000ba5c:	19bd      	adds	r5, r7, r6
1000ba5e:	01ad      	lsls	r5, r5, #6
1000ba60:	431d      	orrs	r5, r3
1000ba62:	012b      	lsls	r3, r5, #4
1000ba64:	d504      	bpl.n	1000ba70 <__aeabi_fmul+0x194>
1000ba66:	2301      	movs	r3, #1
1000ba68:	0868      	lsrs	r0, r5, #1
1000ba6a:	401d      	ands	r5, r3
1000ba6c:	4305      	orrs	r5, r0
1000ba6e:	1c08      	adds	r0, r1, #0
1000ba70:	1c03      	adds	r3, r0, #0
1000ba72:	337f      	adds	r3, #127	; 0x7f
1000ba74:	2b00      	cmp	r3, #0
1000ba76:	dd2c      	ble.n	1000bad2 <__aeabi_fmul+0x1f6>
1000ba78:	0769      	lsls	r1, r5, #29
1000ba7a:	d004      	beq.n	1000ba86 <__aeabi_fmul+0x1aa>
1000ba7c:	210f      	movs	r1, #15
1000ba7e:	4029      	ands	r1, r5
1000ba80:	2904      	cmp	r1, #4
1000ba82:	d000      	beq.n	1000ba86 <__aeabi_fmul+0x1aa>
1000ba84:	3504      	adds	r5, #4
1000ba86:	0129      	lsls	r1, r5, #4
1000ba88:	d503      	bpl.n	1000ba92 <__aeabi_fmul+0x1b6>
1000ba8a:	4b2c      	ldr	r3, [pc, #176]	; (1000bb3c <__aeabi_fmul+0x260>)
1000ba8c:	401d      	ands	r5, r3
1000ba8e:	1c03      	adds	r3, r0, #0
1000ba90:	3380      	adds	r3, #128	; 0x80
1000ba92:	2bfe      	cmp	r3, #254	; 0xfe
1000ba94:	dd17      	ble.n	1000bac6 <__aeabi_fmul+0x1ea>
1000ba96:	2401      	movs	r4, #1
1000ba98:	23ff      	movs	r3, #255	; 0xff
1000ba9a:	4014      	ands	r4, r2
1000ba9c:	2500      	movs	r5, #0
1000ba9e:	e764      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000baa0:	2080      	movs	r0, #128	; 0x80
1000baa2:	03c0      	lsls	r0, r0, #15
1000baa4:	4205      	tst	r5, r0
1000baa6:	d009      	beq.n	1000babc <__aeabi_fmul+0x1e0>
1000baa8:	4643      	mov	r3, r8
1000baaa:	4203      	tst	r3, r0
1000baac:	d106      	bne.n	1000babc <__aeabi_fmul+0x1e0>
1000baae:	4645      	mov	r5, r8
1000bab0:	4305      	orrs	r5, r0
1000bab2:	026d      	lsls	r5, r5, #9
1000bab4:	0a6d      	lsrs	r5, r5, #9
1000bab6:	464c      	mov	r4, r9
1000bab8:	23ff      	movs	r3, #255	; 0xff
1000baba:	e756      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000babc:	4305      	orrs	r5, r0
1000babe:	026d      	lsls	r5, r5, #9
1000bac0:	0a6d      	lsrs	r5, r5, #9
1000bac2:	23ff      	movs	r3, #255	; 0xff
1000bac4:	e751      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000bac6:	2401      	movs	r4, #1
1000bac8:	01ad      	lsls	r5, r5, #6
1000baca:	0a6d      	lsrs	r5, r5, #9
1000bacc:	b2db      	uxtb	r3, r3
1000bace:	4014      	ands	r4, r2
1000bad0:	e74b      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000bad2:	237e      	movs	r3, #126	; 0x7e
1000bad4:	425b      	negs	r3, r3
1000bad6:	1a1b      	subs	r3, r3, r0
1000bad8:	2b1b      	cmp	r3, #27
1000bada:	dd07      	ble.n	1000baec <__aeabi_fmul+0x210>
1000badc:	2401      	movs	r4, #1
1000bade:	2300      	movs	r3, #0
1000bae0:	4014      	ands	r4, r2
1000bae2:	2500      	movs	r5, #0
1000bae4:	e741      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000bae6:	1c08      	adds	r0, r1, #0
1000bae8:	465a      	mov	r2, fp
1000baea:	e7c1      	b.n	1000ba70 <__aeabi_fmul+0x194>
1000baec:	309e      	adds	r0, #158	; 0x9e
1000baee:	1c29      	adds	r1, r5, #0
1000baf0:	4085      	lsls	r5, r0
1000baf2:	40d9      	lsrs	r1, r3
1000baf4:	1e68      	subs	r0, r5, #1
1000baf6:	4185      	sbcs	r5, r0
1000baf8:	430d      	orrs	r5, r1
1000bafa:	076b      	lsls	r3, r5, #29
1000bafc:	d004      	beq.n	1000bb08 <__aeabi_fmul+0x22c>
1000bafe:	230f      	movs	r3, #15
1000bb00:	402b      	ands	r3, r5
1000bb02:	2b04      	cmp	r3, #4
1000bb04:	d000      	beq.n	1000bb08 <__aeabi_fmul+0x22c>
1000bb06:	3504      	adds	r5, #4
1000bb08:	016b      	lsls	r3, r5, #5
1000bb0a:	d504      	bpl.n	1000bb16 <__aeabi_fmul+0x23a>
1000bb0c:	2401      	movs	r4, #1
1000bb0e:	2301      	movs	r3, #1
1000bb10:	4014      	ands	r4, r2
1000bb12:	2500      	movs	r5, #0
1000bb14:	e729      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000bb16:	2401      	movs	r4, #1
1000bb18:	01ad      	lsls	r5, r5, #6
1000bb1a:	0a6d      	lsrs	r5, r5, #9
1000bb1c:	4014      	ands	r4, r2
1000bb1e:	2300      	movs	r3, #0
1000bb20:	e723      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000bb22:	2380      	movs	r3, #128	; 0x80
1000bb24:	03db      	lsls	r3, r3, #15
1000bb26:	431d      	orrs	r5, r3
1000bb28:	2401      	movs	r4, #1
1000bb2a:	465b      	mov	r3, fp
1000bb2c:	026d      	lsls	r5, r5, #9
1000bb2e:	4023      	ands	r3, r4
1000bb30:	1c1c      	adds	r4, r3, #0
1000bb32:	0a6d      	lsrs	r5, r5, #9
1000bb34:	23ff      	movs	r3, #255	; 0xff
1000bb36:	e718      	b.n	1000b96a <__aeabi_fmul+0x8e>
1000bb38:	10010830 	.word	0x10010830
1000bb3c:	f7ffffff 	.word	0xf7ffffff

1000bb40 <__aeabi_fsub>:
1000bb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000bb42:	004a      	lsls	r2, r1, #1
1000bb44:	0243      	lsls	r3, r0, #9
1000bb46:	0044      	lsls	r4, r0, #1
1000bb48:	024d      	lsls	r5, r1, #9
1000bb4a:	0fc0      	lsrs	r0, r0, #31
1000bb4c:	0e24      	lsrs	r4, r4, #24
1000bb4e:	1c06      	adds	r6, r0, #0
1000bb50:	099b      	lsrs	r3, r3, #6
1000bb52:	0e12      	lsrs	r2, r2, #24
1000bb54:	0fc9      	lsrs	r1, r1, #31
1000bb56:	09ad      	lsrs	r5, r5, #6
1000bb58:	2aff      	cmp	r2, #255	; 0xff
1000bb5a:	d100      	bne.n	1000bb5e <__aeabi_fsub+0x1e>
1000bb5c:	e075      	b.n	1000bc4a <__aeabi_fsub+0x10a>
1000bb5e:	2701      	movs	r7, #1
1000bb60:	4079      	eors	r1, r7
1000bb62:	4288      	cmp	r0, r1
1000bb64:	d050      	beq.n	1000bc08 <__aeabi_fsub+0xc8>
1000bb66:	1aa0      	subs	r0, r4, r2
1000bb68:	2800      	cmp	r0, #0
1000bb6a:	dc00      	bgt.n	1000bb6e <__aeabi_fsub+0x2e>
1000bb6c:	e08f      	b.n	1000bc8e <__aeabi_fsub+0x14e>
1000bb6e:	2a00      	cmp	r2, #0
1000bb70:	d11e      	bne.n	1000bbb0 <__aeabi_fsub+0x70>
1000bb72:	2d00      	cmp	r5, #0
1000bb74:	d000      	beq.n	1000bb78 <__aeabi_fsub+0x38>
1000bb76:	e075      	b.n	1000bc64 <__aeabi_fsub+0x124>
1000bb78:	075a      	lsls	r2, r3, #29
1000bb7a:	d004      	beq.n	1000bb86 <__aeabi_fsub+0x46>
1000bb7c:	220f      	movs	r2, #15
1000bb7e:	401a      	ands	r2, r3
1000bb80:	2a04      	cmp	r2, #4
1000bb82:	d000      	beq.n	1000bb86 <__aeabi_fsub+0x46>
1000bb84:	3304      	adds	r3, #4
1000bb86:	2280      	movs	r2, #128	; 0x80
1000bb88:	2001      	movs	r0, #1
1000bb8a:	04d2      	lsls	r2, r2, #19
1000bb8c:	401a      	ands	r2, r3
1000bb8e:	4030      	ands	r0, r6
1000bb90:	2a00      	cmp	r2, #0
1000bb92:	d032      	beq.n	1000bbfa <__aeabi_fsub+0xba>
1000bb94:	3401      	adds	r4, #1
1000bb96:	2cff      	cmp	r4, #255	; 0xff
1000bb98:	d100      	bne.n	1000bb9c <__aeabi_fsub+0x5c>
1000bb9a:	e084      	b.n	1000bca6 <__aeabi_fsub+0x166>
1000bb9c:	019b      	lsls	r3, r3, #6
1000bb9e:	0a5b      	lsrs	r3, r3, #9
1000bba0:	b2e4      	uxtb	r4, r4
1000bba2:	025b      	lsls	r3, r3, #9
1000bba4:	05e4      	lsls	r4, r4, #23
1000bba6:	0a5b      	lsrs	r3, r3, #9
1000bba8:	4323      	orrs	r3, r4
1000bbaa:	07c0      	lsls	r0, r0, #31
1000bbac:	4318      	orrs	r0, r3
1000bbae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000bbb0:	2cff      	cmp	r4, #255	; 0xff
1000bbb2:	d0e1      	beq.n	1000bb78 <__aeabi_fsub+0x38>
1000bbb4:	2280      	movs	r2, #128	; 0x80
1000bbb6:	04d2      	lsls	r2, r2, #19
1000bbb8:	4315      	orrs	r5, r2
1000bbba:	281b      	cmp	r0, #27
1000bbbc:	dd7a      	ble.n	1000bcb4 <__aeabi_fsub+0x174>
1000bbbe:	2501      	movs	r5, #1
1000bbc0:	1b5b      	subs	r3, r3, r5
1000bbc2:	015a      	lsls	r2, r3, #5
1000bbc4:	d55d      	bpl.n	1000bc82 <__aeabi_fsub+0x142>
1000bbc6:	019b      	lsls	r3, r3, #6
1000bbc8:	099f      	lsrs	r7, r3, #6
1000bbca:	1c38      	adds	r0, r7, #0
1000bbcc:	f001 ffdc 	bl	1000db88 <__clzsi2>
1000bbd0:	3805      	subs	r0, #5
1000bbd2:	4087      	lsls	r7, r0
1000bbd4:	4284      	cmp	r4, r0
1000bbd6:	dc69      	bgt.n	1000bcac <__aeabi_fsub+0x16c>
1000bbd8:	1b00      	subs	r0, r0, r4
1000bbda:	241f      	movs	r4, #31
1000bbdc:	1c3a      	adds	r2, r7, #0
1000bbde:	1c43      	adds	r3, r0, #1
1000bbe0:	1a20      	subs	r0, r4, r0
1000bbe2:	40da      	lsrs	r2, r3
1000bbe4:	4087      	lsls	r7, r0
1000bbe6:	1c13      	adds	r3, r2, #0
1000bbe8:	1e7c      	subs	r4, r7, #1
1000bbea:	41a7      	sbcs	r7, r4
1000bbec:	2400      	movs	r4, #0
1000bbee:	433b      	orrs	r3, r7
1000bbf0:	e7c2      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bbf2:	1e13      	subs	r3, r2, #0
1000bbf4:	d145      	bne.n	1000bc82 <__aeabi_fsub+0x142>
1000bbf6:	2300      	movs	r3, #0
1000bbf8:	2000      	movs	r0, #0
1000bbfa:	08db      	lsrs	r3, r3, #3
1000bbfc:	2cff      	cmp	r4, #255	; 0xff
1000bbfe:	d028      	beq.n	1000bc52 <__aeabi_fsub+0x112>
1000bc00:	025b      	lsls	r3, r3, #9
1000bc02:	0a5b      	lsrs	r3, r3, #9
1000bc04:	b2e4      	uxtb	r4, r4
1000bc06:	e7cc      	b.n	1000bba2 <__aeabi_fsub+0x62>
1000bc08:	1aa1      	subs	r1, r4, r2
1000bc0a:	2900      	cmp	r1, #0
1000bc0c:	dd5b      	ble.n	1000bcc6 <__aeabi_fsub+0x186>
1000bc0e:	2a00      	cmp	r2, #0
1000bc10:	d02e      	beq.n	1000bc70 <__aeabi_fsub+0x130>
1000bc12:	2cff      	cmp	r4, #255	; 0xff
1000bc14:	d0b0      	beq.n	1000bb78 <__aeabi_fsub+0x38>
1000bc16:	2280      	movs	r2, #128	; 0x80
1000bc18:	04d2      	lsls	r2, r2, #19
1000bc1a:	4315      	orrs	r5, r2
1000bc1c:	291b      	cmp	r1, #27
1000bc1e:	dc74      	bgt.n	1000bd0a <__aeabi_fsub+0x1ca>
1000bc20:	1c2f      	adds	r7, r5, #0
1000bc22:	2220      	movs	r2, #32
1000bc24:	40cf      	lsrs	r7, r1
1000bc26:	1a51      	subs	r1, r2, r1
1000bc28:	408d      	lsls	r5, r1
1000bc2a:	1e69      	subs	r1, r5, #1
1000bc2c:	418d      	sbcs	r5, r1
1000bc2e:	433d      	orrs	r5, r7
1000bc30:	195b      	adds	r3, r3, r5
1000bc32:	015a      	lsls	r2, r3, #5
1000bc34:	d525      	bpl.n	1000bc82 <__aeabi_fsub+0x142>
1000bc36:	3401      	adds	r4, #1
1000bc38:	2cff      	cmp	r4, #255	; 0xff
1000bc3a:	d074      	beq.n	1000bd26 <__aeabi_fsub+0x1e6>
1000bc3c:	2101      	movs	r1, #1
1000bc3e:	4a7e      	ldr	r2, [pc, #504]	; (1000be38 <__aeabi_fsub+0x2f8>)
1000bc40:	4019      	ands	r1, r3
1000bc42:	4013      	ands	r3, r2
1000bc44:	085b      	lsrs	r3, r3, #1
1000bc46:	430b      	orrs	r3, r1
1000bc48:	e796      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bc4a:	2d00      	cmp	r5, #0
1000bc4c:	d000      	beq.n	1000bc50 <__aeabi_fsub+0x110>
1000bc4e:	e788      	b.n	1000bb62 <__aeabi_fsub+0x22>
1000bc50:	e785      	b.n	1000bb5e <__aeabi_fsub+0x1e>
1000bc52:	2b00      	cmp	r3, #0
1000bc54:	d027      	beq.n	1000bca6 <__aeabi_fsub+0x166>
1000bc56:	2280      	movs	r2, #128	; 0x80
1000bc58:	03d2      	lsls	r2, r2, #15
1000bc5a:	4313      	orrs	r3, r2
1000bc5c:	025b      	lsls	r3, r3, #9
1000bc5e:	0a5b      	lsrs	r3, r3, #9
1000bc60:	24ff      	movs	r4, #255	; 0xff
1000bc62:	e79e      	b.n	1000bba2 <__aeabi_fsub+0x62>
1000bc64:	3801      	subs	r0, #1
1000bc66:	2800      	cmp	r0, #0
1000bc68:	d0aa      	beq.n	1000bbc0 <__aeabi_fsub+0x80>
1000bc6a:	2cff      	cmp	r4, #255	; 0xff
1000bc6c:	d1a5      	bne.n	1000bbba <__aeabi_fsub+0x7a>
1000bc6e:	e783      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bc70:	2d00      	cmp	r5, #0
1000bc72:	d100      	bne.n	1000bc76 <__aeabi_fsub+0x136>
1000bc74:	e780      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bc76:	3901      	subs	r1, #1
1000bc78:	2900      	cmp	r1, #0
1000bc7a:	d0d9      	beq.n	1000bc30 <__aeabi_fsub+0xf0>
1000bc7c:	2cff      	cmp	r4, #255	; 0xff
1000bc7e:	d1cd      	bne.n	1000bc1c <__aeabi_fsub+0xdc>
1000bc80:	e77a      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bc82:	075a      	lsls	r2, r3, #29
1000bc84:	d000      	beq.n	1000bc88 <__aeabi_fsub+0x148>
1000bc86:	e779      	b.n	1000bb7c <__aeabi_fsub+0x3c>
1000bc88:	2001      	movs	r0, #1
1000bc8a:	4030      	ands	r0, r6
1000bc8c:	e7b5      	b.n	1000bbfa <__aeabi_fsub+0xba>
1000bc8e:	2800      	cmp	r0, #0
1000bc90:	d125      	bne.n	1000bcde <__aeabi_fsub+0x19e>
1000bc92:	1c62      	adds	r2, r4, #1
1000bc94:	b2d2      	uxtb	r2, r2
1000bc96:	2a01      	cmp	r2, #1
1000bc98:	dd55      	ble.n	1000bd46 <__aeabi_fsub+0x206>
1000bc9a:	1b5f      	subs	r7, r3, r5
1000bc9c:	017a      	lsls	r2, r7, #5
1000bc9e:	d52d      	bpl.n	1000bcfc <__aeabi_fsub+0x1bc>
1000bca0:	1aef      	subs	r7, r5, r3
1000bca2:	1c0e      	adds	r6, r1, #0
1000bca4:	e791      	b.n	1000bbca <__aeabi_fsub+0x8a>
1000bca6:	24ff      	movs	r4, #255	; 0xff
1000bca8:	2300      	movs	r3, #0
1000bcaa:	e77a      	b.n	1000bba2 <__aeabi_fsub+0x62>
1000bcac:	4b62      	ldr	r3, [pc, #392]	; (1000be38 <__aeabi_fsub+0x2f8>)
1000bcae:	1a24      	subs	r4, r4, r0
1000bcb0:	403b      	ands	r3, r7
1000bcb2:	e761      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bcb4:	1c29      	adds	r1, r5, #0
1000bcb6:	2220      	movs	r2, #32
1000bcb8:	40c1      	lsrs	r1, r0
1000bcba:	1a10      	subs	r0, r2, r0
1000bcbc:	4085      	lsls	r5, r0
1000bcbe:	1e68      	subs	r0, r5, #1
1000bcc0:	4185      	sbcs	r5, r0
1000bcc2:	430d      	orrs	r5, r1
1000bcc4:	e77c      	b.n	1000bbc0 <__aeabi_fsub+0x80>
1000bcc6:	2900      	cmp	r1, #0
1000bcc8:	d146      	bne.n	1000bd58 <__aeabi_fsub+0x218>
1000bcca:	1c62      	adds	r2, r4, #1
1000bccc:	b2d1      	uxtb	r1, r2
1000bcce:	2901      	cmp	r1, #1
1000bcd0:	dd2b      	ble.n	1000bd2a <__aeabi_fsub+0x1ea>
1000bcd2:	2aff      	cmp	r2, #255	; 0xff
1000bcd4:	d026      	beq.n	1000bd24 <__aeabi_fsub+0x1e4>
1000bcd6:	18eb      	adds	r3, r5, r3
1000bcd8:	085b      	lsrs	r3, r3, #1
1000bcda:	1c14      	adds	r4, r2, #0
1000bcdc:	e74c      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bcde:	2c00      	cmp	r4, #0
1000bce0:	d015      	beq.n	1000bd0e <__aeabi_fsub+0x1ce>
1000bce2:	2aff      	cmp	r2, #255	; 0xff
1000bce4:	d01a      	beq.n	1000bd1c <__aeabi_fsub+0x1dc>
1000bce6:	2480      	movs	r4, #128	; 0x80
1000bce8:	04e4      	lsls	r4, r4, #19
1000bcea:	4240      	negs	r0, r0
1000bcec:	4323      	orrs	r3, r4
1000bcee:	281b      	cmp	r0, #27
1000bcf0:	dd4d      	ble.n	1000bd8e <__aeabi_fsub+0x24e>
1000bcf2:	2301      	movs	r3, #1
1000bcf4:	1aeb      	subs	r3, r5, r3
1000bcf6:	1c14      	adds	r4, r2, #0
1000bcf8:	1c0e      	adds	r6, r1, #0
1000bcfa:	e762      	b.n	1000bbc2 <__aeabi_fsub+0x82>
1000bcfc:	2f00      	cmp	r7, #0
1000bcfe:	d000      	beq.n	1000bd02 <__aeabi_fsub+0x1c2>
1000bd00:	e763      	b.n	1000bbca <__aeabi_fsub+0x8a>
1000bd02:	2300      	movs	r3, #0
1000bd04:	2000      	movs	r0, #0
1000bd06:	2400      	movs	r4, #0
1000bd08:	e777      	b.n	1000bbfa <__aeabi_fsub+0xba>
1000bd0a:	2501      	movs	r5, #1
1000bd0c:	e790      	b.n	1000bc30 <__aeabi_fsub+0xf0>
1000bd0e:	2b00      	cmp	r3, #0
1000bd10:	d039      	beq.n	1000bd86 <__aeabi_fsub+0x246>
1000bd12:	43c0      	mvns	r0, r0
1000bd14:	2800      	cmp	r0, #0
1000bd16:	d0ed      	beq.n	1000bcf4 <__aeabi_fsub+0x1b4>
1000bd18:	2aff      	cmp	r2, #255	; 0xff
1000bd1a:	d1e8      	bne.n	1000bcee <__aeabi_fsub+0x1ae>
1000bd1c:	1c2b      	adds	r3, r5, #0
1000bd1e:	24ff      	movs	r4, #255	; 0xff
1000bd20:	1c0e      	adds	r6, r1, #0
1000bd22:	e729      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bd24:	24ff      	movs	r4, #255	; 0xff
1000bd26:	2300      	movs	r3, #0
1000bd28:	e767      	b.n	1000bbfa <__aeabi_fsub+0xba>
1000bd2a:	2c00      	cmp	r4, #0
1000bd2c:	d15a      	bne.n	1000bde4 <__aeabi_fsub+0x2a4>
1000bd2e:	2b00      	cmp	r3, #0
1000bd30:	d07f      	beq.n	1000be32 <__aeabi_fsub+0x2f2>
1000bd32:	2d00      	cmp	r5, #0
1000bd34:	d100      	bne.n	1000bd38 <__aeabi_fsub+0x1f8>
1000bd36:	e71f      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bd38:	195b      	adds	r3, r3, r5
1000bd3a:	015a      	lsls	r2, r3, #5
1000bd3c:	d5a1      	bpl.n	1000bc82 <__aeabi_fsub+0x142>
1000bd3e:	4a3e      	ldr	r2, [pc, #248]	; (1000be38 <__aeabi_fsub+0x2f8>)
1000bd40:	3401      	adds	r4, #1
1000bd42:	4013      	ands	r3, r2
1000bd44:	e718      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bd46:	2c00      	cmp	r4, #0
1000bd48:	d115      	bne.n	1000bd76 <__aeabi_fsub+0x236>
1000bd4a:	2b00      	cmp	r3, #0
1000bd4c:	d12f      	bne.n	1000bdae <__aeabi_fsub+0x26e>
1000bd4e:	2d00      	cmp	r5, #0
1000bd50:	d05e      	beq.n	1000be10 <__aeabi_fsub+0x2d0>
1000bd52:	1c2b      	adds	r3, r5, #0
1000bd54:	1c0e      	adds	r6, r1, #0
1000bd56:	e70f      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bd58:	2c00      	cmp	r4, #0
1000bd5a:	d121      	bne.n	1000bda0 <__aeabi_fsub+0x260>
1000bd5c:	2b00      	cmp	r3, #0
1000bd5e:	d054      	beq.n	1000be0a <__aeabi_fsub+0x2ca>
1000bd60:	43c9      	mvns	r1, r1
1000bd62:	2900      	cmp	r1, #0
1000bd64:	d004      	beq.n	1000bd70 <__aeabi_fsub+0x230>
1000bd66:	2aff      	cmp	r2, #255	; 0xff
1000bd68:	d04c      	beq.n	1000be04 <__aeabi_fsub+0x2c4>
1000bd6a:	291b      	cmp	r1, #27
1000bd6c:	dd58      	ble.n	1000be20 <__aeabi_fsub+0x2e0>
1000bd6e:	2301      	movs	r3, #1
1000bd70:	195b      	adds	r3, r3, r5
1000bd72:	1c14      	adds	r4, r2, #0
1000bd74:	e75d      	b.n	1000bc32 <__aeabi_fsub+0xf2>
1000bd76:	2b00      	cmp	r3, #0
1000bd78:	d123      	bne.n	1000bdc2 <__aeabi_fsub+0x282>
1000bd7a:	2d00      	cmp	r5, #0
1000bd7c:	d04b      	beq.n	1000be16 <__aeabi_fsub+0x2d6>
1000bd7e:	1c2b      	adds	r3, r5, #0
1000bd80:	1c0e      	adds	r6, r1, #0
1000bd82:	24ff      	movs	r4, #255	; 0xff
1000bd84:	e6f8      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bd86:	1c2b      	adds	r3, r5, #0
1000bd88:	1c14      	adds	r4, r2, #0
1000bd8a:	1c0e      	adds	r6, r1, #0
1000bd8c:	e6f4      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bd8e:	1c1e      	adds	r6, r3, #0
1000bd90:	2420      	movs	r4, #32
1000bd92:	40c6      	lsrs	r6, r0
1000bd94:	1a20      	subs	r0, r4, r0
1000bd96:	4083      	lsls	r3, r0
1000bd98:	1e58      	subs	r0, r3, #1
1000bd9a:	4183      	sbcs	r3, r0
1000bd9c:	4333      	orrs	r3, r6
1000bd9e:	e7a9      	b.n	1000bcf4 <__aeabi_fsub+0x1b4>
1000bda0:	2aff      	cmp	r2, #255	; 0xff
1000bda2:	d02f      	beq.n	1000be04 <__aeabi_fsub+0x2c4>
1000bda4:	2480      	movs	r4, #128	; 0x80
1000bda6:	04e4      	lsls	r4, r4, #19
1000bda8:	4249      	negs	r1, r1
1000bdaa:	4323      	orrs	r3, r4
1000bdac:	e7dd      	b.n	1000bd6a <__aeabi_fsub+0x22a>
1000bdae:	2d00      	cmp	r5, #0
1000bdb0:	d100      	bne.n	1000bdb4 <__aeabi_fsub+0x274>
1000bdb2:	e6e1      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bdb4:	1b5a      	subs	r2, r3, r5
1000bdb6:	0150      	lsls	r0, r2, #5
1000bdb8:	d400      	bmi.n	1000bdbc <__aeabi_fsub+0x27c>
1000bdba:	e71a      	b.n	1000bbf2 <__aeabi_fsub+0xb2>
1000bdbc:	1aeb      	subs	r3, r5, r3
1000bdbe:	1c0e      	adds	r6, r1, #0
1000bdc0:	e6da      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bdc2:	24ff      	movs	r4, #255	; 0xff
1000bdc4:	2d00      	cmp	r5, #0
1000bdc6:	d100      	bne.n	1000bdca <__aeabi_fsub+0x28a>
1000bdc8:	e6d6      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bdca:	2280      	movs	r2, #128	; 0x80
1000bdcc:	08db      	lsrs	r3, r3, #3
1000bdce:	03d2      	lsls	r2, r2, #15
1000bdd0:	4213      	tst	r3, r2
1000bdd2:	d004      	beq.n	1000bdde <__aeabi_fsub+0x29e>
1000bdd4:	08ed      	lsrs	r5, r5, #3
1000bdd6:	4215      	tst	r5, r2
1000bdd8:	d101      	bne.n	1000bdde <__aeabi_fsub+0x29e>
1000bdda:	1c2b      	adds	r3, r5, #0
1000bddc:	1c0e      	adds	r6, r1, #0
1000bdde:	00db      	lsls	r3, r3, #3
1000bde0:	24ff      	movs	r4, #255	; 0xff
1000bde2:	e6c9      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bde4:	2b00      	cmp	r3, #0
1000bde6:	d00d      	beq.n	1000be04 <__aeabi_fsub+0x2c4>
1000bde8:	24ff      	movs	r4, #255	; 0xff
1000bdea:	2d00      	cmp	r5, #0
1000bdec:	d100      	bne.n	1000bdf0 <__aeabi_fsub+0x2b0>
1000bdee:	e6c3      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000bdf0:	2280      	movs	r2, #128	; 0x80
1000bdf2:	08db      	lsrs	r3, r3, #3
1000bdf4:	03d2      	lsls	r2, r2, #15
1000bdf6:	4213      	tst	r3, r2
1000bdf8:	d0f1      	beq.n	1000bdde <__aeabi_fsub+0x29e>
1000bdfa:	08ed      	lsrs	r5, r5, #3
1000bdfc:	4215      	tst	r5, r2
1000bdfe:	d1ee      	bne.n	1000bdde <__aeabi_fsub+0x29e>
1000be00:	1c2b      	adds	r3, r5, #0
1000be02:	e7ec      	b.n	1000bdde <__aeabi_fsub+0x29e>
1000be04:	1c2b      	adds	r3, r5, #0
1000be06:	24ff      	movs	r4, #255	; 0xff
1000be08:	e6b6      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000be0a:	1c2b      	adds	r3, r5, #0
1000be0c:	1c14      	adds	r4, r2, #0
1000be0e:	e6b3      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000be10:	1c23      	adds	r3, r4, #0
1000be12:	2000      	movs	r0, #0
1000be14:	e6f1      	b.n	1000bbfa <__aeabi_fsub+0xba>
1000be16:	2380      	movs	r3, #128	; 0x80
1000be18:	2000      	movs	r0, #0
1000be1a:	049b      	lsls	r3, r3, #18
1000be1c:	24ff      	movs	r4, #255	; 0xff
1000be1e:	e6ec      	b.n	1000bbfa <__aeabi_fsub+0xba>
1000be20:	1c1f      	adds	r7, r3, #0
1000be22:	2420      	movs	r4, #32
1000be24:	40cf      	lsrs	r7, r1
1000be26:	1a61      	subs	r1, r4, r1
1000be28:	408b      	lsls	r3, r1
1000be2a:	1e59      	subs	r1, r3, #1
1000be2c:	418b      	sbcs	r3, r1
1000be2e:	433b      	orrs	r3, r7
1000be30:	e79e      	b.n	1000bd70 <__aeabi_fsub+0x230>
1000be32:	1c2b      	adds	r3, r5, #0
1000be34:	e6a0      	b.n	1000bb78 <__aeabi_fsub+0x38>
1000be36:	46c0      	nop			; (mov r8, r8)
1000be38:	fbffffff 	.word	0xfbffffff

1000be3c <__aeabi_i2f>:
1000be3c:	b570      	push	{r4, r5, r6, lr}
1000be3e:	1e04      	subs	r4, r0, #0
1000be40:	d039      	beq.n	1000beb6 <__aeabi_i2f+0x7a>
1000be42:	0fc5      	lsrs	r5, r0, #31
1000be44:	d000      	beq.n	1000be48 <__aeabi_i2f+0xc>
1000be46:	4244      	negs	r4, r0
1000be48:	1c20      	adds	r0, r4, #0
1000be4a:	f001 fe9d 	bl	1000db88 <__clzsi2>
1000be4e:	239e      	movs	r3, #158	; 0x9e
1000be50:	1c26      	adds	r6, r4, #0
1000be52:	1a1b      	subs	r3, r3, r0
1000be54:	2b96      	cmp	r3, #150	; 0x96
1000be56:	dc07      	bgt.n	1000be68 <__aeabi_i2f+0x2c>
1000be58:	2808      	cmp	r0, #8
1000be5a:	dd01      	ble.n	1000be60 <__aeabi_i2f+0x24>
1000be5c:	3808      	subs	r0, #8
1000be5e:	4084      	lsls	r4, r0
1000be60:	0264      	lsls	r4, r4, #9
1000be62:	0a64      	lsrs	r4, r4, #9
1000be64:	b2d8      	uxtb	r0, r3
1000be66:	e01e      	b.n	1000bea6 <__aeabi_i2f+0x6a>
1000be68:	2b99      	cmp	r3, #153	; 0x99
1000be6a:	dd0a      	ble.n	1000be82 <__aeabi_i2f+0x46>
1000be6c:	2205      	movs	r2, #5
1000be6e:	1c21      	adds	r1, r4, #0
1000be70:	1a12      	subs	r2, r2, r0
1000be72:	40d1      	lsrs	r1, r2
1000be74:	1c0a      	adds	r2, r1, #0
1000be76:	1c01      	adds	r1, r0, #0
1000be78:	311b      	adds	r1, #27
1000be7a:	408e      	lsls	r6, r1
1000be7c:	1e71      	subs	r1, r6, #1
1000be7e:	418e      	sbcs	r6, r1
1000be80:	4316      	orrs	r6, r2
1000be82:	2805      	cmp	r0, #5
1000be84:	dd01      	ble.n	1000be8a <__aeabi_i2f+0x4e>
1000be86:	1f42      	subs	r2, r0, #5
1000be88:	4096      	lsls	r6, r2
1000be8a:	4c0f      	ldr	r4, [pc, #60]	; (1000bec8 <__aeabi_i2f+0x8c>)
1000be8c:	4034      	ands	r4, r6
1000be8e:	0772      	lsls	r2, r6, #29
1000be90:	d004      	beq.n	1000be9c <__aeabi_i2f+0x60>
1000be92:	220f      	movs	r2, #15
1000be94:	4016      	ands	r6, r2
1000be96:	2e04      	cmp	r6, #4
1000be98:	d000      	beq.n	1000be9c <__aeabi_i2f+0x60>
1000be9a:	3404      	adds	r4, #4
1000be9c:	0162      	lsls	r2, r4, #5
1000be9e:	d40e      	bmi.n	1000bebe <__aeabi_i2f+0x82>
1000bea0:	01a4      	lsls	r4, r4, #6
1000bea2:	0a64      	lsrs	r4, r4, #9
1000bea4:	b2d8      	uxtb	r0, r3
1000bea6:	0264      	lsls	r4, r4, #9
1000bea8:	05c0      	lsls	r0, r0, #23
1000beaa:	0a64      	lsrs	r4, r4, #9
1000beac:	07ed      	lsls	r5, r5, #31
1000beae:	4304      	orrs	r4, r0
1000beb0:	432c      	orrs	r4, r5
1000beb2:	1c20      	adds	r0, r4, #0
1000beb4:	bd70      	pop	{r4, r5, r6, pc}
1000beb6:	2500      	movs	r5, #0
1000beb8:	2000      	movs	r0, #0
1000beba:	2400      	movs	r4, #0
1000bebc:	e7f3      	b.n	1000bea6 <__aeabi_i2f+0x6a>
1000bebe:	4b02      	ldr	r3, [pc, #8]	; (1000bec8 <__aeabi_i2f+0x8c>)
1000bec0:	401c      	ands	r4, r3
1000bec2:	239f      	movs	r3, #159	; 0x9f
1000bec4:	1a1b      	subs	r3, r3, r0
1000bec6:	e7eb      	b.n	1000bea0 <__aeabi_i2f+0x64>
1000bec8:	fbffffff 	.word	0xfbffffff

1000becc <__aeabi_dadd>:
1000becc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000bece:	4645      	mov	r5, r8
1000bed0:	4657      	mov	r7, sl
1000bed2:	464e      	mov	r6, r9
1000bed4:	4694      	mov	ip, r2
1000bed6:	004c      	lsls	r4, r1, #1
1000bed8:	030a      	lsls	r2, r1, #12
1000beda:	0fc9      	lsrs	r1, r1, #31
1000bedc:	b4e0      	push	{r5, r6, r7}
1000bede:	4688      	mov	r8, r1
1000bee0:	1c0e      	adds	r6, r1, #0
1000bee2:	0319      	lsls	r1, r3, #12
1000bee4:	0f47      	lsrs	r7, r0, #29
1000bee6:	00c5      	lsls	r5, r0, #3
1000bee8:	0a48      	lsrs	r0, r1, #9
1000beea:	4661      	mov	r1, ip
1000beec:	0f49      	lsrs	r1, r1, #29
1000beee:	4301      	orrs	r1, r0
1000bef0:	4660      	mov	r0, ip
1000bef2:	0a52      	lsrs	r2, r2, #9
1000bef4:	4317      	orrs	r7, r2
1000bef6:	00c0      	lsls	r0, r0, #3
1000bef8:	005a      	lsls	r2, r3, #1
1000befa:	0d64      	lsrs	r4, r4, #21
1000befc:	0d52      	lsrs	r2, r2, #21
1000befe:	0fdb      	lsrs	r3, r3, #31
1000bf00:	4684      	mov	ip, r0
1000bf02:	4598      	cmp	r8, r3
1000bf04:	d100      	bne.n	1000bf08 <__aeabi_dadd+0x3c>
1000bf06:	e0a7      	b.n	1000c058 <__aeabi_dadd+0x18c>
1000bf08:	1aa0      	subs	r0, r4, r2
1000bf0a:	2800      	cmp	r0, #0
1000bf0c:	dc00      	bgt.n	1000bf10 <__aeabi_dadd+0x44>
1000bf0e:	e101      	b.n	1000c114 <__aeabi_dadd+0x248>
1000bf10:	2a00      	cmp	r2, #0
1000bf12:	d13d      	bne.n	1000bf90 <__aeabi_dadd+0xc4>
1000bf14:	4663      	mov	r3, ip
1000bf16:	430b      	orrs	r3, r1
1000bf18:	d000      	beq.n	1000bf1c <__aeabi_dadd+0x50>
1000bf1a:	e0d4      	b.n	1000c0c6 <__aeabi_dadd+0x1fa>
1000bf1c:	076b      	lsls	r3, r5, #29
1000bf1e:	d100      	bne.n	1000bf22 <__aeabi_dadd+0x56>
1000bf20:	e088      	b.n	1000c034 <__aeabi_dadd+0x168>
1000bf22:	230f      	movs	r3, #15
1000bf24:	402b      	ands	r3, r5
1000bf26:	2b04      	cmp	r3, #4
1000bf28:	d100      	bne.n	1000bf2c <__aeabi_dadd+0x60>
1000bf2a:	e083      	b.n	1000c034 <__aeabi_dadd+0x168>
1000bf2c:	1d2a      	adds	r2, r5, #4
1000bf2e:	42aa      	cmp	r2, r5
1000bf30:	41ad      	sbcs	r5, r5
1000bf32:	2380      	movs	r3, #128	; 0x80
1000bf34:	426d      	negs	r5, r5
1000bf36:	197f      	adds	r7, r7, r5
1000bf38:	041b      	lsls	r3, r3, #16
1000bf3a:	403b      	ands	r3, r7
1000bf3c:	4646      	mov	r6, r8
1000bf3e:	1c15      	adds	r5, r2, #0
1000bf40:	2b00      	cmp	r3, #0
1000bf42:	d100      	bne.n	1000bf46 <__aeabi_dadd+0x7a>
1000bf44:	e07c      	b.n	1000c040 <__aeabi_dadd+0x174>
1000bf46:	4bcc      	ldr	r3, [pc, #816]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000bf48:	3401      	adds	r4, #1
1000bf4a:	429c      	cmp	r4, r3
1000bf4c:	d100      	bne.n	1000bf50 <__aeabi_dadd+0x84>
1000bf4e:	e0fd      	b.n	1000c14c <__aeabi_dadd+0x280>
1000bf50:	1c3a      	adds	r2, r7, #0
1000bf52:	4bca      	ldr	r3, [pc, #808]	; (1000c27c <__aeabi_dadd+0x3b0>)
1000bf54:	08ed      	lsrs	r5, r5, #3
1000bf56:	401a      	ands	r2, r3
1000bf58:	0750      	lsls	r0, r2, #29
1000bf5a:	0564      	lsls	r4, r4, #21
1000bf5c:	0252      	lsls	r2, r2, #9
1000bf5e:	4305      	orrs	r5, r0
1000bf60:	0b12      	lsrs	r2, r2, #12
1000bf62:	0d64      	lsrs	r4, r4, #21
1000bf64:	2100      	movs	r1, #0
1000bf66:	0312      	lsls	r2, r2, #12
1000bf68:	0d0b      	lsrs	r3, r1, #20
1000bf6a:	051b      	lsls	r3, r3, #20
1000bf6c:	0564      	lsls	r4, r4, #21
1000bf6e:	0b12      	lsrs	r2, r2, #12
1000bf70:	431a      	orrs	r2, r3
1000bf72:	0863      	lsrs	r3, r4, #1
1000bf74:	4cc2      	ldr	r4, [pc, #776]	; (1000c280 <__aeabi_dadd+0x3b4>)
1000bf76:	07f6      	lsls	r6, r6, #31
1000bf78:	4014      	ands	r4, r2
1000bf7a:	431c      	orrs	r4, r3
1000bf7c:	0064      	lsls	r4, r4, #1
1000bf7e:	0864      	lsrs	r4, r4, #1
1000bf80:	4334      	orrs	r4, r6
1000bf82:	1c28      	adds	r0, r5, #0
1000bf84:	1c21      	adds	r1, r4, #0
1000bf86:	bc1c      	pop	{r2, r3, r4}
1000bf88:	4690      	mov	r8, r2
1000bf8a:	4699      	mov	r9, r3
1000bf8c:	46a2      	mov	sl, r4
1000bf8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000bf90:	4bb9      	ldr	r3, [pc, #740]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000bf92:	429c      	cmp	r4, r3
1000bf94:	d0c2      	beq.n	1000bf1c <__aeabi_dadd+0x50>
1000bf96:	2380      	movs	r3, #128	; 0x80
1000bf98:	041b      	lsls	r3, r3, #16
1000bf9a:	4319      	orrs	r1, r3
1000bf9c:	2838      	cmp	r0, #56	; 0x38
1000bf9e:	dd00      	ble.n	1000bfa2 <__aeabi_dadd+0xd6>
1000bfa0:	e0ec      	b.n	1000c17c <__aeabi_dadd+0x2b0>
1000bfa2:	281f      	cmp	r0, #31
1000bfa4:	dd00      	ble.n	1000bfa8 <__aeabi_dadd+0xdc>
1000bfa6:	e121      	b.n	1000c1ec <__aeabi_dadd+0x320>
1000bfa8:	2220      	movs	r2, #32
1000bfaa:	1c0e      	adds	r6, r1, #0
1000bfac:	4663      	mov	r3, ip
1000bfae:	1a12      	subs	r2, r2, r0
1000bfb0:	4096      	lsls	r6, r2
1000bfb2:	40c3      	lsrs	r3, r0
1000bfb4:	4333      	orrs	r3, r6
1000bfb6:	4666      	mov	r6, ip
1000bfb8:	4096      	lsls	r6, r2
1000bfba:	1c32      	adds	r2, r6, #0
1000bfbc:	1e56      	subs	r6, r2, #1
1000bfbe:	41b2      	sbcs	r2, r6
1000bfc0:	4313      	orrs	r3, r2
1000bfc2:	1c0a      	adds	r2, r1, #0
1000bfc4:	40c2      	lsrs	r2, r0
1000bfc6:	1aeb      	subs	r3, r5, r3
1000bfc8:	429d      	cmp	r5, r3
1000bfca:	41b6      	sbcs	r6, r6
1000bfcc:	1c1d      	adds	r5, r3, #0
1000bfce:	1aba      	subs	r2, r7, r2
1000bfd0:	4276      	negs	r6, r6
1000bfd2:	1b97      	subs	r7, r2, r6
1000bfd4:	023b      	lsls	r3, r7, #8
1000bfd6:	d400      	bmi.n	1000bfda <__aeabi_dadd+0x10e>
1000bfd8:	e097      	b.n	1000c10a <__aeabi_dadd+0x23e>
1000bfda:	027a      	lsls	r2, r7, #9
1000bfdc:	0a56      	lsrs	r6, r2, #9
1000bfde:	2e00      	cmp	r6, #0
1000bfe0:	d100      	bne.n	1000bfe4 <__aeabi_dadd+0x118>
1000bfe2:	e0b6      	b.n	1000c152 <__aeabi_dadd+0x286>
1000bfe4:	1c30      	adds	r0, r6, #0
1000bfe6:	f001 fdcf 	bl	1000db88 <__clzsi2>
1000bfea:	1c03      	adds	r3, r0, #0
1000bfec:	3b08      	subs	r3, #8
1000bfee:	2b1f      	cmp	r3, #31
1000bff0:	dd00      	ble.n	1000bff4 <__aeabi_dadd+0x128>
1000bff2:	e0b7      	b.n	1000c164 <__aeabi_dadd+0x298>
1000bff4:	409e      	lsls	r6, r3
1000bff6:	1c37      	adds	r7, r6, #0
1000bff8:	2628      	movs	r6, #40	; 0x28
1000bffa:	1c2a      	adds	r2, r5, #0
1000bffc:	1a36      	subs	r6, r6, r0
1000bffe:	40f2      	lsrs	r2, r6
1000c000:	1c16      	adds	r6, r2, #0
1000c002:	409d      	lsls	r5, r3
1000c004:	433e      	orrs	r6, r7
1000c006:	429c      	cmp	r4, r3
1000c008:	dd00      	ble.n	1000c00c <__aeabi_dadd+0x140>
1000c00a:	e0b2      	b.n	1000c172 <__aeabi_dadd+0x2a6>
1000c00c:	1b1c      	subs	r4, r3, r4
1000c00e:	1c62      	adds	r2, r4, #1
1000c010:	2a1f      	cmp	r2, #31
1000c012:	dd00      	ble.n	1000c016 <__aeabi_dadd+0x14a>
1000c014:	e0d8      	b.n	1000c1c8 <__aeabi_dadd+0x2fc>
1000c016:	231f      	movs	r3, #31
1000c018:	1c29      	adds	r1, r5, #0
1000c01a:	1b1c      	subs	r4, r3, r4
1000c01c:	1c33      	adds	r3, r6, #0
1000c01e:	40a5      	lsls	r5, r4
1000c020:	40a3      	lsls	r3, r4
1000c022:	40d1      	lsrs	r1, r2
1000c024:	1e6c      	subs	r4, r5, #1
1000c026:	41a5      	sbcs	r5, r4
1000c028:	40d6      	lsrs	r6, r2
1000c02a:	4319      	orrs	r1, r3
1000c02c:	430d      	orrs	r5, r1
1000c02e:	1c37      	adds	r7, r6, #0
1000c030:	2400      	movs	r4, #0
1000c032:	e773      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c034:	2380      	movs	r3, #128	; 0x80
1000c036:	041b      	lsls	r3, r3, #16
1000c038:	403b      	ands	r3, r7
1000c03a:	4646      	mov	r6, r8
1000c03c:	d000      	beq.n	1000c040 <__aeabi_dadd+0x174>
1000c03e:	e782      	b.n	1000bf46 <__aeabi_dadd+0x7a>
1000c040:	4b8d      	ldr	r3, [pc, #564]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000c042:	08ed      	lsrs	r5, r5, #3
1000c044:	0778      	lsls	r0, r7, #29
1000c046:	4305      	orrs	r5, r0
1000c048:	08fa      	lsrs	r2, r7, #3
1000c04a:	429c      	cmp	r4, r3
1000c04c:	d032      	beq.n	1000c0b4 <__aeabi_dadd+0x1e8>
1000c04e:	0312      	lsls	r2, r2, #12
1000c050:	0564      	lsls	r4, r4, #21
1000c052:	0b12      	lsrs	r2, r2, #12
1000c054:	0d64      	lsrs	r4, r4, #21
1000c056:	e785      	b.n	1000bf64 <__aeabi_dadd+0x98>
1000c058:	1aa3      	subs	r3, r4, r2
1000c05a:	2b00      	cmp	r3, #0
1000c05c:	dc00      	bgt.n	1000c060 <__aeabi_dadd+0x194>
1000c05e:	e094      	b.n	1000c18a <__aeabi_dadd+0x2be>
1000c060:	2a00      	cmp	r2, #0
1000c062:	d03c      	beq.n	1000c0de <__aeabi_dadd+0x212>
1000c064:	4a84      	ldr	r2, [pc, #528]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000c066:	4294      	cmp	r4, r2
1000c068:	d100      	bne.n	1000c06c <__aeabi_dadd+0x1a0>
1000c06a:	e757      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c06c:	2280      	movs	r2, #128	; 0x80
1000c06e:	0412      	lsls	r2, r2, #16
1000c070:	4311      	orrs	r1, r2
1000c072:	2b38      	cmp	r3, #56	; 0x38
1000c074:	dc00      	bgt.n	1000c078 <__aeabi_dadd+0x1ac>
1000c076:	e105      	b.n	1000c284 <__aeabi_dadd+0x3b8>
1000c078:	4663      	mov	r3, ip
1000c07a:	4319      	orrs	r1, r3
1000c07c:	1e48      	subs	r0, r1, #1
1000c07e:	4181      	sbcs	r1, r0
1000c080:	2200      	movs	r2, #0
1000c082:	b2c8      	uxtb	r0, r1
1000c084:	1940      	adds	r0, r0, r5
1000c086:	42a8      	cmp	r0, r5
1000c088:	419b      	sbcs	r3, r3
1000c08a:	1c05      	adds	r5, r0, #0
1000c08c:	19d2      	adds	r2, r2, r7
1000c08e:	425b      	negs	r3, r3
1000c090:	18d7      	adds	r7, r2, r3
1000c092:	023b      	lsls	r3, r7, #8
1000c094:	d539      	bpl.n	1000c10a <__aeabi_dadd+0x23e>
1000c096:	4b78      	ldr	r3, [pc, #480]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000c098:	3401      	adds	r4, #1
1000c09a:	429c      	cmp	r4, r3
1000c09c:	d100      	bne.n	1000c0a0 <__aeabi_dadd+0x1d4>
1000c09e:	e14c      	b.n	1000c33a <__aeabi_dadd+0x46e>
1000c0a0:	2001      	movs	r0, #1
1000c0a2:	4a76      	ldr	r2, [pc, #472]	; (1000c27c <__aeabi_dadd+0x3b0>)
1000c0a4:	086b      	lsrs	r3, r5, #1
1000c0a6:	403a      	ands	r2, r7
1000c0a8:	4028      	ands	r0, r5
1000c0aa:	4318      	orrs	r0, r3
1000c0ac:	07d5      	lsls	r5, r2, #31
1000c0ae:	4305      	orrs	r5, r0
1000c0b0:	0857      	lsrs	r7, r2, #1
1000c0b2:	e733      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c0b4:	1c2b      	adds	r3, r5, #0
1000c0b6:	4313      	orrs	r3, r2
1000c0b8:	d048      	beq.n	1000c14c <__aeabi_dadd+0x280>
1000c0ba:	2380      	movs	r3, #128	; 0x80
1000c0bc:	031b      	lsls	r3, r3, #12
1000c0be:	431a      	orrs	r2, r3
1000c0c0:	0312      	lsls	r2, r2, #12
1000c0c2:	0b12      	lsrs	r2, r2, #12
1000c0c4:	e74e      	b.n	1000bf64 <__aeabi_dadd+0x98>
1000c0c6:	3801      	subs	r0, #1
1000c0c8:	2800      	cmp	r0, #0
1000c0ca:	d178      	bne.n	1000c1be <__aeabi_dadd+0x2f2>
1000c0cc:	4663      	mov	r3, ip
1000c0ce:	1aee      	subs	r6, r5, r3
1000c0d0:	42b5      	cmp	r5, r6
1000c0d2:	419b      	sbcs	r3, r3
1000c0d4:	1a7a      	subs	r2, r7, r1
1000c0d6:	425b      	negs	r3, r3
1000c0d8:	1ad7      	subs	r7, r2, r3
1000c0da:	1c35      	adds	r5, r6, #0
1000c0dc:	e77a      	b.n	1000bfd4 <__aeabi_dadd+0x108>
1000c0de:	1c02      	adds	r2, r0, #0
1000c0e0:	430a      	orrs	r2, r1
1000c0e2:	d100      	bne.n	1000c0e6 <__aeabi_dadd+0x21a>
1000c0e4:	e71a      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c0e6:	3b01      	subs	r3, #1
1000c0e8:	2b00      	cmp	r3, #0
1000c0ea:	d000      	beq.n	1000c0ee <__aeabi_dadd+0x222>
1000c0ec:	e0f2      	b.n	1000c2d4 <__aeabi_dadd+0x408>
1000c0ee:	1940      	adds	r0, r0, r5
1000c0f0:	42a8      	cmp	r0, r5
1000c0f2:	419b      	sbcs	r3, r3
1000c0f4:	19ca      	adds	r2, r1, r7
1000c0f6:	425b      	negs	r3, r3
1000c0f8:	18d7      	adds	r7, r2, r3
1000c0fa:	1c05      	adds	r5, r0, #0
1000c0fc:	e7c9      	b.n	1000c092 <__aeabi_dadd+0x1c6>
1000c0fe:	1c13      	adds	r3, r2, #0
1000c100:	4333      	orrs	r3, r6
1000c102:	d100      	bne.n	1000c106 <__aeabi_dadd+0x23a>
1000c104:	e118      	b.n	1000c338 <__aeabi_dadd+0x46c>
1000c106:	1c17      	adds	r7, r2, #0
1000c108:	1c35      	adds	r5, r6, #0
1000c10a:	4646      	mov	r6, r8
1000c10c:	076b      	lsls	r3, r5, #29
1000c10e:	d000      	beq.n	1000c112 <__aeabi_dadd+0x246>
1000c110:	e707      	b.n	1000bf22 <__aeabi_dadd+0x56>
1000c112:	e795      	b.n	1000c040 <__aeabi_dadd+0x174>
1000c114:	2800      	cmp	r0, #0
1000c116:	d17a      	bne.n	1000c20e <__aeabi_dadd+0x342>
1000c118:	1c62      	adds	r2, r4, #1
1000c11a:	0552      	lsls	r2, r2, #21
1000c11c:	0d52      	lsrs	r2, r2, #21
1000c11e:	2a01      	cmp	r2, #1
1000c120:	dc00      	bgt.n	1000c124 <__aeabi_dadd+0x258>
1000c122:	e0fb      	b.n	1000c31c <__aeabi_dadd+0x450>
1000c124:	4662      	mov	r2, ip
1000c126:	1aaa      	subs	r2, r5, r2
1000c128:	4295      	cmp	r5, r2
1000c12a:	41b6      	sbcs	r6, r6
1000c12c:	4691      	mov	r9, r2
1000c12e:	1a78      	subs	r0, r7, r1
1000c130:	4272      	negs	r2, r6
1000c132:	1a86      	subs	r6, r0, r2
1000c134:	0232      	lsls	r2, r6, #8
1000c136:	d400      	bmi.n	1000c13a <__aeabi_dadd+0x26e>
1000c138:	e093      	b.n	1000c262 <__aeabi_dadd+0x396>
1000c13a:	4662      	mov	r2, ip
1000c13c:	1b55      	subs	r5, r2, r5
1000c13e:	45ac      	cmp	ip, r5
1000c140:	4180      	sbcs	r0, r0
1000c142:	1bcf      	subs	r7, r1, r7
1000c144:	4240      	negs	r0, r0
1000c146:	1a3e      	subs	r6, r7, r0
1000c148:	4698      	mov	r8, r3
1000c14a:	e748      	b.n	1000bfde <__aeabi_dadd+0x112>
1000c14c:	2200      	movs	r2, #0
1000c14e:	2500      	movs	r5, #0
1000c150:	e708      	b.n	1000bf64 <__aeabi_dadd+0x98>
1000c152:	1c28      	adds	r0, r5, #0
1000c154:	f001 fd18 	bl	1000db88 <__clzsi2>
1000c158:	3020      	adds	r0, #32
1000c15a:	1c03      	adds	r3, r0, #0
1000c15c:	3b08      	subs	r3, #8
1000c15e:	2b1f      	cmp	r3, #31
1000c160:	dc00      	bgt.n	1000c164 <__aeabi_dadd+0x298>
1000c162:	e747      	b.n	1000bff4 <__aeabi_dadd+0x128>
1000c164:	3828      	subs	r0, #40	; 0x28
1000c166:	4085      	lsls	r5, r0
1000c168:	1c2e      	adds	r6, r5, #0
1000c16a:	2500      	movs	r5, #0
1000c16c:	429c      	cmp	r4, r3
1000c16e:	dc00      	bgt.n	1000c172 <__aeabi_dadd+0x2a6>
1000c170:	e74c      	b.n	1000c00c <__aeabi_dadd+0x140>
1000c172:	4a42      	ldr	r2, [pc, #264]	; (1000c27c <__aeabi_dadd+0x3b0>)
1000c174:	1ae4      	subs	r4, r4, r3
1000c176:	4016      	ands	r6, r2
1000c178:	1c37      	adds	r7, r6, #0
1000c17a:	e6cf      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c17c:	4663      	mov	r3, ip
1000c17e:	4319      	orrs	r1, r3
1000c180:	1e4b      	subs	r3, r1, #1
1000c182:	4199      	sbcs	r1, r3
1000c184:	2200      	movs	r2, #0
1000c186:	b2cb      	uxtb	r3, r1
1000c188:	e71d      	b.n	1000bfc6 <__aeabi_dadd+0xfa>
1000c18a:	2b00      	cmp	r3, #0
1000c18c:	d000      	beq.n	1000c190 <__aeabi_dadd+0x2c4>
1000c18e:	e0f2      	b.n	1000c376 <__aeabi_dadd+0x4aa>
1000c190:	1c60      	adds	r0, r4, #1
1000c192:	0543      	lsls	r3, r0, #21
1000c194:	0d5b      	lsrs	r3, r3, #21
1000c196:	2b01      	cmp	r3, #1
1000c198:	dc00      	bgt.n	1000c19c <__aeabi_dadd+0x2d0>
1000c19a:	e0a4      	b.n	1000c2e6 <__aeabi_dadd+0x41a>
1000c19c:	4b36      	ldr	r3, [pc, #216]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000c19e:	4298      	cmp	r0, r3
1000c1a0:	d100      	bne.n	1000c1a4 <__aeabi_dadd+0x2d8>
1000c1a2:	e121      	b.n	1000c3e8 <__aeabi_dadd+0x51c>
1000c1a4:	4663      	mov	r3, ip
1000c1a6:	195c      	adds	r4, r3, r5
1000c1a8:	42ac      	cmp	r4, r5
1000c1aa:	419b      	sbcs	r3, r3
1000c1ac:	19cf      	adds	r7, r1, r7
1000c1ae:	425b      	negs	r3, r3
1000c1b0:	18fa      	adds	r2, r7, r3
1000c1b2:	0864      	lsrs	r4, r4, #1
1000c1b4:	07d5      	lsls	r5, r2, #31
1000c1b6:	4325      	orrs	r5, r4
1000c1b8:	0857      	lsrs	r7, r2, #1
1000c1ba:	1c04      	adds	r4, r0, #0
1000c1bc:	e6ae      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c1be:	4b2e      	ldr	r3, [pc, #184]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000c1c0:	429c      	cmp	r4, r3
1000c1c2:	d000      	beq.n	1000c1c6 <__aeabi_dadd+0x2fa>
1000c1c4:	e6ea      	b.n	1000bf9c <__aeabi_dadd+0xd0>
1000c1c6:	e6a9      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c1c8:	1c21      	adds	r1, r4, #0
1000c1ca:	1c33      	adds	r3, r6, #0
1000c1cc:	391f      	subs	r1, #31
1000c1ce:	40cb      	lsrs	r3, r1
1000c1d0:	1c19      	adds	r1, r3, #0
1000c1d2:	2a20      	cmp	r2, #32
1000c1d4:	d100      	bne.n	1000c1d8 <__aeabi_dadd+0x30c>
1000c1d6:	e082      	b.n	1000c2de <__aeabi_dadd+0x412>
1000c1d8:	233f      	movs	r3, #63	; 0x3f
1000c1da:	1b1c      	subs	r4, r3, r4
1000c1dc:	40a6      	lsls	r6, r4
1000c1de:	4335      	orrs	r5, r6
1000c1e0:	1e6e      	subs	r6, r5, #1
1000c1e2:	41b5      	sbcs	r5, r6
1000c1e4:	2700      	movs	r7, #0
1000c1e6:	430d      	orrs	r5, r1
1000c1e8:	2400      	movs	r4, #0
1000c1ea:	e78e      	b.n	1000c10a <__aeabi_dadd+0x23e>
1000c1ec:	1c03      	adds	r3, r0, #0
1000c1ee:	1c0e      	adds	r6, r1, #0
1000c1f0:	3b20      	subs	r3, #32
1000c1f2:	40de      	lsrs	r6, r3
1000c1f4:	2820      	cmp	r0, #32
1000c1f6:	d074      	beq.n	1000c2e2 <__aeabi_dadd+0x416>
1000c1f8:	2340      	movs	r3, #64	; 0x40
1000c1fa:	1a1b      	subs	r3, r3, r0
1000c1fc:	4099      	lsls	r1, r3
1000c1fe:	1c0b      	adds	r3, r1, #0
1000c200:	4662      	mov	r2, ip
1000c202:	4313      	orrs	r3, r2
1000c204:	1e59      	subs	r1, r3, #1
1000c206:	418b      	sbcs	r3, r1
1000c208:	2200      	movs	r2, #0
1000c20a:	4333      	orrs	r3, r6
1000c20c:	e6db      	b.n	1000bfc6 <__aeabi_dadd+0xfa>
1000c20e:	2c00      	cmp	r4, #0
1000c210:	d050      	beq.n	1000c2b4 <__aeabi_dadd+0x3e8>
1000c212:	4c19      	ldr	r4, [pc, #100]	; (1000c278 <__aeabi_dadd+0x3ac>)
1000c214:	42a2      	cmp	r2, r4
1000c216:	d100      	bne.n	1000c21a <__aeabi_dadd+0x34e>
1000c218:	e0a8      	b.n	1000c36c <__aeabi_dadd+0x4a0>
1000c21a:	2480      	movs	r4, #128	; 0x80
1000c21c:	0424      	lsls	r4, r4, #16
1000c21e:	4240      	negs	r0, r0
1000c220:	4327      	orrs	r7, r4
1000c222:	2838      	cmp	r0, #56	; 0x38
1000c224:	dd00      	ble.n	1000c228 <__aeabi_dadd+0x35c>
1000c226:	e0d9      	b.n	1000c3dc <__aeabi_dadd+0x510>
1000c228:	281f      	cmp	r0, #31
1000c22a:	dd00      	ble.n	1000c22e <__aeabi_dadd+0x362>
1000c22c:	e139      	b.n	1000c4a2 <__aeabi_dadd+0x5d6>
1000c22e:	2420      	movs	r4, #32
1000c230:	1c3e      	adds	r6, r7, #0
1000c232:	1a24      	subs	r4, r4, r0
1000c234:	40a6      	lsls	r6, r4
1000c236:	46b0      	mov	r8, r6
1000c238:	1c2e      	adds	r6, r5, #0
1000c23a:	46a1      	mov	r9, r4
1000c23c:	40c6      	lsrs	r6, r0
1000c23e:	4644      	mov	r4, r8
1000c240:	4326      	orrs	r6, r4
1000c242:	464c      	mov	r4, r9
1000c244:	40a5      	lsls	r5, r4
1000c246:	1e6c      	subs	r4, r5, #1
1000c248:	41a5      	sbcs	r5, r4
1000c24a:	40c7      	lsrs	r7, r0
1000c24c:	4335      	orrs	r5, r6
1000c24e:	4660      	mov	r0, ip
1000c250:	1b45      	subs	r5, r0, r5
1000c252:	1bcf      	subs	r7, r1, r7
1000c254:	45ac      	cmp	ip, r5
1000c256:	4189      	sbcs	r1, r1
1000c258:	4249      	negs	r1, r1
1000c25a:	1a7f      	subs	r7, r7, r1
1000c25c:	1c14      	adds	r4, r2, #0
1000c25e:	4698      	mov	r8, r3
1000c260:	e6b8      	b.n	1000bfd4 <__aeabi_dadd+0x108>
1000c262:	464b      	mov	r3, r9
1000c264:	464d      	mov	r5, r9
1000c266:	4333      	orrs	r3, r6
1000c268:	d000      	beq.n	1000c26c <__aeabi_dadd+0x3a0>
1000c26a:	e6b8      	b.n	1000bfde <__aeabi_dadd+0x112>
1000c26c:	2600      	movs	r6, #0
1000c26e:	2700      	movs	r7, #0
1000c270:	2400      	movs	r4, #0
1000c272:	2500      	movs	r5, #0
1000c274:	e6e4      	b.n	1000c040 <__aeabi_dadd+0x174>
1000c276:	46c0      	nop			; (mov r8, r8)
1000c278:	000007ff 	.word	0x000007ff
1000c27c:	ff7fffff 	.word	0xff7fffff
1000c280:	800fffff 	.word	0x800fffff
1000c284:	2b1f      	cmp	r3, #31
1000c286:	dc5b      	bgt.n	1000c340 <__aeabi_dadd+0x474>
1000c288:	2220      	movs	r2, #32
1000c28a:	1c08      	adds	r0, r1, #0
1000c28c:	1ad2      	subs	r2, r2, r3
1000c28e:	4090      	lsls	r0, r2
1000c290:	4681      	mov	r9, r0
1000c292:	4660      	mov	r0, ip
1000c294:	4692      	mov	sl, r2
1000c296:	40d8      	lsrs	r0, r3
1000c298:	464a      	mov	r2, r9
1000c29a:	4310      	orrs	r0, r2
1000c29c:	4681      	mov	r9, r0
1000c29e:	4652      	mov	r2, sl
1000c2a0:	4660      	mov	r0, ip
1000c2a2:	4090      	lsls	r0, r2
1000c2a4:	1c02      	adds	r2, r0, #0
1000c2a6:	1e50      	subs	r0, r2, #1
1000c2a8:	4182      	sbcs	r2, r0
1000c2aa:	4648      	mov	r0, r9
1000c2ac:	4310      	orrs	r0, r2
1000c2ae:	1c0a      	adds	r2, r1, #0
1000c2b0:	40da      	lsrs	r2, r3
1000c2b2:	e6e7      	b.n	1000c084 <__aeabi_dadd+0x1b8>
1000c2b4:	1c3c      	adds	r4, r7, #0
1000c2b6:	432c      	orrs	r4, r5
1000c2b8:	d058      	beq.n	1000c36c <__aeabi_dadd+0x4a0>
1000c2ba:	43c0      	mvns	r0, r0
1000c2bc:	2800      	cmp	r0, #0
1000c2be:	d151      	bne.n	1000c364 <__aeabi_dadd+0x498>
1000c2c0:	4660      	mov	r0, ip
1000c2c2:	1b45      	subs	r5, r0, r5
1000c2c4:	45ac      	cmp	ip, r5
1000c2c6:	4180      	sbcs	r0, r0
1000c2c8:	1bcf      	subs	r7, r1, r7
1000c2ca:	4240      	negs	r0, r0
1000c2cc:	1a3f      	subs	r7, r7, r0
1000c2ce:	1c14      	adds	r4, r2, #0
1000c2d0:	4698      	mov	r8, r3
1000c2d2:	e67f      	b.n	1000bfd4 <__aeabi_dadd+0x108>
1000c2d4:	4a8f      	ldr	r2, [pc, #572]	; (1000c514 <__aeabi_dadd+0x648>)
1000c2d6:	4294      	cmp	r4, r2
1000c2d8:	d000      	beq.n	1000c2dc <__aeabi_dadd+0x410>
1000c2da:	e6ca      	b.n	1000c072 <__aeabi_dadd+0x1a6>
1000c2dc:	e61e      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c2de:	2600      	movs	r6, #0
1000c2e0:	e77d      	b.n	1000c1de <__aeabi_dadd+0x312>
1000c2e2:	2300      	movs	r3, #0
1000c2e4:	e78c      	b.n	1000c200 <__aeabi_dadd+0x334>
1000c2e6:	1c3b      	adds	r3, r7, #0
1000c2e8:	432b      	orrs	r3, r5
1000c2ea:	2c00      	cmp	r4, #0
1000c2ec:	d000      	beq.n	1000c2f0 <__aeabi_dadd+0x424>
1000c2ee:	e0bd      	b.n	1000c46c <__aeabi_dadd+0x5a0>
1000c2f0:	2b00      	cmp	r3, #0
1000c2f2:	d100      	bne.n	1000c2f6 <__aeabi_dadd+0x42a>
1000c2f4:	e0f5      	b.n	1000c4e2 <__aeabi_dadd+0x616>
1000c2f6:	4663      	mov	r3, ip
1000c2f8:	430b      	orrs	r3, r1
1000c2fa:	d100      	bne.n	1000c2fe <__aeabi_dadd+0x432>
1000c2fc:	e60e      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c2fe:	4663      	mov	r3, ip
1000c300:	195b      	adds	r3, r3, r5
1000c302:	42ab      	cmp	r3, r5
1000c304:	4180      	sbcs	r0, r0
1000c306:	19ca      	adds	r2, r1, r7
1000c308:	4240      	negs	r0, r0
1000c30a:	1817      	adds	r7, r2, r0
1000c30c:	023a      	lsls	r2, r7, #8
1000c30e:	d400      	bmi.n	1000c312 <__aeabi_dadd+0x446>
1000c310:	e0fc      	b.n	1000c50c <__aeabi_dadd+0x640>
1000c312:	4a81      	ldr	r2, [pc, #516]	; (1000c518 <__aeabi_dadd+0x64c>)
1000c314:	1c1d      	adds	r5, r3, #0
1000c316:	4017      	ands	r7, r2
1000c318:	3401      	adds	r4, #1
1000c31a:	e5ff      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c31c:	1c3a      	adds	r2, r7, #0
1000c31e:	432a      	orrs	r2, r5
1000c320:	2c00      	cmp	r4, #0
1000c322:	d151      	bne.n	1000c3c8 <__aeabi_dadd+0x4fc>
1000c324:	2a00      	cmp	r2, #0
1000c326:	d000      	beq.n	1000c32a <__aeabi_dadd+0x45e>
1000c328:	e085      	b.n	1000c436 <__aeabi_dadd+0x56a>
1000c32a:	4662      	mov	r2, ip
1000c32c:	430a      	orrs	r2, r1
1000c32e:	d003      	beq.n	1000c338 <__aeabi_dadd+0x46c>
1000c330:	1c0f      	adds	r7, r1, #0
1000c332:	4665      	mov	r5, ip
1000c334:	4698      	mov	r8, r3
1000c336:	e5f1      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c338:	2600      	movs	r6, #0
1000c33a:	2700      	movs	r7, #0
1000c33c:	2500      	movs	r5, #0
1000c33e:	e67f      	b.n	1000c040 <__aeabi_dadd+0x174>
1000c340:	1c18      	adds	r0, r3, #0
1000c342:	1c0a      	adds	r2, r1, #0
1000c344:	3820      	subs	r0, #32
1000c346:	40c2      	lsrs	r2, r0
1000c348:	2b20      	cmp	r3, #32
1000c34a:	d100      	bne.n	1000c34e <__aeabi_dadd+0x482>
1000c34c:	e0a7      	b.n	1000c49e <__aeabi_dadd+0x5d2>
1000c34e:	2040      	movs	r0, #64	; 0x40
1000c350:	1ac0      	subs	r0, r0, r3
1000c352:	4081      	lsls	r1, r0
1000c354:	1c08      	adds	r0, r1, #0
1000c356:	4663      	mov	r3, ip
1000c358:	4318      	orrs	r0, r3
1000c35a:	1e41      	subs	r1, r0, #1
1000c35c:	4188      	sbcs	r0, r1
1000c35e:	4310      	orrs	r0, r2
1000c360:	2200      	movs	r2, #0
1000c362:	e68f      	b.n	1000c084 <__aeabi_dadd+0x1b8>
1000c364:	4c6b      	ldr	r4, [pc, #428]	; (1000c514 <__aeabi_dadd+0x648>)
1000c366:	42a2      	cmp	r2, r4
1000c368:	d000      	beq.n	1000c36c <__aeabi_dadd+0x4a0>
1000c36a:	e75a      	b.n	1000c222 <__aeabi_dadd+0x356>
1000c36c:	1c0f      	adds	r7, r1, #0
1000c36e:	4665      	mov	r5, ip
1000c370:	1c14      	adds	r4, r2, #0
1000c372:	4698      	mov	r8, r3
1000c374:	e5d2      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c376:	2c00      	cmp	r4, #0
1000c378:	d13a      	bne.n	1000c3f0 <__aeabi_dadd+0x524>
1000c37a:	1c38      	adds	r0, r7, #0
1000c37c:	4328      	orrs	r0, r5
1000c37e:	d071      	beq.n	1000c464 <__aeabi_dadd+0x598>
1000c380:	43db      	mvns	r3, r3
1000c382:	2b00      	cmp	r3, #0
1000c384:	d018      	beq.n	1000c3b8 <__aeabi_dadd+0x4ec>
1000c386:	4863      	ldr	r0, [pc, #396]	; (1000c514 <__aeabi_dadd+0x648>)
1000c388:	4282      	cmp	r2, r0
1000c38a:	d06b      	beq.n	1000c464 <__aeabi_dadd+0x598>
1000c38c:	2b38      	cmp	r3, #56	; 0x38
1000c38e:	dd00      	ble.n	1000c392 <__aeabi_dadd+0x4c6>
1000c390:	e09d      	b.n	1000c4ce <__aeabi_dadd+0x602>
1000c392:	2b1f      	cmp	r3, #31
1000c394:	dd00      	ble.n	1000c398 <__aeabi_dadd+0x4cc>
1000c396:	e0a7      	b.n	1000c4e8 <__aeabi_dadd+0x61c>
1000c398:	2020      	movs	r0, #32
1000c39a:	1c3c      	adds	r4, r7, #0
1000c39c:	1ac0      	subs	r0, r0, r3
1000c39e:	4084      	lsls	r4, r0
1000c3a0:	46a1      	mov	r9, r4
1000c3a2:	1c2c      	adds	r4, r5, #0
1000c3a4:	4682      	mov	sl, r0
1000c3a6:	40dc      	lsrs	r4, r3
1000c3a8:	4648      	mov	r0, r9
1000c3aa:	4304      	orrs	r4, r0
1000c3ac:	4650      	mov	r0, sl
1000c3ae:	4085      	lsls	r5, r0
1000c3b0:	1e68      	subs	r0, r5, #1
1000c3b2:	4185      	sbcs	r5, r0
1000c3b4:	40df      	lsrs	r7, r3
1000c3b6:	4325      	orrs	r5, r4
1000c3b8:	4465      	add	r5, ip
1000c3ba:	4565      	cmp	r5, ip
1000c3bc:	419b      	sbcs	r3, r3
1000c3be:	187f      	adds	r7, r7, r1
1000c3c0:	425b      	negs	r3, r3
1000c3c2:	18ff      	adds	r7, r7, r3
1000c3c4:	1c14      	adds	r4, r2, #0
1000c3c6:	e664      	b.n	1000c092 <__aeabi_dadd+0x1c6>
1000c3c8:	2a00      	cmp	r2, #0
1000c3ca:	d119      	bne.n	1000c400 <__aeabi_dadd+0x534>
1000c3cc:	4662      	mov	r2, ip
1000c3ce:	430a      	orrs	r2, r1
1000c3d0:	d077      	beq.n	1000c4c2 <__aeabi_dadd+0x5f6>
1000c3d2:	1c0f      	adds	r7, r1, #0
1000c3d4:	4665      	mov	r5, ip
1000c3d6:	4698      	mov	r8, r3
1000c3d8:	4c4e      	ldr	r4, [pc, #312]	; (1000c514 <__aeabi_dadd+0x648>)
1000c3da:	e59f      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c3dc:	433d      	orrs	r5, r7
1000c3de:	1e6f      	subs	r7, r5, #1
1000c3e0:	41bd      	sbcs	r5, r7
1000c3e2:	2700      	movs	r7, #0
1000c3e4:	b2ed      	uxtb	r5, r5
1000c3e6:	e732      	b.n	1000c24e <__aeabi_dadd+0x382>
1000c3e8:	1c04      	adds	r4, r0, #0
1000c3ea:	2700      	movs	r7, #0
1000c3ec:	2500      	movs	r5, #0
1000c3ee:	e627      	b.n	1000c040 <__aeabi_dadd+0x174>
1000c3f0:	4848      	ldr	r0, [pc, #288]	; (1000c514 <__aeabi_dadd+0x648>)
1000c3f2:	4282      	cmp	r2, r0
1000c3f4:	d036      	beq.n	1000c464 <__aeabi_dadd+0x598>
1000c3f6:	2080      	movs	r0, #128	; 0x80
1000c3f8:	0400      	lsls	r0, r0, #16
1000c3fa:	425b      	negs	r3, r3
1000c3fc:	4307      	orrs	r7, r0
1000c3fe:	e7c5      	b.n	1000c38c <__aeabi_dadd+0x4c0>
1000c400:	4662      	mov	r2, ip
1000c402:	430a      	orrs	r2, r1
1000c404:	d049      	beq.n	1000c49a <__aeabi_dadd+0x5ce>
1000c406:	2480      	movs	r4, #128	; 0x80
1000c408:	08ed      	lsrs	r5, r5, #3
1000c40a:	0778      	lsls	r0, r7, #29
1000c40c:	08fa      	lsrs	r2, r7, #3
1000c40e:	0324      	lsls	r4, r4, #12
1000c410:	4328      	orrs	r0, r5
1000c412:	4222      	tst	r2, r4
1000c414:	d009      	beq.n	1000c42a <__aeabi_dadd+0x55e>
1000c416:	08ce      	lsrs	r6, r1, #3
1000c418:	4226      	tst	r6, r4
1000c41a:	d106      	bne.n	1000c42a <__aeabi_dadd+0x55e>
1000c41c:	4662      	mov	r2, ip
1000c41e:	074f      	lsls	r7, r1, #29
1000c420:	1c38      	adds	r0, r7, #0
1000c422:	08d2      	lsrs	r2, r2, #3
1000c424:	4310      	orrs	r0, r2
1000c426:	4698      	mov	r8, r3
1000c428:	1c32      	adds	r2, r6, #0
1000c42a:	00d2      	lsls	r2, r2, #3
1000c42c:	0f47      	lsrs	r7, r0, #29
1000c42e:	4317      	orrs	r7, r2
1000c430:	00c5      	lsls	r5, r0, #3
1000c432:	4c38      	ldr	r4, [pc, #224]	; (1000c514 <__aeabi_dadd+0x648>)
1000c434:	e572      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c436:	4662      	mov	r2, ip
1000c438:	430a      	orrs	r2, r1
1000c43a:	d100      	bne.n	1000c43e <__aeabi_dadd+0x572>
1000c43c:	e56e      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c43e:	4662      	mov	r2, ip
1000c440:	1aae      	subs	r6, r5, r2
1000c442:	42b5      	cmp	r5, r6
1000c444:	4192      	sbcs	r2, r2
1000c446:	1a78      	subs	r0, r7, r1
1000c448:	4252      	negs	r2, r2
1000c44a:	1a82      	subs	r2, r0, r2
1000c44c:	0210      	lsls	r0, r2, #8
1000c44e:	d400      	bmi.n	1000c452 <__aeabi_dadd+0x586>
1000c450:	e655      	b.n	1000c0fe <__aeabi_dadd+0x232>
1000c452:	4662      	mov	r2, ip
1000c454:	1b55      	subs	r5, r2, r5
1000c456:	45ac      	cmp	ip, r5
1000c458:	4180      	sbcs	r0, r0
1000c45a:	1bca      	subs	r2, r1, r7
1000c45c:	4240      	negs	r0, r0
1000c45e:	1a17      	subs	r7, r2, r0
1000c460:	4698      	mov	r8, r3
1000c462:	e55b      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c464:	1c0f      	adds	r7, r1, #0
1000c466:	4665      	mov	r5, ip
1000c468:	1c14      	adds	r4, r2, #0
1000c46a:	e557      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c46c:	2b00      	cmp	r3, #0
1000c46e:	d034      	beq.n	1000c4da <__aeabi_dadd+0x60e>
1000c470:	4663      	mov	r3, ip
1000c472:	430b      	orrs	r3, r1
1000c474:	d011      	beq.n	1000c49a <__aeabi_dadd+0x5ce>
1000c476:	2480      	movs	r4, #128	; 0x80
1000c478:	08ed      	lsrs	r5, r5, #3
1000c47a:	0778      	lsls	r0, r7, #29
1000c47c:	08fa      	lsrs	r2, r7, #3
1000c47e:	0324      	lsls	r4, r4, #12
1000c480:	4328      	orrs	r0, r5
1000c482:	4222      	tst	r2, r4
1000c484:	d0d1      	beq.n	1000c42a <__aeabi_dadd+0x55e>
1000c486:	08cb      	lsrs	r3, r1, #3
1000c488:	4223      	tst	r3, r4
1000c48a:	d1ce      	bne.n	1000c42a <__aeabi_dadd+0x55e>
1000c48c:	4662      	mov	r2, ip
1000c48e:	074f      	lsls	r7, r1, #29
1000c490:	1c38      	adds	r0, r7, #0
1000c492:	08d2      	lsrs	r2, r2, #3
1000c494:	4310      	orrs	r0, r2
1000c496:	1c1a      	adds	r2, r3, #0
1000c498:	e7c7      	b.n	1000c42a <__aeabi_dadd+0x55e>
1000c49a:	4c1e      	ldr	r4, [pc, #120]	; (1000c514 <__aeabi_dadd+0x648>)
1000c49c:	e53e      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c49e:	2000      	movs	r0, #0
1000c4a0:	e759      	b.n	1000c356 <__aeabi_dadd+0x48a>
1000c4a2:	1c04      	adds	r4, r0, #0
1000c4a4:	1c3e      	adds	r6, r7, #0
1000c4a6:	3c20      	subs	r4, #32
1000c4a8:	40e6      	lsrs	r6, r4
1000c4aa:	1c34      	adds	r4, r6, #0
1000c4ac:	2820      	cmp	r0, #32
1000c4ae:	d02b      	beq.n	1000c508 <__aeabi_dadd+0x63c>
1000c4b0:	2640      	movs	r6, #64	; 0x40
1000c4b2:	1a30      	subs	r0, r6, r0
1000c4b4:	4087      	lsls	r7, r0
1000c4b6:	433d      	orrs	r5, r7
1000c4b8:	1e6f      	subs	r7, r5, #1
1000c4ba:	41bd      	sbcs	r5, r7
1000c4bc:	2700      	movs	r7, #0
1000c4be:	4325      	orrs	r5, r4
1000c4c0:	e6c5      	b.n	1000c24e <__aeabi_dadd+0x382>
1000c4c2:	2780      	movs	r7, #128	; 0x80
1000c4c4:	2600      	movs	r6, #0
1000c4c6:	03ff      	lsls	r7, r7, #15
1000c4c8:	4c12      	ldr	r4, [pc, #72]	; (1000c514 <__aeabi_dadd+0x648>)
1000c4ca:	2500      	movs	r5, #0
1000c4cc:	e5b8      	b.n	1000c040 <__aeabi_dadd+0x174>
1000c4ce:	433d      	orrs	r5, r7
1000c4d0:	1e6f      	subs	r7, r5, #1
1000c4d2:	41bd      	sbcs	r5, r7
1000c4d4:	2700      	movs	r7, #0
1000c4d6:	b2ed      	uxtb	r5, r5
1000c4d8:	e76e      	b.n	1000c3b8 <__aeabi_dadd+0x4ec>
1000c4da:	1c0f      	adds	r7, r1, #0
1000c4dc:	4665      	mov	r5, ip
1000c4de:	4c0d      	ldr	r4, [pc, #52]	; (1000c514 <__aeabi_dadd+0x648>)
1000c4e0:	e51c      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c4e2:	1c0f      	adds	r7, r1, #0
1000c4e4:	4665      	mov	r5, ip
1000c4e6:	e519      	b.n	1000bf1c <__aeabi_dadd+0x50>
1000c4e8:	1c1c      	adds	r4, r3, #0
1000c4ea:	1c38      	adds	r0, r7, #0
1000c4ec:	3c20      	subs	r4, #32
1000c4ee:	40e0      	lsrs	r0, r4
1000c4f0:	1c04      	adds	r4, r0, #0
1000c4f2:	2b20      	cmp	r3, #32
1000c4f4:	d00c      	beq.n	1000c510 <__aeabi_dadd+0x644>
1000c4f6:	2040      	movs	r0, #64	; 0x40
1000c4f8:	1ac3      	subs	r3, r0, r3
1000c4fa:	409f      	lsls	r7, r3
1000c4fc:	433d      	orrs	r5, r7
1000c4fe:	1e6f      	subs	r7, r5, #1
1000c500:	41bd      	sbcs	r5, r7
1000c502:	2700      	movs	r7, #0
1000c504:	4325      	orrs	r5, r4
1000c506:	e757      	b.n	1000c3b8 <__aeabi_dadd+0x4ec>
1000c508:	2700      	movs	r7, #0
1000c50a:	e7d4      	b.n	1000c4b6 <__aeabi_dadd+0x5ea>
1000c50c:	1c1d      	adds	r5, r3, #0
1000c50e:	e5fc      	b.n	1000c10a <__aeabi_dadd+0x23e>
1000c510:	2700      	movs	r7, #0
1000c512:	e7f3      	b.n	1000c4fc <__aeabi_dadd+0x630>
1000c514:	000007ff 	.word	0x000007ff
1000c518:	ff7fffff 	.word	0xff7fffff

1000c51c <__aeabi_ddiv>:
1000c51c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000c51e:	465f      	mov	r7, fp
1000c520:	4656      	mov	r6, sl
1000c522:	464d      	mov	r5, r9
1000c524:	4644      	mov	r4, r8
1000c526:	b4f0      	push	{r4, r5, r6, r7}
1000c528:	030f      	lsls	r7, r1, #12
1000c52a:	b087      	sub	sp, #28
1000c52c:	4698      	mov	r8, r3
1000c52e:	004d      	lsls	r5, r1, #1
1000c530:	0b3b      	lsrs	r3, r7, #12
1000c532:	0fcc      	lsrs	r4, r1, #31
1000c534:	1c06      	adds	r6, r0, #0
1000c536:	4692      	mov	sl, r2
1000c538:	4681      	mov	r9, r0
1000c53a:	469b      	mov	fp, r3
1000c53c:	0d6d      	lsrs	r5, r5, #21
1000c53e:	9401      	str	r4, [sp, #4]
1000c540:	d06b      	beq.n	1000c61a <__aeabi_ddiv+0xfe>
1000c542:	4b66      	ldr	r3, [pc, #408]	; (1000c6dc <__aeabi_ddiv+0x1c0>)
1000c544:	429d      	cmp	r5, r3
1000c546:	d035      	beq.n	1000c5b4 <__aeabi_ddiv+0x98>
1000c548:	2780      	movs	r7, #128	; 0x80
1000c54a:	465b      	mov	r3, fp
1000c54c:	037f      	lsls	r7, r7, #13
1000c54e:	431f      	orrs	r7, r3
1000c550:	00f3      	lsls	r3, r6, #3
1000c552:	4699      	mov	r9, r3
1000c554:	4b62      	ldr	r3, [pc, #392]	; (1000c6e0 <__aeabi_ddiv+0x1c4>)
1000c556:	00ff      	lsls	r7, r7, #3
1000c558:	0f40      	lsrs	r0, r0, #29
1000c55a:	469c      	mov	ip, r3
1000c55c:	4307      	orrs	r7, r0
1000c55e:	2300      	movs	r3, #0
1000c560:	46bb      	mov	fp, r7
1000c562:	2600      	movs	r6, #0
1000c564:	4465      	add	r5, ip
1000c566:	9300      	str	r3, [sp, #0]
1000c568:	4642      	mov	r2, r8
1000c56a:	0317      	lsls	r7, r2, #12
1000c56c:	0050      	lsls	r0, r2, #1
1000c56e:	0fd2      	lsrs	r2, r2, #31
1000c570:	4653      	mov	r3, sl
1000c572:	0b3f      	lsrs	r7, r7, #12
1000c574:	0d40      	lsrs	r0, r0, #21
1000c576:	4690      	mov	r8, r2
1000c578:	d100      	bne.n	1000c57c <__aeabi_ddiv+0x60>
1000c57a:	e072      	b.n	1000c662 <__aeabi_ddiv+0x146>
1000c57c:	4a57      	ldr	r2, [pc, #348]	; (1000c6dc <__aeabi_ddiv+0x1c0>)
1000c57e:	4290      	cmp	r0, r2
1000c580:	d067      	beq.n	1000c652 <__aeabi_ddiv+0x136>
1000c582:	2380      	movs	r3, #128	; 0x80
1000c584:	035b      	lsls	r3, r3, #13
1000c586:	431f      	orrs	r7, r3
1000c588:	4653      	mov	r3, sl
1000c58a:	4a55      	ldr	r2, [pc, #340]	; (1000c6e0 <__aeabi_ddiv+0x1c4>)
1000c58c:	0f5b      	lsrs	r3, r3, #29
1000c58e:	00ff      	lsls	r7, r7, #3
1000c590:	431f      	orrs	r7, r3
1000c592:	4694      	mov	ip, r2
1000c594:	4653      	mov	r3, sl
1000c596:	2100      	movs	r1, #0
1000c598:	00db      	lsls	r3, r3, #3
1000c59a:	4460      	add	r0, ip
1000c59c:	4642      	mov	r2, r8
1000c59e:	4062      	eors	r2, r4
1000c5a0:	4692      	mov	sl, r2
1000c5a2:	1a2d      	subs	r5, r5, r0
1000c5a4:	430e      	orrs	r6, r1
1000c5a6:	2e0f      	cmp	r6, #15
1000c5a8:	d900      	bls.n	1000c5ac <__aeabi_ddiv+0x90>
1000c5aa:	e0a1      	b.n	1000c6f0 <__aeabi_ddiv+0x1d4>
1000c5ac:	484d      	ldr	r0, [pc, #308]	; (1000c6e4 <__aeabi_ddiv+0x1c8>)
1000c5ae:	00b6      	lsls	r6, r6, #2
1000c5b0:	5980      	ldr	r0, [r0, r6]
1000c5b2:	4687      	mov	pc, r0
1000c5b4:	465b      	mov	r3, fp
1000c5b6:	431e      	orrs	r6, r3
1000c5b8:	d000      	beq.n	1000c5bc <__aeabi_ddiv+0xa0>
1000c5ba:	e076      	b.n	1000c6aa <__aeabi_ddiv+0x18e>
1000c5bc:	2300      	movs	r3, #0
1000c5be:	469b      	mov	fp, r3
1000c5c0:	4699      	mov	r9, r3
1000c5c2:	3302      	adds	r3, #2
1000c5c4:	2608      	movs	r6, #8
1000c5c6:	9300      	str	r3, [sp, #0]
1000c5c8:	e7ce      	b.n	1000c568 <__aeabi_ddiv+0x4c>
1000c5ca:	4699      	mov	r9, r3
1000c5cc:	4643      	mov	r3, r8
1000c5ce:	46bb      	mov	fp, r7
1000c5d0:	9301      	str	r3, [sp, #4]
1000c5d2:	9100      	str	r1, [sp, #0]
1000c5d4:	9b00      	ldr	r3, [sp, #0]
1000c5d6:	2b02      	cmp	r3, #2
1000c5d8:	d16b      	bne.n	1000c6b2 <__aeabi_ddiv+0x196>
1000c5da:	9b01      	ldr	r3, [sp, #4]
1000c5dc:	469a      	mov	sl, r3
1000c5de:	2100      	movs	r1, #0
1000c5e0:	4653      	mov	r3, sl
1000c5e2:	2201      	movs	r2, #1
1000c5e4:	2700      	movs	r7, #0
1000c5e6:	4689      	mov	r9, r1
1000c5e8:	401a      	ands	r2, r3
1000c5ea:	4b3c      	ldr	r3, [pc, #240]	; (1000c6dc <__aeabi_ddiv+0x1c0>)
1000c5ec:	2100      	movs	r1, #0
1000c5ee:	033f      	lsls	r7, r7, #12
1000c5f0:	0d0c      	lsrs	r4, r1, #20
1000c5f2:	0524      	lsls	r4, r4, #20
1000c5f4:	0b3f      	lsrs	r7, r7, #12
1000c5f6:	4327      	orrs	r7, r4
1000c5f8:	4c3b      	ldr	r4, [pc, #236]	; (1000c6e8 <__aeabi_ddiv+0x1cc>)
1000c5fa:	051b      	lsls	r3, r3, #20
1000c5fc:	4027      	ands	r7, r4
1000c5fe:	431f      	orrs	r7, r3
1000c600:	007f      	lsls	r7, r7, #1
1000c602:	07d2      	lsls	r2, r2, #31
1000c604:	087f      	lsrs	r7, r7, #1
1000c606:	4317      	orrs	r7, r2
1000c608:	4648      	mov	r0, r9
1000c60a:	1c39      	adds	r1, r7, #0
1000c60c:	b007      	add	sp, #28
1000c60e:	bc3c      	pop	{r2, r3, r4, r5}
1000c610:	4690      	mov	r8, r2
1000c612:	4699      	mov	r9, r3
1000c614:	46a2      	mov	sl, r4
1000c616:	46ab      	mov	fp, r5
1000c618:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c61a:	4303      	orrs	r3, r0
1000c61c:	d03e      	beq.n	1000c69c <__aeabi_ddiv+0x180>
1000c61e:	465b      	mov	r3, fp
1000c620:	2b00      	cmp	r3, #0
1000c622:	d100      	bne.n	1000c626 <__aeabi_ddiv+0x10a>
1000c624:	e19c      	b.n	1000c960 <__aeabi_ddiv+0x444>
1000c626:	4658      	mov	r0, fp
1000c628:	f001 faae 	bl	1000db88 <__clzsi2>
1000c62c:	2328      	movs	r3, #40	; 0x28
1000c62e:	1c31      	adds	r1, r6, #0
1000c630:	1a1b      	subs	r3, r3, r0
1000c632:	1c02      	adds	r2, r0, #0
1000c634:	465f      	mov	r7, fp
1000c636:	40d9      	lsrs	r1, r3
1000c638:	3a08      	subs	r2, #8
1000c63a:	4097      	lsls	r7, r2
1000c63c:	1c0b      	adds	r3, r1, #0
1000c63e:	4096      	lsls	r6, r2
1000c640:	433b      	orrs	r3, r7
1000c642:	469b      	mov	fp, r3
1000c644:	46b1      	mov	r9, r6
1000c646:	2300      	movs	r3, #0
1000c648:	4d28      	ldr	r5, [pc, #160]	; (1000c6ec <__aeabi_ddiv+0x1d0>)
1000c64a:	2600      	movs	r6, #0
1000c64c:	1a2d      	subs	r5, r5, r0
1000c64e:	9300      	str	r3, [sp, #0]
1000c650:	e78a      	b.n	1000c568 <__aeabi_ddiv+0x4c>
1000c652:	4652      	mov	r2, sl
1000c654:	2103      	movs	r1, #3
1000c656:	433a      	orrs	r2, r7
1000c658:	d1a0      	bne.n	1000c59c <__aeabi_ddiv+0x80>
1000c65a:	2700      	movs	r7, #0
1000c65c:	2300      	movs	r3, #0
1000c65e:	2102      	movs	r1, #2
1000c660:	e79c      	b.n	1000c59c <__aeabi_ddiv+0x80>
1000c662:	4652      	mov	r2, sl
1000c664:	433a      	orrs	r2, r7
1000c666:	d015      	beq.n	1000c694 <__aeabi_ddiv+0x178>
1000c668:	2f00      	cmp	r7, #0
1000c66a:	d100      	bne.n	1000c66e <__aeabi_ddiv+0x152>
1000c66c:	e185      	b.n	1000c97a <__aeabi_ddiv+0x45e>
1000c66e:	1c38      	adds	r0, r7, #0
1000c670:	f001 fa8a 	bl	1000db88 <__clzsi2>
1000c674:	1c02      	adds	r2, r0, #0
1000c676:	2128      	movs	r1, #40	; 0x28
1000c678:	4650      	mov	r0, sl
1000c67a:	1a89      	subs	r1, r1, r2
1000c67c:	1c13      	adds	r3, r2, #0
1000c67e:	40c8      	lsrs	r0, r1
1000c680:	4651      	mov	r1, sl
1000c682:	3b08      	subs	r3, #8
1000c684:	4099      	lsls	r1, r3
1000c686:	409f      	lsls	r7, r3
1000c688:	1c0b      	adds	r3, r1, #0
1000c68a:	4307      	orrs	r7, r0
1000c68c:	4817      	ldr	r0, [pc, #92]	; (1000c6ec <__aeabi_ddiv+0x1d0>)
1000c68e:	2100      	movs	r1, #0
1000c690:	1a80      	subs	r0, r0, r2
1000c692:	e783      	b.n	1000c59c <__aeabi_ddiv+0x80>
1000c694:	2700      	movs	r7, #0
1000c696:	2300      	movs	r3, #0
1000c698:	2101      	movs	r1, #1
1000c69a:	e77f      	b.n	1000c59c <__aeabi_ddiv+0x80>
1000c69c:	2300      	movs	r3, #0
1000c69e:	469b      	mov	fp, r3
1000c6a0:	4699      	mov	r9, r3
1000c6a2:	3301      	adds	r3, #1
1000c6a4:	2604      	movs	r6, #4
1000c6a6:	9300      	str	r3, [sp, #0]
1000c6a8:	e75e      	b.n	1000c568 <__aeabi_ddiv+0x4c>
1000c6aa:	2303      	movs	r3, #3
1000c6ac:	260c      	movs	r6, #12
1000c6ae:	9300      	str	r3, [sp, #0]
1000c6b0:	e75a      	b.n	1000c568 <__aeabi_ddiv+0x4c>
1000c6b2:	2b03      	cmp	r3, #3
1000c6b4:	d100      	bne.n	1000c6b8 <__aeabi_ddiv+0x19c>
1000c6b6:	e23c      	b.n	1000cb32 <__aeabi_ddiv+0x616>
1000c6b8:	2b01      	cmp	r3, #1
1000c6ba:	d000      	beq.n	1000c6be <__aeabi_ddiv+0x1a2>
1000c6bc:	e1bf      	b.n	1000ca3e <__aeabi_ddiv+0x522>
1000c6be:	1c1a      	adds	r2, r3, #0
1000c6c0:	9b01      	ldr	r3, [sp, #4]
1000c6c2:	401a      	ands	r2, r3
1000c6c4:	2100      	movs	r1, #0
1000c6c6:	2300      	movs	r3, #0
1000c6c8:	2700      	movs	r7, #0
1000c6ca:	4689      	mov	r9, r1
1000c6cc:	e78e      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000c6ce:	2300      	movs	r3, #0
1000c6d0:	2780      	movs	r7, #128	; 0x80
1000c6d2:	4699      	mov	r9, r3
1000c6d4:	2200      	movs	r2, #0
1000c6d6:	033f      	lsls	r7, r7, #12
1000c6d8:	4b00      	ldr	r3, [pc, #0]	; (1000c6dc <__aeabi_ddiv+0x1c0>)
1000c6da:	e787      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000c6dc:	000007ff 	.word	0x000007ff
1000c6e0:	fffffc01 	.word	0xfffffc01
1000c6e4:	10010870 	.word	0x10010870
1000c6e8:	800fffff 	.word	0x800fffff
1000c6ec:	fffffc0d 	.word	0xfffffc0d
1000c6f0:	45bb      	cmp	fp, r7
1000c6f2:	d900      	bls.n	1000c6f6 <__aeabi_ddiv+0x1da>
1000c6f4:	e151      	b.n	1000c99a <__aeabi_ddiv+0x47e>
1000c6f6:	d100      	bne.n	1000c6fa <__aeabi_ddiv+0x1de>
1000c6f8:	e14c      	b.n	1000c994 <__aeabi_ddiv+0x478>
1000c6fa:	464a      	mov	r2, r9
1000c6fc:	9203      	str	r2, [sp, #12]
1000c6fe:	2200      	movs	r2, #0
1000c700:	465c      	mov	r4, fp
1000c702:	4690      	mov	r8, r2
1000c704:	3d01      	subs	r5, #1
1000c706:	0e18      	lsrs	r0, r3, #24
1000c708:	023f      	lsls	r7, r7, #8
1000c70a:	4338      	orrs	r0, r7
1000c70c:	021b      	lsls	r3, r3, #8
1000c70e:	9301      	str	r3, [sp, #4]
1000c710:	0c03      	lsrs	r3, r0, #16
1000c712:	4699      	mov	r9, r3
1000c714:	0403      	lsls	r3, r0, #16
1000c716:	0c1b      	lsrs	r3, r3, #16
1000c718:	4649      	mov	r1, r9
1000c71a:	1c06      	adds	r6, r0, #0
1000c71c:	1c20      	adds	r0, r4, #0
1000c71e:	1c1f      	adds	r7, r3, #0
1000c720:	9300      	str	r3, [sp, #0]
1000c722:	f7fe fd57 	bl	1000b1d4 <__aeabi_uidiv>
1000c726:	1c02      	adds	r2, r0, #0
1000c728:	437a      	muls	r2, r7
1000c72a:	9002      	str	r0, [sp, #8]
1000c72c:	4649      	mov	r1, r9
1000c72e:	1c20      	adds	r0, r4, #0
1000c730:	1c17      	adds	r7, r2, #0
1000c732:	f7fe fdd5 	bl	1000b2e0 <__aeabi_uidivmod>
1000c736:	9b03      	ldr	r3, [sp, #12]
1000c738:	0409      	lsls	r1, r1, #16
1000c73a:	0c1b      	lsrs	r3, r3, #16
1000c73c:	4319      	orrs	r1, r3
1000c73e:	428f      	cmp	r7, r1
1000c740:	d90c      	bls.n	1000c75c <__aeabi_ddiv+0x240>
1000c742:	9b02      	ldr	r3, [sp, #8]
1000c744:	1989      	adds	r1, r1, r6
1000c746:	3b01      	subs	r3, #1
1000c748:	428e      	cmp	r6, r1
1000c74a:	d900      	bls.n	1000c74e <__aeabi_ddiv+0x232>
1000c74c:	e152      	b.n	1000c9f4 <__aeabi_ddiv+0x4d8>
1000c74e:	428f      	cmp	r7, r1
1000c750:	d800      	bhi.n	1000c754 <__aeabi_ddiv+0x238>
1000c752:	e14f      	b.n	1000c9f4 <__aeabi_ddiv+0x4d8>
1000c754:	9b02      	ldr	r3, [sp, #8]
1000c756:	1989      	adds	r1, r1, r6
1000c758:	3b02      	subs	r3, #2
1000c75a:	9302      	str	r3, [sp, #8]
1000c75c:	1bcc      	subs	r4, r1, r7
1000c75e:	1c20      	adds	r0, r4, #0
1000c760:	4649      	mov	r1, r9
1000c762:	f7fe fd37 	bl	1000b1d4 <__aeabi_uidiv>
1000c766:	9f00      	ldr	r7, [sp, #0]
1000c768:	4683      	mov	fp, r0
1000c76a:	4347      	muls	r7, r0
1000c76c:	4649      	mov	r1, r9
1000c76e:	1c20      	adds	r0, r4, #0
1000c770:	f7fe fdb6 	bl	1000b2e0 <__aeabi_uidivmod>
1000c774:	9a03      	ldr	r2, [sp, #12]
1000c776:	040b      	lsls	r3, r1, #16
1000c778:	0414      	lsls	r4, r2, #16
1000c77a:	0c24      	lsrs	r4, r4, #16
1000c77c:	4323      	orrs	r3, r4
1000c77e:	429f      	cmp	r7, r3
1000c780:	d90d      	bls.n	1000c79e <__aeabi_ddiv+0x282>
1000c782:	465a      	mov	r2, fp
1000c784:	199b      	adds	r3, r3, r6
1000c786:	3a01      	subs	r2, #1
1000c788:	429e      	cmp	r6, r3
1000c78a:	d900      	bls.n	1000c78e <__aeabi_ddiv+0x272>
1000c78c:	e130      	b.n	1000c9f0 <__aeabi_ddiv+0x4d4>
1000c78e:	429f      	cmp	r7, r3
1000c790:	d800      	bhi.n	1000c794 <__aeabi_ddiv+0x278>
1000c792:	e12d      	b.n	1000c9f0 <__aeabi_ddiv+0x4d4>
1000c794:	2202      	movs	r2, #2
1000c796:	4252      	negs	r2, r2
1000c798:	4694      	mov	ip, r2
1000c79a:	199b      	adds	r3, r3, r6
1000c79c:	44e3      	add	fp, ip
1000c79e:	9a02      	ldr	r2, [sp, #8]
1000c7a0:	1bdb      	subs	r3, r3, r7
1000c7a2:	0417      	lsls	r7, r2, #16
1000c7a4:	465a      	mov	r2, fp
1000c7a6:	433a      	orrs	r2, r7
1000c7a8:	4693      	mov	fp, r2
1000c7aa:	9c01      	ldr	r4, [sp, #4]
1000c7ac:	0c17      	lsrs	r7, r2, #16
1000c7ae:	0c22      	lsrs	r2, r4, #16
1000c7b0:	1c10      	adds	r0, r2, #0
1000c7b2:	9204      	str	r2, [sp, #16]
1000c7b4:	465a      	mov	r2, fp
1000c7b6:	0411      	lsls	r1, r2, #16
1000c7b8:	0422      	lsls	r2, r4, #16
1000c7ba:	0c12      	lsrs	r2, r2, #16
1000c7bc:	1c14      	adds	r4, r2, #0
1000c7be:	0c09      	lsrs	r1, r1, #16
1000c7c0:	437c      	muls	r4, r7
1000c7c2:	9205      	str	r2, [sp, #20]
1000c7c4:	434a      	muls	r2, r1
1000c7c6:	4341      	muls	r1, r0
1000c7c8:	4347      	muls	r7, r0
1000c7ca:	1861      	adds	r1, r4, r1
1000c7cc:	0c10      	lsrs	r0, r2, #16
1000c7ce:	1809      	adds	r1, r1, r0
1000c7d0:	428c      	cmp	r4, r1
1000c7d2:	d903      	bls.n	1000c7dc <__aeabi_ddiv+0x2c0>
1000c7d4:	2080      	movs	r0, #128	; 0x80
1000c7d6:	0240      	lsls	r0, r0, #9
1000c7d8:	4684      	mov	ip, r0
1000c7da:	4467      	add	r7, ip
1000c7dc:	0c0c      	lsrs	r4, r1, #16
1000c7de:	0412      	lsls	r2, r2, #16
1000c7e0:	0408      	lsls	r0, r1, #16
1000c7e2:	0c12      	lsrs	r2, r2, #16
1000c7e4:	193c      	adds	r4, r7, r4
1000c7e6:	1881      	adds	r1, r0, r2
1000c7e8:	42a3      	cmp	r3, r4
1000c7ea:	d200      	bcs.n	1000c7ee <__aeabi_ddiv+0x2d2>
1000c7ec:	e0e5      	b.n	1000c9ba <__aeabi_ddiv+0x49e>
1000c7ee:	d100      	bne.n	1000c7f2 <__aeabi_ddiv+0x2d6>
1000c7f0:	e0df      	b.n	1000c9b2 <__aeabi_ddiv+0x496>
1000c7f2:	1b1f      	subs	r7, r3, r4
1000c7f4:	4643      	mov	r3, r8
1000c7f6:	1a5c      	subs	r4, r3, r1
1000c7f8:	45a0      	cmp	r8, r4
1000c7fa:	4192      	sbcs	r2, r2
1000c7fc:	4252      	negs	r2, r2
1000c7fe:	1abf      	subs	r7, r7, r2
1000c800:	42b7      	cmp	r7, r6
1000c802:	d100      	bne.n	1000c806 <__aeabi_ddiv+0x2ea>
1000c804:	e10e      	b.n	1000ca24 <__aeabi_ddiv+0x508>
1000c806:	1c38      	adds	r0, r7, #0
1000c808:	4649      	mov	r1, r9
1000c80a:	f7fe fce3 	bl	1000b1d4 <__aeabi_uidiv>
1000c80e:	9b00      	ldr	r3, [sp, #0]
1000c810:	9002      	str	r0, [sp, #8]
1000c812:	4343      	muls	r3, r0
1000c814:	4649      	mov	r1, r9
1000c816:	1c38      	adds	r0, r7, #0
1000c818:	4698      	mov	r8, r3
1000c81a:	f7fe fd61 	bl	1000b2e0 <__aeabi_uidivmod>
1000c81e:	0c23      	lsrs	r3, r4, #16
1000c820:	040f      	lsls	r7, r1, #16
1000c822:	431f      	orrs	r7, r3
1000c824:	45b8      	cmp	r8, r7
1000c826:	d90c      	bls.n	1000c842 <__aeabi_ddiv+0x326>
1000c828:	9b02      	ldr	r3, [sp, #8]
1000c82a:	19bf      	adds	r7, r7, r6
1000c82c:	3b01      	subs	r3, #1
1000c82e:	42be      	cmp	r6, r7
1000c830:	d900      	bls.n	1000c834 <__aeabi_ddiv+0x318>
1000c832:	e0fb      	b.n	1000ca2c <__aeabi_ddiv+0x510>
1000c834:	45b8      	cmp	r8, r7
1000c836:	d800      	bhi.n	1000c83a <__aeabi_ddiv+0x31e>
1000c838:	e0f8      	b.n	1000ca2c <__aeabi_ddiv+0x510>
1000c83a:	9b02      	ldr	r3, [sp, #8]
1000c83c:	19bf      	adds	r7, r7, r6
1000c83e:	3b02      	subs	r3, #2
1000c840:	9302      	str	r3, [sp, #8]
1000c842:	4643      	mov	r3, r8
1000c844:	1aff      	subs	r7, r7, r3
1000c846:	4649      	mov	r1, r9
1000c848:	1c38      	adds	r0, r7, #0
1000c84a:	f7fe fcc3 	bl	1000b1d4 <__aeabi_uidiv>
1000c84e:	9b00      	ldr	r3, [sp, #0]
1000c850:	9003      	str	r0, [sp, #12]
1000c852:	4343      	muls	r3, r0
1000c854:	4649      	mov	r1, r9
1000c856:	1c38      	adds	r0, r7, #0
1000c858:	4698      	mov	r8, r3
1000c85a:	f7fe fd41 	bl	1000b2e0 <__aeabi_uidivmod>
1000c85e:	0424      	lsls	r4, r4, #16
1000c860:	0409      	lsls	r1, r1, #16
1000c862:	0c24      	lsrs	r4, r4, #16
1000c864:	4321      	orrs	r1, r4
1000c866:	4588      	cmp	r8, r1
1000c868:	d90c      	bls.n	1000c884 <__aeabi_ddiv+0x368>
1000c86a:	9b03      	ldr	r3, [sp, #12]
1000c86c:	1989      	adds	r1, r1, r6
1000c86e:	3b01      	subs	r3, #1
1000c870:	428e      	cmp	r6, r1
1000c872:	d900      	bls.n	1000c876 <__aeabi_ddiv+0x35a>
1000c874:	e0dc      	b.n	1000ca30 <__aeabi_ddiv+0x514>
1000c876:	4588      	cmp	r8, r1
1000c878:	d800      	bhi.n	1000c87c <__aeabi_ddiv+0x360>
1000c87a:	e0d9      	b.n	1000ca30 <__aeabi_ddiv+0x514>
1000c87c:	9b03      	ldr	r3, [sp, #12]
1000c87e:	1989      	adds	r1, r1, r6
1000c880:	3b02      	subs	r3, #2
1000c882:	9303      	str	r3, [sp, #12]
1000c884:	4643      	mov	r3, r8
1000c886:	1ac9      	subs	r1, r1, r3
1000c888:	9b02      	ldr	r3, [sp, #8]
1000c88a:	9a03      	ldr	r2, [sp, #12]
1000c88c:	041b      	lsls	r3, r3, #16
1000c88e:	9c05      	ldr	r4, [sp, #20]
1000c890:	431a      	orrs	r2, r3
1000c892:	0c10      	lsrs	r0, r2, #16
1000c894:	0413      	lsls	r3, r2, #16
1000c896:	4691      	mov	r9, r2
1000c898:	1c22      	adds	r2, r4, #0
1000c89a:	9f04      	ldr	r7, [sp, #16]
1000c89c:	0c1b      	lsrs	r3, r3, #16
1000c89e:	435a      	muls	r2, r3
1000c8a0:	4344      	muls	r4, r0
1000c8a2:	437b      	muls	r3, r7
1000c8a4:	4378      	muls	r0, r7
1000c8a6:	18e3      	adds	r3, r4, r3
1000c8a8:	0c17      	lsrs	r7, r2, #16
1000c8aa:	19db      	adds	r3, r3, r7
1000c8ac:	429c      	cmp	r4, r3
1000c8ae:	d903      	bls.n	1000c8b8 <__aeabi_ddiv+0x39c>
1000c8b0:	2480      	movs	r4, #128	; 0x80
1000c8b2:	0264      	lsls	r4, r4, #9
1000c8b4:	46a4      	mov	ip, r4
1000c8b6:	4460      	add	r0, ip
1000c8b8:	0c1c      	lsrs	r4, r3, #16
1000c8ba:	0412      	lsls	r2, r2, #16
1000c8bc:	041b      	lsls	r3, r3, #16
1000c8be:	0c12      	lsrs	r2, r2, #16
1000c8c0:	1900      	adds	r0, r0, r4
1000c8c2:	189b      	adds	r3, r3, r2
1000c8c4:	4281      	cmp	r1, r0
1000c8c6:	d200      	bcs.n	1000c8ca <__aeabi_ddiv+0x3ae>
1000c8c8:	e096      	b.n	1000c9f8 <__aeabi_ddiv+0x4dc>
1000c8ca:	d100      	bne.n	1000c8ce <__aeabi_ddiv+0x3b2>
1000c8cc:	e0fc      	b.n	1000cac8 <__aeabi_ddiv+0x5ac>
1000c8ce:	464a      	mov	r2, r9
1000c8d0:	2301      	movs	r3, #1
1000c8d2:	431a      	orrs	r2, r3
1000c8d4:	4691      	mov	r9, r2
1000c8d6:	4b9b      	ldr	r3, [pc, #620]	; (1000cb44 <__aeabi_ddiv+0x628>)
1000c8d8:	18eb      	adds	r3, r5, r3
1000c8da:	2b00      	cmp	r3, #0
1000c8dc:	dc00      	bgt.n	1000c8e0 <__aeabi_ddiv+0x3c4>
1000c8de:	e099      	b.n	1000ca14 <__aeabi_ddiv+0x4f8>
1000c8e0:	464a      	mov	r2, r9
1000c8e2:	0752      	lsls	r2, r2, #29
1000c8e4:	d00a      	beq.n	1000c8fc <__aeabi_ddiv+0x3e0>
1000c8e6:	220f      	movs	r2, #15
1000c8e8:	4649      	mov	r1, r9
1000c8ea:	400a      	ands	r2, r1
1000c8ec:	2a04      	cmp	r2, #4
1000c8ee:	d005      	beq.n	1000c8fc <__aeabi_ddiv+0x3e0>
1000c8f0:	3104      	adds	r1, #4
1000c8f2:	4549      	cmp	r1, r9
1000c8f4:	4192      	sbcs	r2, r2
1000c8f6:	4689      	mov	r9, r1
1000c8f8:	4252      	negs	r2, r2
1000c8fa:	4493      	add	fp, r2
1000c8fc:	465a      	mov	r2, fp
1000c8fe:	01d2      	lsls	r2, r2, #7
1000c900:	d506      	bpl.n	1000c910 <__aeabi_ddiv+0x3f4>
1000c902:	465a      	mov	r2, fp
1000c904:	4b90      	ldr	r3, [pc, #576]	; (1000cb48 <__aeabi_ddiv+0x62c>)
1000c906:	401a      	ands	r2, r3
1000c908:	2380      	movs	r3, #128	; 0x80
1000c90a:	4693      	mov	fp, r2
1000c90c:	00db      	lsls	r3, r3, #3
1000c90e:	18eb      	adds	r3, r5, r3
1000c910:	4a8e      	ldr	r2, [pc, #568]	; (1000cb4c <__aeabi_ddiv+0x630>)
1000c912:	4293      	cmp	r3, r2
1000c914:	dd00      	ble.n	1000c918 <__aeabi_ddiv+0x3fc>
1000c916:	e662      	b.n	1000c5de <__aeabi_ddiv+0xc2>
1000c918:	464a      	mov	r2, r9
1000c91a:	4659      	mov	r1, fp
1000c91c:	08d2      	lsrs	r2, r2, #3
1000c91e:	0749      	lsls	r1, r1, #29
1000c920:	4311      	orrs	r1, r2
1000c922:	465a      	mov	r2, fp
1000c924:	4689      	mov	r9, r1
1000c926:	0257      	lsls	r7, r2, #9
1000c928:	4651      	mov	r1, sl
1000c92a:	2201      	movs	r2, #1
1000c92c:	055b      	lsls	r3, r3, #21
1000c92e:	0b3f      	lsrs	r7, r7, #12
1000c930:	0d5b      	lsrs	r3, r3, #21
1000c932:	400a      	ands	r2, r1
1000c934:	e65a      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000c936:	2080      	movs	r0, #128	; 0x80
1000c938:	465a      	mov	r2, fp
1000c93a:	0300      	lsls	r0, r0, #12
1000c93c:	4202      	tst	r2, r0
1000c93e:	d008      	beq.n	1000c952 <__aeabi_ddiv+0x436>
1000c940:	4207      	tst	r7, r0
1000c942:	d106      	bne.n	1000c952 <__aeabi_ddiv+0x436>
1000c944:	4307      	orrs	r7, r0
1000c946:	033f      	lsls	r7, r7, #12
1000c948:	4699      	mov	r9, r3
1000c94a:	0b3f      	lsrs	r7, r7, #12
1000c94c:	4642      	mov	r2, r8
1000c94e:	4b80      	ldr	r3, [pc, #512]	; (1000cb50 <__aeabi_ddiv+0x634>)
1000c950:	e64c      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000c952:	465f      	mov	r7, fp
1000c954:	4307      	orrs	r7, r0
1000c956:	033f      	lsls	r7, r7, #12
1000c958:	0b3f      	lsrs	r7, r7, #12
1000c95a:	1c22      	adds	r2, r4, #0
1000c95c:	4b7c      	ldr	r3, [pc, #496]	; (1000cb50 <__aeabi_ddiv+0x634>)
1000c95e:	e645      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000c960:	f001 f912 	bl	1000db88 <__clzsi2>
1000c964:	1c03      	adds	r3, r0, #0
1000c966:	3020      	adds	r0, #32
1000c968:	2827      	cmp	r0, #39	; 0x27
1000c96a:	dc00      	bgt.n	1000c96e <__aeabi_ddiv+0x452>
1000c96c:	e65e      	b.n	1000c62c <__aeabi_ddiv+0x110>
1000c96e:	3b08      	subs	r3, #8
1000c970:	409e      	lsls	r6, r3
1000c972:	2300      	movs	r3, #0
1000c974:	46b3      	mov	fp, r6
1000c976:	4699      	mov	r9, r3
1000c978:	e665      	b.n	1000c646 <__aeabi_ddiv+0x12a>
1000c97a:	4650      	mov	r0, sl
1000c97c:	f001 f904 	bl	1000db88 <__clzsi2>
1000c980:	1c02      	adds	r2, r0, #0
1000c982:	3220      	adds	r2, #32
1000c984:	2a27      	cmp	r2, #39	; 0x27
1000c986:	dc00      	bgt.n	1000c98a <__aeabi_ddiv+0x46e>
1000c988:	e675      	b.n	1000c676 <__aeabi_ddiv+0x15a>
1000c98a:	4657      	mov	r7, sl
1000c98c:	3808      	subs	r0, #8
1000c98e:	4087      	lsls	r7, r0
1000c990:	2300      	movs	r3, #0
1000c992:	e67b      	b.n	1000c68c <__aeabi_ddiv+0x170>
1000c994:	4599      	cmp	r9, r3
1000c996:	d200      	bcs.n	1000c99a <__aeabi_ddiv+0x47e>
1000c998:	e6af      	b.n	1000c6fa <__aeabi_ddiv+0x1de>
1000c99a:	465a      	mov	r2, fp
1000c99c:	4659      	mov	r1, fp
1000c99e:	0854      	lsrs	r4, r2, #1
1000c9a0:	464a      	mov	r2, r9
1000c9a2:	07c8      	lsls	r0, r1, #31
1000c9a4:	0852      	lsrs	r2, r2, #1
1000c9a6:	4302      	orrs	r2, r0
1000c9a8:	9203      	str	r2, [sp, #12]
1000c9aa:	464a      	mov	r2, r9
1000c9ac:	07d2      	lsls	r2, r2, #31
1000c9ae:	4690      	mov	r8, r2
1000c9b0:	e6a9      	b.n	1000c706 <__aeabi_ddiv+0x1ea>
1000c9b2:	2700      	movs	r7, #0
1000c9b4:	4588      	cmp	r8, r1
1000c9b6:	d300      	bcc.n	1000c9ba <__aeabi_ddiv+0x49e>
1000c9b8:	e71c      	b.n	1000c7f4 <__aeabi_ddiv+0x2d8>
1000c9ba:	9f01      	ldr	r7, [sp, #4]
1000c9bc:	465a      	mov	r2, fp
1000c9be:	46bc      	mov	ip, r7
1000c9c0:	44e0      	add	r8, ip
1000c9c2:	45b8      	cmp	r8, r7
1000c9c4:	41bf      	sbcs	r7, r7
1000c9c6:	427f      	negs	r7, r7
1000c9c8:	19bf      	adds	r7, r7, r6
1000c9ca:	18ff      	adds	r7, r7, r3
1000c9cc:	3a01      	subs	r2, #1
1000c9ce:	42be      	cmp	r6, r7
1000c9d0:	d206      	bcs.n	1000c9e0 <__aeabi_ddiv+0x4c4>
1000c9d2:	42bc      	cmp	r4, r7
1000c9d4:	d85f      	bhi.n	1000ca96 <__aeabi_ddiv+0x57a>
1000c9d6:	d100      	bne.n	1000c9da <__aeabi_ddiv+0x4be>
1000c9d8:	e09f      	b.n	1000cb1a <__aeabi_ddiv+0x5fe>
1000c9da:	1b3f      	subs	r7, r7, r4
1000c9dc:	4693      	mov	fp, r2
1000c9de:	e709      	b.n	1000c7f4 <__aeabi_ddiv+0x2d8>
1000c9e0:	42b7      	cmp	r7, r6
1000c9e2:	d1fa      	bne.n	1000c9da <__aeabi_ddiv+0x4be>
1000c9e4:	9b01      	ldr	r3, [sp, #4]
1000c9e6:	4543      	cmp	r3, r8
1000c9e8:	d9f3      	bls.n	1000c9d2 <__aeabi_ddiv+0x4b6>
1000c9ea:	1b37      	subs	r7, r6, r4
1000c9ec:	4693      	mov	fp, r2
1000c9ee:	e701      	b.n	1000c7f4 <__aeabi_ddiv+0x2d8>
1000c9f0:	4693      	mov	fp, r2
1000c9f2:	e6d4      	b.n	1000c79e <__aeabi_ddiv+0x282>
1000c9f4:	9302      	str	r3, [sp, #8]
1000c9f6:	e6b1      	b.n	1000c75c <__aeabi_ddiv+0x240>
1000c9f8:	464a      	mov	r2, r9
1000c9fa:	1989      	adds	r1, r1, r6
1000c9fc:	3a01      	subs	r2, #1
1000c9fe:	428e      	cmp	r6, r1
1000ca00:	d918      	bls.n	1000ca34 <__aeabi_ddiv+0x518>
1000ca02:	4691      	mov	r9, r2
1000ca04:	4281      	cmp	r1, r0
1000ca06:	d000      	beq.n	1000ca0a <__aeabi_ddiv+0x4ee>
1000ca08:	e761      	b.n	1000c8ce <__aeabi_ddiv+0x3b2>
1000ca0a:	9a01      	ldr	r2, [sp, #4]
1000ca0c:	429a      	cmp	r2, r3
1000ca0e:	d000      	beq.n	1000ca12 <__aeabi_ddiv+0x4f6>
1000ca10:	e75d      	b.n	1000c8ce <__aeabi_ddiv+0x3b2>
1000ca12:	e760      	b.n	1000c8d6 <__aeabi_ddiv+0x3ba>
1000ca14:	4f4f      	ldr	r7, [pc, #316]	; (1000cb54 <__aeabi_ddiv+0x638>)
1000ca16:	1b7f      	subs	r7, r7, r5
1000ca18:	2f38      	cmp	r7, #56	; 0x38
1000ca1a:	dd13      	ble.n	1000ca44 <__aeabi_ddiv+0x528>
1000ca1c:	2201      	movs	r2, #1
1000ca1e:	4653      	mov	r3, sl
1000ca20:	401a      	ands	r2, r3
1000ca22:	e64f      	b.n	1000c6c4 <__aeabi_ddiv+0x1a8>
1000ca24:	2301      	movs	r3, #1
1000ca26:	425b      	negs	r3, r3
1000ca28:	4699      	mov	r9, r3
1000ca2a:	e754      	b.n	1000c8d6 <__aeabi_ddiv+0x3ba>
1000ca2c:	9302      	str	r3, [sp, #8]
1000ca2e:	e708      	b.n	1000c842 <__aeabi_ddiv+0x326>
1000ca30:	9303      	str	r3, [sp, #12]
1000ca32:	e727      	b.n	1000c884 <__aeabi_ddiv+0x368>
1000ca34:	4288      	cmp	r0, r1
1000ca36:	d83c      	bhi.n	1000cab2 <__aeabi_ddiv+0x596>
1000ca38:	d074      	beq.n	1000cb24 <__aeabi_ddiv+0x608>
1000ca3a:	4691      	mov	r9, r2
1000ca3c:	e747      	b.n	1000c8ce <__aeabi_ddiv+0x3b2>
1000ca3e:	9b01      	ldr	r3, [sp, #4]
1000ca40:	469a      	mov	sl, r3
1000ca42:	e748      	b.n	1000c8d6 <__aeabi_ddiv+0x3ba>
1000ca44:	2f1f      	cmp	r7, #31
1000ca46:	dc44      	bgt.n	1000cad2 <__aeabi_ddiv+0x5b6>
1000ca48:	4b43      	ldr	r3, [pc, #268]	; (1000cb58 <__aeabi_ddiv+0x63c>)
1000ca4a:	464a      	mov	r2, r9
1000ca4c:	469c      	mov	ip, r3
1000ca4e:	465b      	mov	r3, fp
1000ca50:	4465      	add	r5, ip
1000ca52:	40fa      	lsrs	r2, r7
1000ca54:	40ab      	lsls	r3, r5
1000ca56:	4313      	orrs	r3, r2
1000ca58:	464a      	mov	r2, r9
1000ca5a:	40aa      	lsls	r2, r5
1000ca5c:	1c15      	adds	r5, r2, #0
1000ca5e:	1e6a      	subs	r2, r5, #1
1000ca60:	4195      	sbcs	r5, r2
1000ca62:	465a      	mov	r2, fp
1000ca64:	40fa      	lsrs	r2, r7
1000ca66:	432b      	orrs	r3, r5
1000ca68:	1c17      	adds	r7, r2, #0
1000ca6a:	075a      	lsls	r2, r3, #29
1000ca6c:	d009      	beq.n	1000ca82 <__aeabi_ddiv+0x566>
1000ca6e:	220f      	movs	r2, #15
1000ca70:	401a      	ands	r2, r3
1000ca72:	2a04      	cmp	r2, #4
1000ca74:	d005      	beq.n	1000ca82 <__aeabi_ddiv+0x566>
1000ca76:	1d1a      	adds	r2, r3, #4
1000ca78:	429a      	cmp	r2, r3
1000ca7a:	419b      	sbcs	r3, r3
1000ca7c:	425b      	negs	r3, r3
1000ca7e:	18ff      	adds	r7, r7, r3
1000ca80:	1c13      	adds	r3, r2, #0
1000ca82:	023a      	lsls	r2, r7, #8
1000ca84:	d53e      	bpl.n	1000cb04 <__aeabi_ddiv+0x5e8>
1000ca86:	4653      	mov	r3, sl
1000ca88:	2201      	movs	r2, #1
1000ca8a:	2100      	movs	r1, #0
1000ca8c:	401a      	ands	r2, r3
1000ca8e:	2700      	movs	r7, #0
1000ca90:	2301      	movs	r3, #1
1000ca92:	4689      	mov	r9, r1
1000ca94:	e5aa      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000ca96:	2302      	movs	r3, #2
1000ca98:	425b      	negs	r3, r3
1000ca9a:	469c      	mov	ip, r3
1000ca9c:	9a01      	ldr	r2, [sp, #4]
1000ca9e:	44e3      	add	fp, ip
1000caa0:	4694      	mov	ip, r2
1000caa2:	44e0      	add	r8, ip
1000caa4:	4590      	cmp	r8, r2
1000caa6:	419b      	sbcs	r3, r3
1000caa8:	425b      	negs	r3, r3
1000caaa:	199b      	adds	r3, r3, r6
1000caac:	19df      	adds	r7, r3, r7
1000caae:	1b3f      	subs	r7, r7, r4
1000cab0:	e6a0      	b.n	1000c7f4 <__aeabi_ddiv+0x2d8>
1000cab2:	9f01      	ldr	r7, [sp, #4]
1000cab4:	464a      	mov	r2, r9
1000cab6:	007c      	lsls	r4, r7, #1
1000cab8:	42bc      	cmp	r4, r7
1000caba:	41bf      	sbcs	r7, r7
1000cabc:	427f      	negs	r7, r7
1000cabe:	19bf      	adds	r7, r7, r6
1000cac0:	3a02      	subs	r2, #2
1000cac2:	19c9      	adds	r1, r1, r7
1000cac4:	9401      	str	r4, [sp, #4]
1000cac6:	e79c      	b.n	1000ca02 <__aeabi_ddiv+0x4e6>
1000cac8:	2b00      	cmp	r3, #0
1000caca:	d195      	bne.n	1000c9f8 <__aeabi_ddiv+0x4dc>
1000cacc:	2200      	movs	r2, #0
1000cace:	9201      	str	r2, [sp, #4]
1000cad0:	e79b      	b.n	1000ca0a <__aeabi_ddiv+0x4ee>
1000cad2:	465a      	mov	r2, fp
1000cad4:	4b21      	ldr	r3, [pc, #132]	; (1000cb5c <__aeabi_ddiv+0x640>)
1000cad6:	1b5b      	subs	r3, r3, r5
1000cad8:	40da      	lsrs	r2, r3
1000cada:	2f20      	cmp	r7, #32
1000cadc:	d027      	beq.n	1000cb2e <__aeabi_ddiv+0x612>
1000cade:	4b20      	ldr	r3, [pc, #128]	; (1000cb60 <__aeabi_ddiv+0x644>)
1000cae0:	469c      	mov	ip, r3
1000cae2:	465b      	mov	r3, fp
1000cae4:	4465      	add	r5, ip
1000cae6:	40ab      	lsls	r3, r5
1000cae8:	4649      	mov	r1, r9
1000caea:	430b      	orrs	r3, r1
1000caec:	1e59      	subs	r1, r3, #1
1000caee:	418b      	sbcs	r3, r1
1000caf0:	4313      	orrs	r3, r2
1000caf2:	2207      	movs	r2, #7
1000caf4:	2700      	movs	r7, #0
1000caf6:	401a      	ands	r2, r3
1000caf8:	d007      	beq.n	1000cb0a <__aeabi_ddiv+0x5ee>
1000cafa:	220f      	movs	r2, #15
1000cafc:	2700      	movs	r7, #0
1000cafe:	401a      	ands	r2, r3
1000cb00:	2a04      	cmp	r2, #4
1000cb02:	d1b8      	bne.n	1000ca76 <__aeabi_ddiv+0x55a>
1000cb04:	077a      	lsls	r2, r7, #29
1000cb06:	027f      	lsls	r7, r7, #9
1000cb08:	0b3f      	lsrs	r7, r7, #12
1000cb0a:	08db      	lsrs	r3, r3, #3
1000cb0c:	4313      	orrs	r3, r2
1000cb0e:	4699      	mov	r9, r3
1000cb10:	2201      	movs	r2, #1
1000cb12:	4653      	mov	r3, sl
1000cb14:	401a      	ands	r2, r3
1000cb16:	2300      	movs	r3, #0
1000cb18:	e568      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000cb1a:	4541      	cmp	r1, r8
1000cb1c:	d8bb      	bhi.n	1000ca96 <__aeabi_ddiv+0x57a>
1000cb1e:	4693      	mov	fp, r2
1000cb20:	2700      	movs	r7, #0
1000cb22:	e667      	b.n	1000c7f4 <__aeabi_ddiv+0x2d8>
1000cb24:	9c01      	ldr	r4, [sp, #4]
1000cb26:	429c      	cmp	r4, r3
1000cb28:	d3c3      	bcc.n	1000cab2 <__aeabi_ddiv+0x596>
1000cb2a:	4691      	mov	r9, r2
1000cb2c:	e76d      	b.n	1000ca0a <__aeabi_ddiv+0x4ee>
1000cb2e:	2300      	movs	r3, #0
1000cb30:	e7da      	b.n	1000cae8 <__aeabi_ddiv+0x5cc>
1000cb32:	2780      	movs	r7, #128	; 0x80
1000cb34:	465b      	mov	r3, fp
1000cb36:	033f      	lsls	r7, r7, #12
1000cb38:	431f      	orrs	r7, r3
1000cb3a:	033f      	lsls	r7, r7, #12
1000cb3c:	0b3f      	lsrs	r7, r7, #12
1000cb3e:	9a01      	ldr	r2, [sp, #4]
1000cb40:	4b03      	ldr	r3, [pc, #12]	; (1000cb50 <__aeabi_ddiv+0x634>)
1000cb42:	e553      	b.n	1000c5ec <__aeabi_ddiv+0xd0>
1000cb44:	000003ff 	.word	0x000003ff
1000cb48:	feffffff 	.word	0xfeffffff
1000cb4c:	000007fe 	.word	0x000007fe
1000cb50:	000007ff 	.word	0x000007ff
1000cb54:	fffffc02 	.word	0xfffffc02
1000cb58:	0000041e 	.word	0x0000041e
1000cb5c:	fffffbe2 	.word	0xfffffbe2
1000cb60:	0000043e 	.word	0x0000043e

1000cb64 <__eqdf2>:
1000cb64:	b5f0      	push	{r4, r5, r6, r7, lr}
1000cb66:	465f      	mov	r7, fp
1000cb68:	464d      	mov	r5, r9
1000cb6a:	4644      	mov	r4, r8
1000cb6c:	4656      	mov	r6, sl
1000cb6e:	b4f0      	push	{r4, r5, r6, r7}
1000cb70:	031f      	lsls	r7, r3, #12
1000cb72:	005c      	lsls	r4, r3, #1
1000cb74:	0fdb      	lsrs	r3, r3, #31
1000cb76:	4699      	mov	r9, r3
1000cb78:	4b1b      	ldr	r3, [pc, #108]	; (1000cbe8 <__eqdf2+0x84>)
1000cb7a:	030e      	lsls	r6, r1, #12
1000cb7c:	004d      	lsls	r5, r1, #1
1000cb7e:	0fc9      	lsrs	r1, r1, #31
1000cb80:	4684      	mov	ip, r0
1000cb82:	0b36      	lsrs	r6, r6, #12
1000cb84:	0d6d      	lsrs	r5, r5, #21
1000cb86:	468b      	mov	fp, r1
1000cb88:	4690      	mov	r8, r2
1000cb8a:	0b3f      	lsrs	r7, r7, #12
1000cb8c:	0d64      	lsrs	r4, r4, #21
1000cb8e:	429d      	cmp	r5, r3
1000cb90:	d00c      	beq.n	1000cbac <__eqdf2+0x48>
1000cb92:	4b15      	ldr	r3, [pc, #84]	; (1000cbe8 <__eqdf2+0x84>)
1000cb94:	429c      	cmp	r4, r3
1000cb96:	d010      	beq.n	1000cbba <__eqdf2+0x56>
1000cb98:	2301      	movs	r3, #1
1000cb9a:	42a5      	cmp	r5, r4
1000cb9c:	d014      	beq.n	1000cbc8 <__eqdf2+0x64>
1000cb9e:	1c18      	adds	r0, r3, #0
1000cba0:	bc3c      	pop	{r2, r3, r4, r5}
1000cba2:	4690      	mov	r8, r2
1000cba4:	4699      	mov	r9, r3
1000cba6:	46a2      	mov	sl, r4
1000cba8:	46ab      	mov	fp, r5
1000cbaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000cbac:	1c31      	adds	r1, r6, #0
1000cbae:	2301      	movs	r3, #1
1000cbb0:	4301      	orrs	r1, r0
1000cbb2:	d1f4      	bne.n	1000cb9e <__eqdf2+0x3a>
1000cbb4:	4b0c      	ldr	r3, [pc, #48]	; (1000cbe8 <__eqdf2+0x84>)
1000cbb6:	429c      	cmp	r4, r3
1000cbb8:	d1ee      	bne.n	1000cb98 <__eqdf2+0x34>
1000cbba:	433a      	orrs	r2, r7
1000cbbc:	2301      	movs	r3, #1
1000cbbe:	2a00      	cmp	r2, #0
1000cbc0:	d1ed      	bne.n	1000cb9e <__eqdf2+0x3a>
1000cbc2:	2301      	movs	r3, #1
1000cbc4:	42a5      	cmp	r5, r4
1000cbc6:	d1ea      	bne.n	1000cb9e <__eqdf2+0x3a>
1000cbc8:	42be      	cmp	r6, r7
1000cbca:	d1e8      	bne.n	1000cb9e <__eqdf2+0x3a>
1000cbcc:	45c4      	cmp	ip, r8
1000cbce:	d1e6      	bne.n	1000cb9e <__eqdf2+0x3a>
1000cbd0:	45cb      	cmp	fp, r9
1000cbd2:	d006      	beq.n	1000cbe2 <__eqdf2+0x7e>
1000cbd4:	2d00      	cmp	r5, #0
1000cbd6:	d1e2      	bne.n	1000cb9e <__eqdf2+0x3a>
1000cbd8:	4330      	orrs	r0, r6
1000cbda:	1c03      	adds	r3, r0, #0
1000cbdc:	1e58      	subs	r0, r3, #1
1000cbde:	4183      	sbcs	r3, r0
1000cbe0:	e7dd      	b.n	1000cb9e <__eqdf2+0x3a>
1000cbe2:	2300      	movs	r3, #0
1000cbe4:	e7db      	b.n	1000cb9e <__eqdf2+0x3a>
1000cbe6:	46c0      	nop			; (mov r8, r8)
1000cbe8:	000007ff 	.word	0x000007ff

1000cbec <__gedf2>:
1000cbec:	b5f0      	push	{r4, r5, r6, r7, lr}
1000cbee:	4657      	mov	r7, sl
1000cbf0:	4645      	mov	r5, r8
1000cbf2:	464e      	mov	r6, r9
1000cbf4:	b4e0      	push	{r5, r6, r7}
1000cbf6:	030f      	lsls	r7, r1, #12
1000cbf8:	004e      	lsls	r6, r1, #1
1000cbfa:	0fc9      	lsrs	r1, r1, #31
1000cbfc:	468a      	mov	sl, r1
1000cbfe:	4932      	ldr	r1, [pc, #200]	; (1000ccc8 <__gedf2+0xdc>)
1000cc00:	031d      	lsls	r5, r3, #12
1000cc02:	005c      	lsls	r4, r3, #1
1000cc04:	4684      	mov	ip, r0
1000cc06:	0b3f      	lsrs	r7, r7, #12
1000cc08:	0d76      	lsrs	r6, r6, #21
1000cc0a:	4690      	mov	r8, r2
1000cc0c:	0b2d      	lsrs	r5, r5, #12
1000cc0e:	0d64      	lsrs	r4, r4, #21
1000cc10:	0fdb      	lsrs	r3, r3, #31
1000cc12:	428e      	cmp	r6, r1
1000cc14:	d00f      	beq.n	1000cc36 <__gedf2+0x4a>
1000cc16:	428c      	cmp	r4, r1
1000cc18:	d039      	beq.n	1000cc8e <__gedf2+0xa2>
1000cc1a:	2e00      	cmp	r6, #0
1000cc1c:	d110      	bne.n	1000cc40 <__gedf2+0x54>
1000cc1e:	4338      	orrs	r0, r7
1000cc20:	4241      	negs	r1, r0
1000cc22:	4141      	adcs	r1, r0
1000cc24:	4689      	mov	r9, r1
1000cc26:	2c00      	cmp	r4, #0
1000cc28:	d127      	bne.n	1000cc7a <__gedf2+0x8e>
1000cc2a:	432a      	orrs	r2, r5
1000cc2c:	d125      	bne.n	1000cc7a <__gedf2+0x8e>
1000cc2e:	2000      	movs	r0, #0
1000cc30:	2900      	cmp	r1, #0
1000cc32:	d10e      	bne.n	1000cc52 <__gedf2+0x66>
1000cc34:	e008      	b.n	1000cc48 <__gedf2+0x5c>
1000cc36:	1c39      	adds	r1, r7, #0
1000cc38:	4301      	orrs	r1, r0
1000cc3a:	d12e      	bne.n	1000cc9a <__gedf2+0xae>
1000cc3c:	42b4      	cmp	r4, r6
1000cc3e:	d026      	beq.n	1000cc8e <__gedf2+0xa2>
1000cc40:	2c00      	cmp	r4, #0
1000cc42:	d00b      	beq.n	1000cc5c <__gedf2+0x70>
1000cc44:	459a      	cmp	sl, r3
1000cc46:	d00d      	beq.n	1000cc64 <__gedf2+0x78>
1000cc48:	4653      	mov	r3, sl
1000cc4a:	4259      	negs	r1, r3
1000cc4c:	2301      	movs	r3, #1
1000cc4e:	4319      	orrs	r1, r3
1000cc50:	1c08      	adds	r0, r1, #0
1000cc52:	bc1c      	pop	{r2, r3, r4}
1000cc54:	4690      	mov	r8, r2
1000cc56:	4699      	mov	r9, r3
1000cc58:	46a2      	mov	sl, r4
1000cc5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000cc5c:	432a      	orrs	r2, r5
1000cc5e:	d0f3      	beq.n	1000cc48 <__gedf2+0x5c>
1000cc60:	459a      	cmp	sl, r3
1000cc62:	d1f1      	bne.n	1000cc48 <__gedf2+0x5c>
1000cc64:	42a6      	cmp	r6, r4
1000cc66:	dcef      	bgt.n	1000cc48 <__gedf2+0x5c>
1000cc68:	da1a      	bge.n	1000cca0 <__gedf2+0xb4>
1000cc6a:	4650      	mov	r0, sl
1000cc6c:	4241      	negs	r1, r0
1000cc6e:	4148      	adcs	r0, r1
1000cc70:	2301      	movs	r3, #1
1000cc72:	4241      	negs	r1, r0
1000cc74:	4319      	orrs	r1, r3
1000cc76:	1c08      	adds	r0, r1, #0
1000cc78:	e7eb      	b.n	1000cc52 <__gedf2+0x66>
1000cc7a:	464a      	mov	r2, r9
1000cc7c:	2a00      	cmp	r2, #0
1000cc7e:	d0e1      	beq.n	1000cc44 <__gedf2+0x58>
1000cc80:	4258      	negs	r0, r3
1000cc82:	4158      	adcs	r0, r3
1000cc84:	2201      	movs	r2, #1
1000cc86:	4241      	negs	r1, r0
1000cc88:	4311      	orrs	r1, r2
1000cc8a:	1c08      	adds	r0, r1, #0
1000cc8c:	e7e1      	b.n	1000cc52 <__gedf2+0x66>
1000cc8e:	1c29      	adds	r1, r5, #0
1000cc90:	4311      	orrs	r1, r2
1000cc92:	d102      	bne.n	1000cc9a <__gedf2+0xae>
1000cc94:	2e00      	cmp	r6, #0
1000cc96:	d0c2      	beq.n	1000cc1e <__gedf2+0x32>
1000cc98:	e7d4      	b.n	1000cc44 <__gedf2+0x58>
1000cc9a:	2002      	movs	r0, #2
1000cc9c:	4240      	negs	r0, r0
1000cc9e:	e7d8      	b.n	1000cc52 <__gedf2+0x66>
1000cca0:	42af      	cmp	r7, r5
1000cca2:	d8d1      	bhi.n	1000cc48 <__gedf2+0x5c>
1000cca4:	d009      	beq.n	1000ccba <__gedf2+0xce>
1000cca6:	2000      	movs	r0, #0
1000cca8:	42af      	cmp	r7, r5
1000ccaa:	d2d2      	bcs.n	1000cc52 <__gedf2+0x66>
1000ccac:	4650      	mov	r0, sl
1000ccae:	4241      	negs	r1, r0
1000ccb0:	4148      	adcs	r0, r1
1000ccb2:	2301      	movs	r3, #1
1000ccb4:	4240      	negs	r0, r0
1000ccb6:	4318      	orrs	r0, r3
1000ccb8:	e7cb      	b.n	1000cc52 <__gedf2+0x66>
1000ccba:	45c4      	cmp	ip, r8
1000ccbc:	d8c4      	bhi.n	1000cc48 <__gedf2+0x5c>
1000ccbe:	2000      	movs	r0, #0
1000ccc0:	45c4      	cmp	ip, r8
1000ccc2:	d3f3      	bcc.n	1000ccac <__gedf2+0xc0>
1000ccc4:	e7c5      	b.n	1000cc52 <__gedf2+0x66>
1000ccc6:	46c0      	nop			; (mov r8, r8)
1000ccc8:	000007ff 	.word	0x000007ff

1000cccc <__ledf2>:
1000cccc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ccce:	465f      	mov	r7, fp
1000ccd0:	464d      	mov	r5, r9
1000ccd2:	4644      	mov	r4, r8
1000ccd4:	4656      	mov	r6, sl
1000ccd6:	4680      	mov	r8, r0
1000ccd8:	b4f0      	push	{r4, r5, r6, r7}
1000ccda:	1c06      	adds	r6, r0, #0
1000ccdc:	0308      	lsls	r0, r1, #12
1000ccde:	0b00      	lsrs	r0, r0, #12
1000cce0:	4684      	mov	ip, r0
1000cce2:	482c      	ldr	r0, [pc, #176]	; (1000cd94 <__ledf2+0xc8>)
1000cce4:	004c      	lsls	r4, r1, #1
1000cce6:	031f      	lsls	r7, r3, #12
1000cce8:	005d      	lsls	r5, r3, #1
1000ccea:	0fc9      	lsrs	r1, r1, #31
1000ccec:	0d64      	lsrs	r4, r4, #21
1000ccee:	468b      	mov	fp, r1
1000ccf0:	4691      	mov	r9, r2
1000ccf2:	0b3f      	lsrs	r7, r7, #12
1000ccf4:	0d6d      	lsrs	r5, r5, #21
1000ccf6:	0fdb      	lsrs	r3, r3, #31
1000ccf8:	4284      	cmp	r4, r0
1000ccfa:	d012      	beq.n	1000cd22 <__ledf2+0x56>
1000ccfc:	4285      	cmp	r5, r0
1000ccfe:	d025      	beq.n	1000cd4c <__ledf2+0x80>
1000cd00:	2c00      	cmp	r4, #0
1000cd02:	d114      	bne.n	1000cd2e <__ledf2+0x62>
1000cd04:	4661      	mov	r1, ip
1000cd06:	430e      	orrs	r6, r1
1000cd08:	4270      	negs	r0, r6
1000cd0a:	4146      	adcs	r6, r0
1000cd0c:	2d00      	cmp	r5, #0
1000cd0e:	d035      	beq.n	1000cd7c <__ledf2+0xb0>
1000cd10:	2e00      	cmp	r6, #0
1000cd12:	d021      	beq.n	1000cd58 <__ledf2+0x8c>
1000cd14:	4258      	negs	r0, r3
1000cd16:	4158      	adcs	r0, r3
1000cd18:	2101      	movs	r1, #1
1000cd1a:	4243      	negs	r3, r0
1000cd1c:	430b      	orrs	r3, r1
1000cd1e:	1c18      	adds	r0, r3, #0
1000cd20:	e00e      	b.n	1000cd40 <__ledf2+0x74>
1000cd22:	4661      	mov	r1, ip
1000cd24:	2002      	movs	r0, #2
1000cd26:	4331      	orrs	r1, r6
1000cd28:	d10a      	bne.n	1000cd40 <__ledf2+0x74>
1000cd2a:	42a5      	cmp	r5, r4
1000cd2c:	d00e      	beq.n	1000cd4c <__ledf2+0x80>
1000cd2e:	2d00      	cmp	r5, #0
1000cd30:	d112      	bne.n	1000cd58 <__ledf2+0x8c>
1000cd32:	433a      	orrs	r2, r7
1000cd34:	d110      	bne.n	1000cd58 <__ledf2+0x8c>
1000cd36:	465b      	mov	r3, fp
1000cd38:	4259      	negs	r1, r3
1000cd3a:	2301      	movs	r3, #1
1000cd3c:	4319      	orrs	r1, r3
1000cd3e:	1c08      	adds	r0, r1, #0
1000cd40:	bc3c      	pop	{r2, r3, r4, r5}
1000cd42:	4690      	mov	r8, r2
1000cd44:	4699      	mov	r9, r3
1000cd46:	46a2      	mov	sl, r4
1000cd48:	46ab      	mov	fp, r5
1000cd4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000cd4c:	1c39      	adds	r1, r7, #0
1000cd4e:	2002      	movs	r0, #2
1000cd50:	4311      	orrs	r1, r2
1000cd52:	d1f5      	bne.n	1000cd40 <__ledf2+0x74>
1000cd54:	2c00      	cmp	r4, #0
1000cd56:	d0d5      	beq.n	1000cd04 <__ledf2+0x38>
1000cd58:	459b      	cmp	fp, r3
1000cd5a:	d1ec      	bne.n	1000cd36 <__ledf2+0x6a>
1000cd5c:	42ac      	cmp	r4, r5
1000cd5e:	dcea      	bgt.n	1000cd36 <__ledf2+0x6a>
1000cd60:	db05      	blt.n	1000cd6e <__ledf2+0xa2>
1000cd62:	45bc      	cmp	ip, r7
1000cd64:	d8e7      	bhi.n	1000cd36 <__ledf2+0x6a>
1000cd66:	d00f      	beq.n	1000cd88 <__ledf2+0xbc>
1000cd68:	2000      	movs	r0, #0
1000cd6a:	45bc      	cmp	ip, r7
1000cd6c:	d2e8      	bcs.n	1000cd40 <__ledf2+0x74>
1000cd6e:	4658      	mov	r0, fp
1000cd70:	4241      	negs	r1, r0
1000cd72:	4148      	adcs	r0, r1
1000cd74:	4241      	negs	r1, r0
1000cd76:	2001      	movs	r0, #1
1000cd78:	4308      	orrs	r0, r1
1000cd7a:	e7e1      	b.n	1000cd40 <__ledf2+0x74>
1000cd7c:	433a      	orrs	r2, r7
1000cd7e:	d1c7      	bne.n	1000cd10 <__ledf2+0x44>
1000cd80:	2000      	movs	r0, #0
1000cd82:	2e00      	cmp	r6, #0
1000cd84:	d1dc      	bne.n	1000cd40 <__ledf2+0x74>
1000cd86:	e7d6      	b.n	1000cd36 <__ledf2+0x6a>
1000cd88:	45c8      	cmp	r8, r9
1000cd8a:	d8d4      	bhi.n	1000cd36 <__ledf2+0x6a>
1000cd8c:	2000      	movs	r0, #0
1000cd8e:	45c8      	cmp	r8, r9
1000cd90:	d3ed      	bcc.n	1000cd6e <__ledf2+0xa2>
1000cd92:	e7d5      	b.n	1000cd40 <__ledf2+0x74>
1000cd94:	000007ff 	.word	0x000007ff

1000cd98 <__aeabi_dmul>:
1000cd98:	b5f0      	push	{r4, r5, r6, r7, lr}
1000cd9a:	465f      	mov	r7, fp
1000cd9c:	4656      	mov	r6, sl
1000cd9e:	464d      	mov	r5, r9
1000cda0:	4644      	mov	r4, r8
1000cda2:	b4f0      	push	{r4, r5, r6, r7}
1000cda4:	1c05      	adds	r5, r0, #0
1000cda6:	1c06      	adds	r6, r0, #0
1000cda8:	0308      	lsls	r0, r1, #12
1000cdaa:	b087      	sub	sp, #28
1000cdac:	4699      	mov	r9, r3
1000cdae:	004f      	lsls	r7, r1, #1
1000cdb0:	0b03      	lsrs	r3, r0, #12
1000cdb2:	0fcc      	lsrs	r4, r1, #31
1000cdb4:	4692      	mov	sl, r2
1000cdb6:	469b      	mov	fp, r3
1000cdb8:	0d7f      	lsrs	r7, r7, #21
1000cdba:	9401      	str	r4, [sp, #4]
1000cdbc:	d067      	beq.n	1000ce8e <__aeabi_dmul+0xf6>
1000cdbe:	4b6c      	ldr	r3, [pc, #432]	; (1000cf70 <__aeabi_dmul+0x1d8>)
1000cdc0:	429f      	cmp	r7, r3
1000cdc2:	d036      	beq.n	1000ce32 <__aeabi_dmul+0x9a>
1000cdc4:	2080      	movs	r0, #128	; 0x80
1000cdc6:	465b      	mov	r3, fp
1000cdc8:	0340      	lsls	r0, r0, #13
1000cdca:	4318      	orrs	r0, r3
1000cdcc:	00c0      	lsls	r0, r0, #3
1000cdce:	0f6b      	lsrs	r3, r5, #29
1000cdd0:	4318      	orrs	r0, r3
1000cdd2:	4b68      	ldr	r3, [pc, #416]	; (1000cf74 <__aeabi_dmul+0x1dc>)
1000cdd4:	4683      	mov	fp, r0
1000cdd6:	469c      	mov	ip, r3
1000cdd8:	2300      	movs	r3, #0
1000cdda:	4698      	mov	r8, r3
1000cddc:	00ee      	lsls	r6, r5, #3
1000cdde:	4467      	add	r7, ip
1000cde0:	9300      	str	r3, [sp, #0]
1000cde2:	464b      	mov	r3, r9
1000cde4:	4649      	mov	r1, r9
1000cde6:	031d      	lsls	r5, r3, #12
1000cde8:	0fc9      	lsrs	r1, r1, #31
1000cdea:	005b      	lsls	r3, r3, #1
1000cdec:	4652      	mov	r2, sl
1000cdee:	0b2d      	lsrs	r5, r5, #12
1000cdf0:	0d5b      	lsrs	r3, r3, #21
1000cdf2:	4689      	mov	r9, r1
1000cdf4:	d100      	bne.n	1000cdf8 <__aeabi_dmul+0x60>
1000cdf6:	e06e      	b.n	1000ced6 <__aeabi_dmul+0x13e>
1000cdf8:	495d      	ldr	r1, [pc, #372]	; (1000cf70 <__aeabi_dmul+0x1d8>)
1000cdfa:	428b      	cmp	r3, r1
1000cdfc:	d064      	beq.n	1000cec8 <__aeabi_dmul+0x130>
1000cdfe:	2080      	movs	r0, #128	; 0x80
1000ce00:	495c      	ldr	r1, [pc, #368]	; (1000cf74 <__aeabi_dmul+0x1dc>)
1000ce02:	0340      	lsls	r0, r0, #13
1000ce04:	468c      	mov	ip, r1
1000ce06:	2100      	movs	r1, #0
1000ce08:	4305      	orrs	r5, r0
1000ce0a:	00ed      	lsls	r5, r5, #3
1000ce0c:	0f50      	lsrs	r0, r2, #29
1000ce0e:	4305      	orrs	r5, r0
1000ce10:	00d2      	lsls	r2, r2, #3
1000ce12:	4463      	add	r3, ip
1000ce14:	4648      	mov	r0, r9
1000ce16:	18ff      	adds	r7, r7, r3
1000ce18:	1c7b      	adds	r3, r7, #1
1000ce1a:	469a      	mov	sl, r3
1000ce1c:	9b00      	ldr	r3, [sp, #0]
1000ce1e:	4060      	eors	r0, r4
1000ce20:	9002      	str	r0, [sp, #8]
1000ce22:	430b      	orrs	r3, r1
1000ce24:	2b0f      	cmp	r3, #15
1000ce26:	d900      	bls.n	1000ce2a <__aeabi_dmul+0x92>
1000ce28:	e0ac      	b.n	1000cf84 <__aeabi_dmul+0x1ec>
1000ce2a:	4853      	ldr	r0, [pc, #332]	; (1000cf78 <__aeabi_dmul+0x1e0>)
1000ce2c:	009b      	lsls	r3, r3, #2
1000ce2e:	58c3      	ldr	r3, [r0, r3]
1000ce30:	469f      	mov	pc, r3
1000ce32:	465b      	mov	r3, fp
1000ce34:	431d      	orrs	r5, r3
1000ce36:	d000      	beq.n	1000ce3a <__aeabi_dmul+0xa2>
1000ce38:	e082      	b.n	1000cf40 <__aeabi_dmul+0x1a8>
1000ce3a:	2308      	movs	r3, #8
1000ce3c:	9300      	str	r3, [sp, #0]
1000ce3e:	2300      	movs	r3, #0
1000ce40:	469b      	mov	fp, r3
1000ce42:	3302      	adds	r3, #2
1000ce44:	2600      	movs	r6, #0
1000ce46:	4698      	mov	r8, r3
1000ce48:	e7cb      	b.n	1000cde2 <__aeabi_dmul+0x4a>
1000ce4a:	9b02      	ldr	r3, [sp, #8]
1000ce4c:	9301      	str	r3, [sp, #4]
1000ce4e:	4643      	mov	r3, r8
1000ce50:	2b02      	cmp	r3, #2
1000ce52:	d159      	bne.n	1000cf08 <__aeabi_dmul+0x170>
1000ce54:	2401      	movs	r4, #1
1000ce56:	2500      	movs	r5, #0
1000ce58:	2600      	movs	r6, #0
1000ce5a:	9b01      	ldr	r3, [sp, #4]
1000ce5c:	401c      	ands	r4, r3
1000ce5e:	4b44      	ldr	r3, [pc, #272]	; (1000cf70 <__aeabi_dmul+0x1d8>)
1000ce60:	2100      	movs	r1, #0
1000ce62:	032d      	lsls	r5, r5, #12
1000ce64:	0d0a      	lsrs	r2, r1, #20
1000ce66:	0512      	lsls	r2, r2, #20
1000ce68:	0b2d      	lsrs	r5, r5, #12
1000ce6a:	4315      	orrs	r5, r2
1000ce6c:	4a43      	ldr	r2, [pc, #268]	; (1000cf7c <__aeabi_dmul+0x1e4>)
1000ce6e:	051b      	lsls	r3, r3, #20
1000ce70:	4015      	ands	r5, r2
1000ce72:	431d      	orrs	r5, r3
1000ce74:	006d      	lsls	r5, r5, #1
1000ce76:	07e4      	lsls	r4, r4, #31
1000ce78:	086d      	lsrs	r5, r5, #1
1000ce7a:	4325      	orrs	r5, r4
1000ce7c:	1c30      	adds	r0, r6, #0
1000ce7e:	1c29      	adds	r1, r5, #0
1000ce80:	b007      	add	sp, #28
1000ce82:	bc3c      	pop	{r2, r3, r4, r5}
1000ce84:	4690      	mov	r8, r2
1000ce86:	4699      	mov	r9, r3
1000ce88:	46a2      	mov	sl, r4
1000ce8a:	46ab      	mov	fp, r5
1000ce8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ce8e:	432b      	orrs	r3, r5
1000ce90:	d04e      	beq.n	1000cf30 <__aeabi_dmul+0x198>
1000ce92:	465b      	mov	r3, fp
1000ce94:	2b00      	cmp	r3, #0
1000ce96:	d100      	bne.n	1000ce9a <__aeabi_dmul+0x102>
1000ce98:	e185      	b.n	1000d1a6 <__aeabi_dmul+0x40e>
1000ce9a:	4658      	mov	r0, fp
1000ce9c:	f000 fe74 	bl	1000db88 <__clzsi2>
1000cea0:	1c02      	adds	r2, r0, #0
1000cea2:	2328      	movs	r3, #40	; 0x28
1000cea4:	1c29      	adds	r1, r5, #0
1000cea6:	1a9b      	subs	r3, r3, r2
1000cea8:	1c16      	adds	r6, r2, #0
1000ceaa:	4658      	mov	r0, fp
1000ceac:	40d9      	lsrs	r1, r3
1000ceae:	3e08      	subs	r6, #8
1000ceb0:	40b0      	lsls	r0, r6
1000ceb2:	1c0b      	adds	r3, r1, #0
1000ceb4:	40b5      	lsls	r5, r6
1000ceb6:	4303      	orrs	r3, r0
1000ceb8:	469b      	mov	fp, r3
1000ceba:	1c2e      	adds	r6, r5, #0
1000cebc:	2300      	movs	r3, #0
1000cebe:	4f30      	ldr	r7, [pc, #192]	; (1000cf80 <__aeabi_dmul+0x1e8>)
1000cec0:	9300      	str	r3, [sp, #0]
1000cec2:	1abf      	subs	r7, r7, r2
1000cec4:	4698      	mov	r8, r3
1000cec6:	e78c      	b.n	1000cde2 <__aeabi_dmul+0x4a>
1000cec8:	4651      	mov	r1, sl
1000ceca:	4329      	orrs	r1, r5
1000cecc:	d12e      	bne.n	1000cf2c <__aeabi_dmul+0x194>
1000cece:	2500      	movs	r5, #0
1000ced0:	2200      	movs	r2, #0
1000ced2:	2102      	movs	r1, #2
1000ced4:	e79e      	b.n	1000ce14 <__aeabi_dmul+0x7c>
1000ced6:	4651      	mov	r1, sl
1000ced8:	4329      	orrs	r1, r5
1000ceda:	d023      	beq.n	1000cf24 <__aeabi_dmul+0x18c>
1000cedc:	2d00      	cmp	r5, #0
1000cede:	d100      	bne.n	1000cee2 <__aeabi_dmul+0x14a>
1000cee0:	e154      	b.n	1000d18c <__aeabi_dmul+0x3f4>
1000cee2:	1c28      	adds	r0, r5, #0
1000cee4:	f000 fe50 	bl	1000db88 <__clzsi2>
1000cee8:	1c03      	adds	r3, r0, #0
1000ceea:	2128      	movs	r1, #40	; 0x28
1000ceec:	4650      	mov	r0, sl
1000ceee:	1ac9      	subs	r1, r1, r3
1000cef0:	1c1a      	adds	r2, r3, #0
1000cef2:	40c8      	lsrs	r0, r1
1000cef4:	4651      	mov	r1, sl
1000cef6:	3a08      	subs	r2, #8
1000cef8:	4091      	lsls	r1, r2
1000cefa:	4095      	lsls	r5, r2
1000cefc:	1c0a      	adds	r2, r1, #0
1000cefe:	4305      	orrs	r5, r0
1000cf00:	481f      	ldr	r0, [pc, #124]	; (1000cf80 <__aeabi_dmul+0x1e8>)
1000cf02:	2100      	movs	r1, #0
1000cf04:	1ac3      	subs	r3, r0, r3
1000cf06:	e785      	b.n	1000ce14 <__aeabi_dmul+0x7c>
1000cf08:	2b03      	cmp	r3, #3
1000cf0a:	d100      	bne.n	1000cf0e <__aeabi_dmul+0x176>
1000cf0c:	e1c2      	b.n	1000d294 <__aeabi_dmul+0x4fc>
1000cf0e:	2b01      	cmp	r3, #1
1000cf10:	d000      	beq.n	1000cf14 <__aeabi_dmul+0x17c>
1000cf12:	e16d      	b.n	1000d1f0 <__aeabi_dmul+0x458>
1000cf14:	4644      	mov	r4, r8
1000cf16:	9b01      	ldr	r3, [sp, #4]
1000cf18:	2500      	movs	r5, #0
1000cf1a:	401c      	ands	r4, r3
1000cf1c:	b2e4      	uxtb	r4, r4
1000cf1e:	2300      	movs	r3, #0
1000cf20:	2600      	movs	r6, #0
1000cf22:	e79d      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000cf24:	2500      	movs	r5, #0
1000cf26:	2200      	movs	r2, #0
1000cf28:	2101      	movs	r1, #1
1000cf2a:	e773      	b.n	1000ce14 <__aeabi_dmul+0x7c>
1000cf2c:	2103      	movs	r1, #3
1000cf2e:	e771      	b.n	1000ce14 <__aeabi_dmul+0x7c>
1000cf30:	2304      	movs	r3, #4
1000cf32:	9300      	str	r3, [sp, #0]
1000cf34:	2300      	movs	r3, #0
1000cf36:	469b      	mov	fp, r3
1000cf38:	3301      	adds	r3, #1
1000cf3a:	2600      	movs	r6, #0
1000cf3c:	4698      	mov	r8, r3
1000cf3e:	e750      	b.n	1000cde2 <__aeabi_dmul+0x4a>
1000cf40:	230c      	movs	r3, #12
1000cf42:	9300      	str	r3, [sp, #0]
1000cf44:	3b09      	subs	r3, #9
1000cf46:	4698      	mov	r8, r3
1000cf48:	e74b      	b.n	1000cde2 <__aeabi_dmul+0x4a>
1000cf4a:	2580      	movs	r5, #128	; 0x80
1000cf4c:	2400      	movs	r4, #0
1000cf4e:	032d      	lsls	r5, r5, #12
1000cf50:	2600      	movs	r6, #0
1000cf52:	4b07      	ldr	r3, [pc, #28]	; (1000cf70 <__aeabi_dmul+0x1d8>)
1000cf54:	e784      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000cf56:	464b      	mov	r3, r9
1000cf58:	46ab      	mov	fp, r5
1000cf5a:	1c16      	adds	r6, r2, #0
1000cf5c:	9301      	str	r3, [sp, #4]
1000cf5e:	4688      	mov	r8, r1
1000cf60:	e775      	b.n	1000ce4e <__aeabi_dmul+0xb6>
1000cf62:	9b02      	ldr	r3, [sp, #8]
1000cf64:	46ab      	mov	fp, r5
1000cf66:	1c16      	adds	r6, r2, #0
1000cf68:	9301      	str	r3, [sp, #4]
1000cf6a:	4688      	mov	r8, r1
1000cf6c:	e76f      	b.n	1000ce4e <__aeabi_dmul+0xb6>
1000cf6e:	46c0      	nop			; (mov r8, r8)
1000cf70:	000007ff 	.word	0x000007ff
1000cf74:	fffffc01 	.word	0xfffffc01
1000cf78:	100108b0 	.word	0x100108b0
1000cf7c:	800fffff 	.word	0x800fffff
1000cf80:	fffffc0d 	.word	0xfffffc0d
1000cf84:	0c33      	lsrs	r3, r6, #16
1000cf86:	0436      	lsls	r6, r6, #16
1000cf88:	0c36      	lsrs	r6, r6, #16
1000cf8a:	469c      	mov	ip, r3
1000cf8c:	1c33      	adds	r3, r6, #0
1000cf8e:	0c14      	lsrs	r4, r2, #16
1000cf90:	0412      	lsls	r2, r2, #16
1000cf92:	0c12      	lsrs	r2, r2, #16
1000cf94:	4353      	muls	r3, r2
1000cf96:	4698      	mov	r8, r3
1000cf98:	4663      	mov	r3, ip
1000cf9a:	4353      	muls	r3, r2
1000cf9c:	4699      	mov	r9, r3
1000cf9e:	4663      	mov	r3, ip
1000cfa0:	4363      	muls	r3, r4
1000cfa2:	9301      	str	r3, [sp, #4]
1000cfa4:	1c33      	adds	r3, r6, #0
1000cfa6:	4641      	mov	r1, r8
1000cfa8:	4363      	muls	r3, r4
1000cfaa:	0c09      	lsrs	r1, r1, #16
1000cfac:	444b      	add	r3, r9
1000cfae:	185b      	adds	r3, r3, r1
1000cfb0:	4599      	cmp	r9, r3
1000cfb2:	d905      	bls.n	1000cfc0 <__aeabi_dmul+0x228>
1000cfb4:	2080      	movs	r0, #128	; 0x80
1000cfb6:	0240      	lsls	r0, r0, #9
1000cfb8:	4681      	mov	r9, r0
1000cfba:	9901      	ldr	r1, [sp, #4]
1000cfbc:	4449      	add	r1, r9
1000cfbe:	9101      	str	r1, [sp, #4]
1000cfc0:	0c19      	lsrs	r1, r3, #16
1000cfc2:	9103      	str	r1, [sp, #12]
1000cfc4:	4641      	mov	r1, r8
1000cfc6:	0409      	lsls	r1, r1, #16
1000cfc8:	0c09      	lsrs	r1, r1, #16
1000cfca:	041b      	lsls	r3, r3, #16
1000cfcc:	185b      	adds	r3, r3, r1
1000cfce:	9304      	str	r3, [sp, #16]
1000cfd0:	0c2b      	lsrs	r3, r5, #16
1000cfd2:	4698      	mov	r8, r3
1000cfd4:	1c33      	adds	r3, r6, #0
1000cfd6:	042d      	lsls	r5, r5, #16
1000cfd8:	0c29      	lsrs	r1, r5, #16
1000cfda:	434b      	muls	r3, r1
1000cfdc:	4660      	mov	r0, ip
1000cfde:	9300      	str	r3, [sp, #0]
1000cfe0:	4643      	mov	r3, r8
1000cfe2:	4665      	mov	r5, ip
1000cfe4:	4358      	muls	r0, r3
1000cfe6:	435e      	muls	r6, r3
1000cfe8:	9b00      	ldr	r3, [sp, #0]
1000cfea:	434d      	muls	r5, r1
1000cfec:	0c1b      	lsrs	r3, r3, #16
1000cfee:	4699      	mov	r9, r3
1000cff0:	19ae      	adds	r6, r5, r6
1000cff2:	444e      	add	r6, r9
1000cff4:	4684      	mov	ip, r0
1000cff6:	42b5      	cmp	r5, r6
1000cff8:	d903      	bls.n	1000d002 <__aeabi_dmul+0x26a>
1000cffa:	2380      	movs	r3, #128	; 0x80
1000cffc:	025b      	lsls	r3, r3, #9
1000cffe:	4699      	mov	r9, r3
1000d000:	44cc      	add	ip, r9
1000d002:	0c35      	lsrs	r5, r6, #16
1000d004:	1c2b      	adds	r3, r5, #0
1000d006:	9803      	ldr	r0, [sp, #12]
1000d008:	4463      	add	r3, ip
1000d00a:	4684      	mov	ip, r0
1000d00c:	9305      	str	r3, [sp, #20]
1000d00e:	9b00      	ldr	r3, [sp, #0]
1000d010:	0436      	lsls	r6, r6, #16
1000d012:	041b      	lsls	r3, r3, #16
1000d014:	0c1b      	lsrs	r3, r3, #16
1000d016:	18f3      	adds	r3, r6, r3
1000d018:	449c      	add	ip, r3
1000d01a:	4660      	mov	r0, ip
1000d01c:	9003      	str	r0, [sp, #12]
1000d01e:	4658      	mov	r0, fp
1000d020:	0405      	lsls	r5, r0, #16
1000d022:	0c06      	lsrs	r6, r0, #16
1000d024:	0c28      	lsrs	r0, r5, #16
1000d026:	4684      	mov	ip, r0
1000d028:	4350      	muls	r0, r2
1000d02a:	1c35      	adds	r5, r6, #0
1000d02c:	4681      	mov	r9, r0
1000d02e:	4660      	mov	r0, ip
1000d030:	4365      	muls	r5, r4
1000d032:	4344      	muls	r4, r0
1000d034:	4648      	mov	r0, r9
1000d036:	0c00      	lsrs	r0, r0, #16
1000d038:	4683      	mov	fp, r0
1000d03a:	4372      	muls	r2, r6
1000d03c:	1914      	adds	r4, r2, r4
1000d03e:	445c      	add	r4, fp
1000d040:	42a2      	cmp	r2, r4
1000d042:	d903      	bls.n	1000d04c <__aeabi_dmul+0x2b4>
1000d044:	2280      	movs	r2, #128	; 0x80
1000d046:	0252      	lsls	r2, r2, #9
1000d048:	4693      	mov	fp, r2
1000d04a:	445d      	add	r5, fp
1000d04c:	0c22      	lsrs	r2, r4, #16
1000d04e:	18ad      	adds	r5, r5, r2
1000d050:	464a      	mov	r2, r9
1000d052:	0412      	lsls	r2, r2, #16
1000d054:	0c12      	lsrs	r2, r2, #16
1000d056:	0424      	lsls	r4, r4, #16
1000d058:	4640      	mov	r0, r8
1000d05a:	18a4      	adds	r4, r4, r2
1000d05c:	4662      	mov	r2, ip
1000d05e:	434a      	muls	r2, r1
1000d060:	4371      	muls	r1, r6
1000d062:	4346      	muls	r6, r0
1000d064:	4660      	mov	r0, ip
1000d066:	9600      	str	r6, [sp, #0]
1000d068:	4646      	mov	r6, r8
1000d06a:	4370      	muls	r0, r6
1000d06c:	4680      	mov	r8, r0
1000d06e:	0c10      	lsrs	r0, r2, #16
1000d070:	4684      	mov	ip, r0
1000d072:	4488      	add	r8, r1
1000d074:	44e0      	add	r8, ip
1000d076:	4541      	cmp	r1, r8
1000d078:	d905      	bls.n	1000d086 <__aeabi_dmul+0x2ee>
1000d07a:	2180      	movs	r1, #128	; 0x80
1000d07c:	0249      	lsls	r1, r1, #9
1000d07e:	468c      	mov	ip, r1
1000d080:	9900      	ldr	r1, [sp, #0]
1000d082:	4461      	add	r1, ip
1000d084:	9100      	str	r1, [sp, #0]
1000d086:	9801      	ldr	r0, [sp, #4]
1000d088:	9903      	ldr	r1, [sp, #12]
1000d08a:	4684      	mov	ip, r0
1000d08c:	4461      	add	r1, ip
1000d08e:	4299      	cmp	r1, r3
1000d090:	419b      	sbcs	r3, r3
1000d092:	425b      	negs	r3, r3
1000d094:	4699      	mov	r9, r3
1000d096:	9805      	ldr	r0, [sp, #20]
1000d098:	4643      	mov	r3, r8
1000d09a:	4684      	mov	ip, r0
1000d09c:	0412      	lsls	r2, r2, #16
1000d09e:	0c12      	lsrs	r2, r2, #16
1000d0a0:	041b      	lsls	r3, r3, #16
1000d0a2:	189b      	adds	r3, r3, r2
1000d0a4:	4463      	add	r3, ip
1000d0a6:	469c      	mov	ip, r3
1000d0a8:	46ab      	mov	fp, r5
1000d0aa:	4283      	cmp	r3, r0
1000d0ac:	419b      	sbcs	r3, r3
1000d0ae:	4640      	mov	r0, r8
1000d0b0:	190a      	adds	r2, r1, r4
1000d0b2:	44cc      	add	ip, r9
1000d0b4:	42a2      	cmp	r2, r4
1000d0b6:	4189      	sbcs	r1, r1
1000d0b8:	44e3      	add	fp, ip
1000d0ba:	45cc      	cmp	ip, r9
1000d0bc:	41b6      	sbcs	r6, r6
1000d0be:	465c      	mov	r4, fp
1000d0c0:	0c00      	lsrs	r0, r0, #16
1000d0c2:	4680      	mov	r8, r0
1000d0c4:	4249      	negs	r1, r1
1000d0c6:	4276      	negs	r6, r6
1000d0c8:	425b      	negs	r3, r3
1000d0ca:	1864      	adds	r4, r4, r1
1000d0cc:	4333      	orrs	r3, r6
1000d0ce:	4498      	add	r8, r3
1000d0d0:	428c      	cmp	r4, r1
1000d0d2:	4189      	sbcs	r1, r1
1000d0d4:	45ab      	cmp	fp, r5
1000d0d6:	419b      	sbcs	r3, r3
1000d0d8:	4249      	negs	r1, r1
1000d0da:	425b      	negs	r3, r3
1000d0dc:	4319      	orrs	r1, r3
1000d0de:	1c0d      	adds	r5, r1, #0
1000d0e0:	9b00      	ldr	r3, [sp, #0]
1000d0e2:	4445      	add	r5, r8
1000d0e4:	18ee      	adds	r6, r5, r3
1000d0e6:	0276      	lsls	r6, r6, #9
1000d0e8:	0de5      	lsrs	r5, r4, #23
1000d0ea:	432e      	orrs	r6, r5
1000d0ec:	46b3      	mov	fp, r6
1000d0ee:	9b04      	ldr	r3, [sp, #16]
1000d0f0:	0256      	lsls	r6, r2, #9
1000d0f2:	431e      	orrs	r6, r3
1000d0f4:	1e73      	subs	r3, r6, #1
1000d0f6:	419e      	sbcs	r6, r3
1000d0f8:	465b      	mov	r3, fp
1000d0fa:	0dd2      	lsrs	r2, r2, #23
1000d0fc:	4332      	orrs	r2, r6
1000d0fe:	0266      	lsls	r6, r4, #9
1000d100:	4316      	orrs	r6, r2
1000d102:	01db      	lsls	r3, r3, #7
1000d104:	d50a      	bpl.n	1000d11c <__aeabi_dmul+0x384>
1000d106:	2301      	movs	r3, #1
1000d108:	4033      	ands	r3, r6
1000d10a:	0876      	lsrs	r6, r6, #1
1000d10c:	431e      	orrs	r6, r3
1000d10e:	465b      	mov	r3, fp
1000d110:	07db      	lsls	r3, r3, #31
1000d112:	431e      	orrs	r6, r3
1000d114:	465b      	mov	r3, fp
1000d116:	085b      	lsrs	r3, r3, #1
1000d118:	469b      	mov	fp, r3
1000d11a:	4657      	mov	r7, sl
1000d11c:	4b63      	ldr	r3, [pc, #396]	; (1000d2ac <__aeabi_dmul+0x514>)
1000d11e:	18fb      	adds	r3, r7, r3
1000d120:	2b00      	cmp	r3, #0
1000d122:	dd5a      	ble.n	1000d1da <__aeabi_dmul+0x442>
1000d124:	0772      	lsls	r2, r6, #29
1000d126:	d009      	beq.n	1000d13c <__aeabi_dmul+0x3a4>
1000d128:	220f      	movs	r2, #15
1000d12a:	4032      	ands	r2, r6
1000d12c:	2a04      	cmp	r2, #4
1000d12e:	d005      	beq.n	1000d13c <__aeabi_dmul+0x3a4>
1000d130:	1d32      	adds	r2, r6, #4
1000d132:	42b2      	cmp	r2, r6
1000d134:	41b6      	sbcs	r6, r6
1000d136:	4276      	negs	r6, r6
1000d138:	44b3      	add	fp, r6
1000d13a:	1c16      	adds	r6, r2, #0
1000d13c:	465a      	mov	r2, fp
1000d13e:	01d2      	lsls	r2, r2, #7
1000d140:	d506      	bpl.n	1000d150 <__aeabi_dmul+0x3b8>
1000d142:	465a      	mov	r2, fp
1000d144:	4b5a      	ldr	r3, [pc, #360]	; (1000d2b0 <__aeabi_dmul+0x518>)
1000d146:	401a      	ands	r2, r3
1000d148:	2380      	movs	r3, #128	; 0x80
1000d14a:	4693      	mov	fp, r2
1000d14c:	00db      	lsls	r3, r3, #3
1000d14e:	18fb      	adds	r3, r7, r3
1000d150:	4a58      	ldr	r2, [pc, #352]	; (1000d2b4 <__aeabi_dmul+0x51c>)
1000d152:	4293      	cmp	r3, r2
1000d154:	dd34      	ble.n	1000d1c0 <__aeabi_dmul+0x428>
1000d156:	2401      	movs	r4, #1
1000d158:	9b02      	ldr	r3, [sp, #8]
1000d15a:	2500      	movs	r5, #0
1000d15c:	401c      	ands	r4, r3
1000d15e:	2600      	movs	r6, #0
1000d160:	4b55      	ldr	r3, [pc, #340]	; (1000d2b8 <__aeabi_dmul+0x520>)
1000d162:	e67d      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d164:	2080      	movs	r0, #128	; 0x80
1000d166:	465b      	mov	r3, fp
1000d168:	0300      	lsls	r0, r0, #12
1000d16a:	4203      	tst	r3, r0
1000d16c:	d008      	beq.n	1000d180 <__aeabi_dmul+0x3e8>
1000d16e:	4205      	tst	r5, r0
1000d170:	d106      	bne.n	1000d180 <__aeabi_dmul+0x3e8>
1000d172:	4305      	orrs	r5, r0
1000d174:	032d      	lsls	r5, r5, #12
1000d176:	0b2d      	lsrs	r5, r5, #12
1000d178:	464c      	mov	r4, r9
1000d17a:	1c16      	adds	r6, r2, #0
1000d17c:	4b4e      	ldr	r3, [pc, #312]	; (1000d2b8 <__aeabi_dmul+0x520>)
1000d17e:	e66f      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d180:	465d      	mov	r5, fp
1000d182:	4305      	orrs	r5, r0
1000d184:	032d      	lsls	r5, r5, #12
1000d186:	0b2d      	lsrs	r5, r5, #12
1000d188:	4b4b      	ldr	r3, [pc, #300]	; (1000d2b8 <__aeabi_dmul+0x520>)
1000d18a:	e669      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d18c:	4650      	mov	r0, sl
1000d18e:	f000 fcfb 	bl	1000db88 <__clzsi2>
1000d192:	1c03      	adds	r3, r0, #0
1000d194:	3320      	adds	r3, #32
1000d196:	2b27      	cmp	r3, #39	; 0x27
1000d198:	dc00      	bgt.n	1000d19c <__aeabi_dmul+0x404>
1000d19a:	e6a6      	b.n	1000ceea <__aeabi_dmul+0x152>
1000d19c:	4655      	mov	r5, sl
1000d19e:	3808      	subs	r0, #8
1000d1a0:	4085      	lsls	r5, r0
1000d1a2:	2200      	movs	r2, #0
1000d1a4:	e6ac      	b.n	1000cf00 <__aeabi_dmul+0x168>
1000d1a6:	1c28      	adds	r0, r5, #0
1000d1a8:	f000 fcee 	bl	1000db88 <__clzsi2>
1000d1ac:	1c02      	adds	r2, r0, #0
1000d1ae:	3220      	adds	r2, #32
1000d1b0:	2a27      	cmp	r2, #39	; 0x27
1000d1b2:	dc00      	bgt.n	1000d1b6 <__aeabi_dmul+0x41e>
1000d1b4:	e675      	b.n	1000cea2 <__aeabi_dmul+0x10a>
1000d1b6:	3808      	subs	r0, #8
1000d1b8:	4085      	lsls	r5, r0
1000d1ba:	2600      	movs	r6, #0
1000d1bc:	46ab      	mov	fp, r5
1000d1be:	e67d      	b.n	1000cebc <__aeabi_dmul+0x124>
1000d1c0:	465a      	mov	r2, fp
1000d1c2:	08f6      	lsrs	r6, r6, #3
1000d1c4:	0752      	lsls	r2, r2, #29
1000d1c6:	4316      	orrs	r6, r2
1000d1c8:	465a      	mov	r2, fp
1000d1ca:	2401      	movs	r4, #1
1000d1cc:	0255      	lsls	r5, r2, #9
1000d1ce:	9a02      	ldr	r2, [sp, #8]
1000d1d0:	055b      	lsls	r3, r3, #21
1000d1d2:	0b2d      	lsrs	r5, r5, #12
1000d1d4:	0d5b      	lsrs	r3, r3, #21
1000d1d6:	4014      	ands	r4, r2
1000d1d8:	e642      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d1da:	4d38      	ldr	r5, [pc, #224]	; (1000d2bc <__aeabi_dmul+0x524>)
1000d1dc:	1bed      	subs	r5, r5, r7
1000d1de:	2d38      	cmp	r5, #56	; 0x38
1000d1e0:	dd0a      	ble.n	1000d1f8 <__aeabi_dmul+0x460>
1000d1e2:	2401      	movs	r4, #1
1000d1e4:	9b02      	ldr	r3, [sp, #8]
1000d1e6:	2500      	movs	r5, #0
1000d1e8:	401c      	ands	r4, r3
1000d1ea:	2600      	movs	r6, #0
1000d1ec:	2300      	movs	r3, #0
1000d1ee:	e637      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d1f0:	9b01      	ldr	r3, [sp, #4]
1000d1f2:	4657      	mov	r7, sl
1000d1f4:	9302      	str	r3, [sp, #8]
1000d1f6:	e791      	b.n	1000d11c <__aeabi_dmul+0x384>
1000d1f8:	2d1f      	cmp	r5, #31
1000d1fa:	dc25      	bgt.n	1000d248 <__aeabi_dmul+0x4b0>
1000d1fc:	4b30      	ldr	r3, [pc, #192]	; (1000d2c0 <__aeabi_dmul+0x528>)
1000d1fe:	1c32      	adds	r2, r6, #0
1000d200:	469c      	mov	ip, r3
1000d202:	4467      	add	r7, ip
1000d204:	40be      	lsls	r6, r7
1000d206:	465b      	mov	r3, fp
1000d208:	40bb      	lsls	r3, r7
1000d20a:	1c37      	adds	r7, r6, #0
1000d20c:	40ea      	lsrs	r2, r5
1000d20e:	1e7e      	subs	r6, r7, #1
1000d210:	41b7      	sbcs	r7, r6
1000d212:	4313      	orrs	r3, r2
1000d214:	433b      	orrs	r3, r7
1000d216:	1c1e      	adds	r6, r3, #0
1000d218:	465b      	mov	r3, fp
1000d21a:	40eb      	lsrs	r3, r5
1000d21c:	1c1d      	adds	r5, r3, #0
1000d21e:	0773      	lsls	r3, r6, #29
1000d220:	d009      	beq.n	1000d236 <__aeabi_dmul+0x49e>
1000d222:	230f      	movs	r3, #15
1000d224:	4033      	ands	r3, r6
1000d226:	2b04      	cmp	r3, #4
1000d228:	d005      	beq.n	1000d236 <__aeabi_dmul+0x49e>
1000d22a:	1d33      	adds	r3, r6, #4
1000d22c:	42b3      	cmp	r3, r6
1000d22e:	41b6      	sbcs	r6, r6
1000d230:	4276      	negs	r6, r6
1000d232:	19ad      	adds	r5, r5, r6
1000d234:	1c1e      	adds	r6, r3, #0
1000d236:	022b      	lsls	r3, r5, #8
1000d238:	d520      	bpl.n	1000d27c <__aeabi_dmul+0x4e4>
1000d23a:	2401      	movs	r4, #1
1000d23c:	9b02      	ldr	r3, [sp, #8]
1000d23e:	2500      	movs	r5, #0
1000d240:	401c      	ands	r4, r3
1000d242:	2600      	movs	r6, #0
1000d244:	2301      	movs	r3, #1
1000d246:	e60b      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d248:	465a      	mov	r2, fp
1000d24a:	4b1e      	ldr	r3, [pc, #120]	; (1000d2c4 <__aeabi_dmul+0x52c>)
1000d24c:	1bdb      	subs	r3, r3, r7
1000d24e:	40da      	lsrs	r2, r3
1000d250:	1c13      	adds	r3, r2, #0
1000d252:	2d20      	cmp	r5, #32
1000d254:	d01c      	beq.n	1000d290 <__aeabi_dmul+0x4f8>
1000d256:	4a1c      	ldr	r2, [pc, #112]	; (1000d2c8 <__aeabi_dmul+0x530>)
1000d258:	4694      	mov	ip, r2
1000d25a:	465a      	mov	r2, fp
1000d25c:	4467      	add	r7, ip
1000d25e:	40ba      	lsls	r2, r7
1000d260:	1c17      	adds	r7, r2, #0
1000d262:	433e      	orrs	r6, r7
1000d264:	1e72      	subs	r2, r6, #1
1000d266:	4196      	sbcs	r6, r2
1000d268:	431e      	orrs	r6, r3
1000d26a:	2307      	movs	r3, #7
1000d26c:	2500      	movs	r5, #0
1000d26e:	4033      	ands	r3, r6
1000d270:	d007      	beq.n	1000d282 <__aeabi_dmul+0x4ea>
1000d272:	230f      	movs	r3, #15
1000d274:	2500      	movs	r5, #0
1000d276:	4033      	ands	r3, r6
1000d278:	2b04      	cmp	r3, #4
1000d27a:	d1d6      	bne.n	1000d22a <__aeabi_dmul+0x492>
1000d27c:	076b      	lsls	r3, r5, #29
1000d27e:	026d      	lsls	r5, r5, #9
1000d280:	0b2d      	lsrs	r5, r5, #12
1000d282:	2401      	movs	r4, #1
1000d284:	08f6      	lsrs	r6, r6, #3
1000d286:	431e      	orrs	r6, r3
1000d288:	9b02      	ldr	r3, [sp, #8]
1000d28a:	401c      	ands	r4, r3
1000d28c:	2300      	movs	r3, #0
1000d28e:	e5e7      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d290:	2700      	movs	r7, #0
1000d292:	e7e6      	b.n	1000d262 <__aeabi_dmul+0x4ca>
1000d294:	2580      	movs	r5, #128	; 0x80
1000d296:	465b      	mov	r3, fp
1000d298:	2401      	movs	r4, #1
1000d29a:	032d      	lsls	r5, r5, #12
1000d29c:	431d      	orrs	r5, r3
1000d29e:	9b01      	ldr	r3, [sp, #4]
1000d2a0:	032d      	lsls	r5, r5, #12
1000d2a2:	4023      	ands	r3, r4
1000d2a4:	1c1c      	adds	r4, r3, #0
1000d2a6:	0b2d      	lsrs	r5, r5, #12
1000d2a8:	4b03      	ldr	r3, [pc, #12]	; (1000d2b8 <__aeabi_dmul+0x520>)
1000d2aa:	e5d9      	b.n	1000ce60 <__aeabi_dmul+0xc8>
1000d2ac:	000003ff 	.word	0x000003ff
1000d2b0:	feffffff 	.word	0xfeffffff
1000d2b4:	000007fe 	.word	0x000007fe
1000d2b8:	000007ff 	.word	0x000007ff
1000d2bc:	fffffc02 	.word	0xfffffc02
1000d2c0:	0000041e 	.word	0x0000041e
1000d2c4:	fffffbe2 	.word	0xfffffbe2
1000d2c8:	0000043e 	.word	0x0000043e

1000d2cc <__aeabi_dsub>:
1000d2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d2ce:	464d      	mov	r5, r9
1000d2d0:	4644      	mov	r4, r8
1000d2d2:	465f      	mov	r7, fp
1000d2d4:	4656      	mov	r6, sl
1000d2d6:	b4f0      	push	{r4, r5, r6, r7}
1000d2d8:	1c0e      	adds	r6, r1, #0
1000d2da:	1c11      	adds	r1, r2, #0
1000d2dc:	0332      	lsls	r2, r6, #12
1000d2de:	0a52      	lsrs	r2, r2, #9
1000d2e0:	0f47      	lsrs	r7, r0, #29
1000d2e2:	4317      	orrs	r7, r2
1000d2e4:	00c5      	lsls	r5, r0, #3
1000d2e6:	031a      	lsls	r2, r3, #12
1000d2e8:	0058      	lsls	r0, r3, #1
1000d2ea:	0fdb      	lsrs	r3, r3, #31
1000d2ec:	4699      	mov	r9, r3
1000d2ee:	0a52      	lsrs	r2, r2, #9
1000d2f0:	0f4b      	lsrs	r3, r1, #29
1000d2f2:	b083      	sub	sp, #12
1000d2f4:	431a      	orrs	r2, r3
1000d2f6:	00cb      	lsls	r3, r1, #3
1000d2f8:	9301      	str	r3, [sp, #4]
1000d2fa:	4bcf      	ldr	r3, [pc, #828]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d2fc:	0074      	lsls	r4, r6, #1
1000d2fe:	0ff6      	lsrs	r6, r6, #31
1000d300:	0d64      	lsrs	r4, r4, #21
1000d302:	46b0      	mov	r8, r6
1000d304:	0d40      	lsrs	r0, r0, #21
1000d306:	4298      	cmp	r0, r3
1000d308:	d100      	bne.n	1000d30c <__aeabi_dsub+0x40>
1000d30a:	e0e8      	b.n	1000d4de <__aeabi_dsub+0x212>
1000d30c:	2301      	movs	r3, #1
1000d30e:	4649      	mov	r1, r9
1000d310:	4059      	eors	r1, r3
1000d312:	1c0b      	adds	r3, r1, #0
1000d314:	429e      	cmp	r6, r3
1000d316:	d100      	bne.n	1000d31a <__aeabi_dsub+0x4e>
1000d318:	e0b1      	b.n	1000d47e <__aeabi_dsub+0x1b2>
1000d31a:	1a26      	subs	r6, r4, r0
1000d31c:	2e00      	cmp	r6, #0
1000d31e:	dc00      	bgt.n	1000d322 <__aeabi_dsub+0x56>
1000d320:	e11c      	b.n	1000d55c <__aeabi_dsub+0x290>
1000d322:	2800      	cmp	r0, #0
1000d324:	d142      	bne.n	1000d3ac <__aeabi_dsub+0xe0>
1000d326:	1c13      	adds	r3, r2, #0
1000d328:	9901      	ldr	r1, [sp, #4]
1000d32a:	430b      	orrs	r3, r1
1000d32c:	d000      	beq.n	1000d330 <__aeabi_dsub+0x64>
1000d32e:	e0e6      	b.n	1000d4fe <__aeabi_dsub+0x232>
1000d330:	076b      	lsls	r3, r5, #29
1000d332:	d100      	bne.n	1000d336 <__aeabi_dsub+0x6a>
1000d334:	e08e      	b.n	1000d454 <__aeabi_dsub+0x188>
1000d336:	230f      	movs	r3, #15
1000d338:	402b      	ands	r3, r5
1000d33a:	2b04      	cmp	r3, #4
1000d33c:	d100      	bne.n	1000d340 <__aeabi_dsub+0x74>
1000d33e:	e089      	b.n	1000d454 <__aeabi_dsub+0x188>
1000d340:	1d2a      	adds	r2, r5, #4
1000d342:	42aa      	cmp	r2, r5
1000d344:	41ad      	sbcs	r5, r5
1000d346:	2380      	movs	r3, #128	; 0x80
1000d348:	2601      	movs	r6, #1
1000d34a:	4641      	mov	r1, r8
1000d34c:	426d      	negs	r5, r5
1000d34e:	197f      	adds	r7, r7, r5
1000d350:	041b      	lsls	r3, r3, #16
1000d352:	403b      	ands	r3, r7
1000d354:	400e      	ands	r6, r1
1000d356:	1c15      	adds	r5, r2, #0
1000d358:	2b00      	cmp	r3, #0
1000d35a:	d100      	bne.n	1000d35e <__aeabi_dsub+0x92>
1000d35c:	e083      	b.n	1000d466 <__aeabi_dsub+0x19a>
1000d35e:	4bb6      	ldr	r3, [pc, #728]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d360:	3401      	adds	r4, #1
1000d362:	429c      	cmp	r4, r3
1000d364:	d100      	bne.n	1000d368 <__aeabi_dsub+0x9c>
1000d366:	e116      	b.n	1000d596 <__aeabi_dsub+0x2ca>
1000d368:	1c3a      	adds	r2, r7, #0
1000d36a:	4bb4      	ldr	r3, [pc, #720]	; (1000d63c <__aeabi_dsub+0x370>)
1000d36c:	08ed      	lsrs	r5, r5, #3
1000d36e:	401a      	ands	r2, r3
1000d370:	0750      	lsls	r0, r2, #29
1000d372:	0564      	lsls	r4, r4, #21
1000d374:	0252      	lsls	r2, r2, #9
1000d376:	4305      	orrs	r5, r0
1000d378:	0b12      	lsrs	r2, r2, #12
1000d37a:	0d64      	lsrs	r4, r4, #21
1000d37c:	2100      	movs	r1, #0
1000d37e:	0312      	lsls	r2, r2, #12
1000d380:	0d0b      	lsrs	r3, r1, #20
1000d382:	051b      	lsls	r3, r3, #20
1000d384:	0564      	lsls	r4, r4, #21
1000d386:	0b12      	lsrs	r2, r2, #12
1000d388:	431a      	orrs	r2, r3
1000d38a:	0863      	lsrs	r3, r4, #1
1000d38c:	4cac      	ldr	r4, [pc, #688]	; (1000d640 <__aeabi_dsub+0x374>)
1000d38e:	07f6      	lsls	r6, r6, #31
1000d390:	4014      	ands	r4, r2
1000d392:	431c      	orrs	r4, r3
1000d394:	0064      	lsls	r4, r4, #1
1000d396:	0864      	lsrs	r4, r4, #1
1000d398:	4334      	orrs	r4, r6
1000d39a:	1c28      	adds	r0, r5, #0
1000d39c:	1c21      	adds	r1, r4, #0
1000d39e:	b003      	add	sp, #12
1000d3a0:	bc3c      	pop	{r2, r3, r4, r5}
1000d3a2:	4690      	mov	r8, r2
1000d3a4:	4699      	mov	r9, r3
1000d3a6:	46a2      	mov	sl, r4
1000d3a8:	46ab      	mov	fp, r5
1000d3aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d3ac:	4ba2      	ldr	r3, [pc, #648]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d3ae:	429c      	cmp	r4, r3
1000d3b0:	d0be      	beq.n	1000d330 <__aeabi_dsub+0x64>
1000d3b2:	2380      	movs	r3, #128	; 0x80
1000d3b4:	041b      	lsls	r3, r3, #16
1000d3b6:	431a      	orrs	r2, r3
1000d3b8:	2e38      	cmp	r6, #56	; 0x38
1000d3ba:	dd00      	ble.n	1000d3be <__aeabi_dsub+0xf2>
1000d3bc:	e103      	b.n	1000d5c6 <__aeabi_dsub+0x2fa>
1000d3be:	2e1f      	cmp	r6, #31
1000d3c0:	dd00      	ble.n	1000d3c4 <__aeabi_dsub+0xf8>
1000d3c2:	e13f      	b.n	1000d644 <__aeabi_dsub+0x378>
1000d3c4:	2020      	movs	r0, #32
1000d3c6:	1b83      	subs	r3, r0, r6
1000d3c8:	4699      	mov	r9, r3
1000d3ca:	1c13      	adds	r3, r2, #0
1000d3cc:	4649      	mov	r1, r9
1000d3ce:	408b      	lsls	r3, r1
1000d3d0:	469c      	mov	ip, r3
1000d3d2:	9b01      	ldr	r3, [sp, #4]
1000d3d4:	4660      	mov	r0, ip
1000d3d6:	40f3      	lsrs	r3, r6
1000d3d8:	4303      	orrs	r3, r0
1000d3da:	9801      	ldr	r0, [sp, #4]
1000d3dc:	40f2      	lsrs	r2, r6
1000d3de:	4088      	lsls	r0, r1
1000d3e0:	1c01      	adds	r1, r0, #0
1000d3e2:	1e48      	subs	r0, r1, #1
1000d3e4:	4181      	sbcs	r1, r0
1000d3e6:	430b      	orrs	r3, r1
1000d3e8:	1aeb      	subs	r3, r5, r3
1000d3ea:	429d      	cmp	r5, r3
1000d3ec:	4180      	sbcs	r0, r0
1000d3ee:	1c1d      	adds	r5, r3, #0
1000d3f0:	1aba      	subs	r2, r7, r2
1000d3f2:	4240      	negs	r0, r0
1000d3f4:	1a17      	subs	r7, r2, r0
1000d3f6:	023b      	lsls	r3, r7, #8
1000d3f8:	d400      	bmi.n	1000d3fc <__aeabi_dsub+0x130>
1000d3fa:	e0a8      	b.n	1000d54e <__aeabi_dsub+0x282>
1000d3fc:	027a      	lsls	r2, r7, #9
1000d3fe:	0a56      	lsrs	r6, r2, #9
1000d400:	2e00      	cmp	r6, #0
1000d402:	d100      	bne.n	1000d406 <__aeabi_dsub+0x13a>
1000d404:	e0ca      	b.n	1000d59c <__aeabi_dsub+0x2d0>
1000d406:	1c30      	adds	r0, r6, #0
1000d408:	f000 fbbe 	bl	1000db88 <__clzsi2>
1000d40c:	1c03      	adds	r3, r0, #0
1000d40e:	3b08      	subs	r3, #8
1000d410:	2b1f      	cmp	r3, #31
1000d412:	dd00      	ble.n	1000d416 <__aeabi_dsub+0x14a>
1000d414:	e0cb      	b.n	1000d5ae <__aeabi_dsub+0x2e2>
1000d416:	2228      	movs	r2, #40	; 0x28
1000d418:	1c29      	adds	r1, r5, #0
1000d41a:	1a12      	subs	r2, r2, r0
1000d41c:	40d1      	lsrs	r1, r2
1000d41e:	409e      	lsls	r6, r3
1000d420:	1c0a      	adds	r2, r1, #0
1000d422:	409d      	lsls	r5, r3
1000d424:	4332      	orrs	r2, r6
1000d426:	429c      	cmp	r4, r3
1000d428:	dd00      	ble.n	1000d42c <__aeabi_dsub+0x160>
1000d42a:	e0c8      	b.n	1000d5be <__aeabi_dsub+0x2f2>
1000d42c:	1b1c      	subs	r4, r3, r4
1000d42e:	1c67      	adds	r7, r4, #1
1000d430:	2f1f      	cmp	r7, #31
1000d432:	dd00      	ble.n	1000d436 <__aeabi_dsub+0x16a>
1000d434:	e0ed      	b.n	1000d612 <__aeabi_dsub+0x346>
1000d436:	231f      	movs	r3, #31
1000d438:	1c29      	adds	r1, r5, #0
1000d43a:	1b1c      	subs	r4, r3, r4
1000d43c:	1c13      	adds	r3, r2, #0
1000d43e:	40a5      	lsls	r5, r4
1000d440:	40a3      	lsls	r3, r4
1000d442:	40f9      	lsrs	r1, r7
1000d444:	1e6c      	subs	r4, r5, #1
1000d446:	41a5      	sbcs	r5, r4
1000d448:	40fa      	lsrs	r2, r7
1000d44a:	4319      	orrs	r1, r3
1000d44c:	430d      	orrs	r5, r1
1000d44e:	1c17      	adds	r7, r2, #0
1000d450:	2400      	movs	r4, #0
1000d452:	e76d      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d454:	2380      	movs	r3, #128	; 0x80
1000d456:	2601      	movs	r6, #1
1000d458:	4642      	mov	r2, r8
1000d45a:	041b      	lsls	r3, r3, #16
1000d45c:	403b      	ands	r3, r7
1000d45e:	4016      	ands	r6, r2
1000d460:	2b00      	cmp	r3, #0
1000d462:	d000      	beq.n	1000d466 <__aeabi_dsub+0x19a>
1000d464:	e77b      	b.n	1000d35e <__aeabi_dsub+0x92>
1000d466:	4b74      	ldr	r3, [pc, #464]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d468:	08ed      	lsrs	r5, r5, #3
1000d46a:	0778      	lsls	r0, r7, #29
1000d46c:	4305      	orrs	r5, r0
1000d46e:	08fa      	lsrs	r2, r7, #3
1000d470:	429c      	cmp	r4, r3
1000d472:	d03b      	beq.n	1000d4ec <__aeabi_dsub+0x220>
1000d474:	0312      	lsls	r2, r2, #12
1000d476:	0564      	lsls	r4, r4, #21
1000d478:	0b12      	lsrs	r2, r2, #12
1000d47a:	0d64      	lsrs	r4, r4, #21
1000d47c:	e77e      	b.n	1000d37c <__aeabi_dsub+0xb0>
1000d47e:	1a23      	subs	r3, r4, r0
1000d480:	469a      	mov	sl, r3
1000d482:	2b00      	cmp	r3, #0
1000d484:	dc00      	bgt.n	1000d488 <__aeabi_dsub+0x1bc>
1000d486:	e0a5      	b.n	1000d5d4 <__aeabi_dsub+0x308>
1000d488:	2800      	cmp	r0, #0
1000d48a:	d044      	beq.n	1000d516 <__aeabi_dsub+0x24a>
1000d48c:	486a      	ldr	r0, [pc, #424]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d48e:	4284      	cmp	r4, r0
1000d490:	d100      	bne.n	1000d494 <__aeabi_dsub+0x1c8>
1000d492:	e74d      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d494:	2080      	movs	r0, #128	; 0x80
1000d496:	0400      	lsls	r0, r0, #16
1000d498:	4302      	orrs	r2, r0
1000d49a:	4653      	mov	r3, sl
1000d49c:	2b38      	cmp	r3, #56	; 0x38
1000d49e:	dc00      	bgt.n	1000d4a2 <__aeabi_dsub+0x1d6>
1000d4a0:	e11c      	b.n	1000d6dc <__aeabi_dsub+0x410>
1000d4a2:	9b01      	ldr	r3, [sp, #4]
1000d4a4:	431a      	orrs	r2, r3
1000d4a6:	1e51      	subs	r1, r2, #1
1000d4a8:	418a      	sbcs	r2, r1
1000d4aa:	b2d1      	uxtb	r1, r2
1000d4ac:	2200      	movs	r2, #0
1000d4ae:	1949      	adds	r1, r1, r5
1000d4b0:	42a9      	cmp	r1, r5
1000d4b2:	4180      	sbcs	r0, r0
1000d4b4:	1c0d      	adds	r5, r1, #0
1000d4b6:	19d2      	adds	r2, r2, r7
1000d4b8:	4240      	negs	r0, r0
1000d4ba:	1817      	adds	r7, r2, r0
1000d4bc:	023b      	lsls	r3, r7, #8
1000d4be:	d546      	bpl.n	1000d54e <__aeabi_dsub+0x282>
1000d4c0:	4b5d      	ldr	r3, [pc, #372]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d4c2:	3401      	adds	r4, #1
1000d4c4:	429c      	cmp	r4, r3
1000d4c6:	d100      	bne.n	1000d4ca <__aeabi_dsub+0x1fe>
1000d4c8:	e169      	b.n	1000d79e <__aeabi_dsub+0x4d2>
1000d4ca:	2001      	movs	r0, #1
1000d4cc:	4a5b      	ldr	r2, [pc, #364]	; (1000d63c <__aeabi_dsub+0x370>)
1000d4ce:	086b      	lsrs	r3, r5, #1
1000d4d0:	403a      	ands	r2, r7
1000d4d2:	4028      	ands	r0, r5
1000d4d4:	4318      	orrs	r0, r3
1000d4d6:	07d5      	lsls	r5, r2, #31
1000d4d8:	4305      	orrs	r5, r0
1000d4da:	0857      	lsrs	r7, r2, #1
1000d4dc:	e728      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d4de:	1c13      	adds	r3, r2, #0
1000d4e0:	9901      	ldr	r1, [sp, #4]
1000d4e2:	430b      	orrs	r3, r1
1000d4e4:	d100      	bne.n	1000d4e8 <__aeabi_dsub+0x21c>
1000d4e6:	e711      	b.n	1000d30c <__aeabi_dsub+0x40>
1000d4e8:	464b      	mov	r3, r9
1000d4ea:	e713      	b.n	1000d314 <__aeabi_dsub+0x48>
1000d4ec:	1c2b      	adds	r3, r5, #0
1000d4ee:	4313      	orrs	r3, r2
1000d4f0:	d051      	beq.n	1000d596 <__aeabi_dsub+0x2ca>
1000d4f2:	2380      	movs	r3, #128	; 0x80
1000d4f4:	031b      	lsls	r3, r3, #12
1000d4f6:	431a      	orrs	r2, r3
1000d4f8:	0312      	lsls	r2, r2, #12
1000d4fa:	0b12      	lsrs	r2, r2, #12
1000d4fc:	e73e      	b.n	1000d37c <__aeabi_dsub+0xb0>
1000d4fe:	3e01      	subs	r6, #1
1000d500:	2e00      	cmp	r6, #0
1000d502:	d000      	beq.n	1000d506 <__aeabi_dsub+0x23a>
1000d504:	e080      	b.n	1000d608 <__aeabi_dsub+0x33c>
1000d506:	1a69      	subs	r1, r5, r1
1000d508:	428d      	cmp	r5, r1
1000d50a:	419b      	sbcs	r3, r3
1000d50c:	1aba      	subs	r2, r7, r2
1000d50e:	425b      	negs	r3, r3
1000d510:	1ad7      	subs	r7, r2, r3
1000d512:	1c0d      	adds	r5, r1, #0
1000d514:	e76f      	b.n	1000d3f6 <__aeabi_dsub+0x12a>
1000d516:	1c10      	adds	r0, r2, #0
1000d518:	9b01      	ldr	r3, [sp, #4]
1000d51a:	4318      	orrs	r0, r3
1000d51c:	d100      	bne.n	1000d520 <__aeabi_dsub+0x254>
1000d51e:	e707      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d520:	2301      	movs	r3, #1
1000d522:	425b      	negs	r3, r3
1000d524:	469c      	mov	ip, r3
1000d526:	44e2      	add	sl, ip
1000d528:	4653      	mov	r3, sl
1000d52a:	2b00      	cmp	r3, #0
1000d52c:	d000      	beq.n	1000d530 <__aeabi_dsub+0x264>
1000d52e:	e102      	b.n	1000d736 <__aeabi_dsub+0x46a>
1000d530:	9b01      	ldr	r3, [sp, #4]
1000d532:	19d2      	adds	r2, r2, r7
1000d534:	1959      	adds	r1, r3, r5
1000d536:	42a9      	cmp	r1, r5
1000d538:	419b      	sbcs	r3, r3
1000d53a:	425b      	negs	r3, r3
1000d53c:	18d7      	adds	r7, r2, r3
1000d53e:	1c0d      	adds	r5, r1, #0
1000d540:	e7bc      	b.n	1000d4bc <__aeabi_dsub+0x1f0>
1000d542:	4663      	mov	r3, ip
1000d544:	4303      	orrs	r3, r0
1000d546:	d100      	bne.n	1000d54a <__aeabi_dsub+0x27e>
1000d548:	e128      	b.n	1000d79c <__aeabi_dsub+0x4d0>
1000d54a:	1c07      	adds	r7, r0, #0
1000d54c:	4665      	mov	r5, ip
1000d54e:	076b      	lsls	r3, r5, #29
1000d550:	d000      	beq.n	1000d554 <__aeabi_dsub+0x288>
1000d552:	e6f0      	b.n	1000d336 <__aeabi_dsub+0x6a>
1000d554:	2601      	movs	r6, #1
1000d556:	4643      	mov	r3, r8
1000d558:	401e      	ands	r6, r3
1000d55a:	e784      	b.n	1000d466 <__aeabi_dsub+0x19a>
1000d55c:	2e00      	cmp	r6, #0
1000d55e:	d000      	beq.n	1000d562 <__aeabi_dsub+0x296>
1000d560:	e081      	b.n	1000d666 <__aeabi_dsub+0x39a>
1000d562:	1c60      	adds	r0, r4, #1
1000d564:	0540      	lsls	r0, r0, #21
1000d566:	0d40      	lsrs	r0, r0, #21
1000d568:	2801      	cmp	r0, #1
1000d56a:	dc00      	bgt.n	1000d56e <__aeabi_dsub+0x2a2>
1000d56c:	e107      	b.n	1000d77e <__aeabi_dsub+0x4b2>
1000d56e:	9901      	ldr	r1, [sp, #4]
1000d570:	1a68      	subs	r0, r5, r1
1000d572:	4684      	mov	ip, r0
1000d574:	4565      	cmp	r5, ip
1000d576:	41b6      	sbcs	r6, r6
1000d578:	1ab8      	subs	r0, r7, r2
1000d57a:	4276      	negs	r6, r6
1000d57c:	1b86      	subs	r6, r0, r6
1000d57e:	0230      	lsls	r0, r6, #8
1000d580:	d400      	bmi.n	1000d584 <__aeabi_dsub+0x2b8>
1000d582:	e0a1      	b.n	1000d6c8 <__aeabi_dsub+0x3fc>
1000d584:	468c      	mov	ip, r1
1000d586:	1b4d      	subs	r5, r1, r5
1000d588:	45ac      	cmp	ip, r5
1000d58a:	4189      	sbcs	r1, r1
1000d58c:	1bd2      	subs	r2, r2, r7
1000d58e:	4249      	negs	r1, r1
1000d590:	1a56      	subs	r6, r2, r1
1000d592:	4698      	mov	r8, r3
1000d594:	e734      	b.n	1000d400 <__aeabi_dsub+0x134>
1000d596:	2200      	movs	r2, #0
1000d598:	2500      	movs	r5, #0
1000d59a:	e6ef      	b.n	1000d37c <__aeabi_dsub+0xb0>
1000d59c:	1c28      	adds	r0, r5, #0
1000d59e:	f000 faf3 	bl	1000db88 <__clzsi2>
1000d5a2:	3020      	adds	r0, #32
1000d5a4:	1c03      	adds	r3, r0, #0
1000d5a6:	3b08      	subs	r3, #8
1000d5a8:	2b1f      	cmp	r3, #31
1000d5aa:	dc00      	bgt.n	1000d5ae <__aeabi_dsub+0x2e2>
1000d5ac:	e733      	b.n	1000d416 <__aeabi_dsub+0x14a>
1000d5ae:	1c02      	adds	r2, r0, #0
1000d5b0:	3a28      	subs	r2, #40	; 0x28
1000d5b2:	4095      	lsls	r5, r2
1000d5b4:	1c2a      	adds	r2, r5, #0
1000d5b6:	2500      	movs	r5, #0
1000d5b8:	429c      	cmp	r4, r3
1000d5ba:	dc00      	bgt.n	1000d5be <__aeabi_dsub+0x2f2>
1000d5bc:	e736      	b.n	1000d42c <__aeabi_dsub+0x160>
1000d5be:	4f1f      	ldr	r7, [pc, #124]	; (1000d63c <__aeabi_dsub+0x370>)
1000d5c0:	1ae4      	subs	r4, r4, r3
1000d5c2:	4017      	ands	r7, r2
1000d5c4:	e6b4      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d5c6:	9b01      	ldr	r3, [sp, #4]
1000d5c8:	431a      	orrs	r2, r3
1000d5ca:	1e51      	subs	r1, r2, #1
1000d5cc:	418a      	sbcs	r2, r1
1000d5ce:	b2d3      	uxtb	r3, r2
1000d5d0:	2200      	movs	r2, #0
1000d5d2:	e709      	b.n	1000d3e8 <__aeabi_dsub+0x11c>
1000d5d4:	2b00      	cmp	r3, #0
1000d5d6:	d000      	beq.n	1000d5da <__aeabi_dsub+0x30e>
1000d5d8:	e101      	b.n	1000d7de <__aeabi_dsub+0x512>
1000d5da:	1c60      	adds	r0, r4, #1
1000d5dc:	0543      	lsls	r3, r0, #21
1000d5de:	0d5b      	lsrs	r3, r3, #21
1000d5e0:	2b01      	cmp	r3, #1
1000d5e2:	dc00      	bgt.n	1000d5e6 <__aeabi_dsub+0x31a>
1000d5e4:	e0b0      	b.n	1000d748 <__aeabi_dsub+0x47c>
1000d5e6:	4b14      	ldr	r3, [pc, #80]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d5e8:	4298      	cmp	r0, r3
1000d5ea:	d100      	bne.n	1000d5ee <__aeabi_dsub+0x322>
1000d5ec:	e11e      	b.n	1000d82c <__aeabi_dsub+0x560>
1000d5ee:	9b01      	ldr	r3, [sp, #4]
1000d5f0:	19d2      	adds	r2, r2, r7
1000d5f2:	1959      	adds	r1, r3, r5
1000d5f4:	42a9      	cmp	r1, r5
1000d5f6:	419b      	sbcs	r3, r3
1000d5f8:	425b      	negs	r3, r3
1000d5fa:	18d2      	adds	r2, r2, r3
1000d5fc:	0849      	lsrs	r1, r1, #1
1000d5fe:	07d5      	lsls	r5, r2, #31
1000d600:	430d      	orrs	r5, r1
1000d602:	0857      	lsrs	r7, r2, #1
1000d604:	1c04      	adds	r4, r0, #0
1000d606:	e693      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d608:	4b0b      	ldr	r3, [pc, #44]	; (1000d638 <__aeabi_dsub+0x36c>)
1000d60a:	429c      	cmp	r4, r3
1000d60c:	d000      	beq.n	1000d610 <__aeabi_dsub+0x344>
1000d60e:	e6d3      	b.n	1000d3b8 <__aeabi_dsub+0xec>
1000d610:	e68e      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d612:	1c21      	adds	r1, r4, #0
1000d614:	1c13      	adds	r3, r2, #0
1000d616:	391f      	subs	r1, #31
1000d618:	40cb      	lsrs	r3, r1
1000d61a:	1c19      	adds	r1, r3, #0
1000d61c:	2f20      	cmp	r7, #32
1000d61e:	d100      	bne.n	1000d622 <__aeabi_dsub+0x356>
1000d620:	e08e      	b.n	1000d740 <__aeabi_dsub+0x474>
1000d622:	233f      	movs	r3, #63	; 0x3f
1000d624:	1b1c      	subs	r4, r3, r4
1000d626:	40a2      	lsls	r2, r4
1000d628:	4315      	orrs	r5, r2
1000d62a:	1e6a      	subs	r2, r5, #1
1000d62c:	4195      	sbcs	r5, r2
1000d62e:	2700      	movs	r7, #0
1000d630:	430d      	orrs	r5, r1
1000d632:	2400      	movs	r4, #0
1000d634:	e78b      	b.n	1000d54e <__aeabi_dsub+0x282>
1000d636:	46c0      	nop			; (mov r8, r8)
1000d638:	000007ff 	.word	0x000007ff
1000d63c:	ff7fffff 	.word	0xff7fffff
1000d640:	800fffff 	.word	0x800fffff
1000d644:	1c33      	adds	r3, r6, #0
1000d646:	1c10      	adds	r0, r2, #0
1000d648:	3b20      	subs	r3, #32
1000d64a:	40d8      	lsrs	r0, r3
1000d64c:	2e20      	cmp	r6, #32
1000d64e:	d079      	beq.n	1000d744 <__aeabi_dsub+0x478>
1000d650:	2340      	movs	r3, #64	; 0x40
1000d652:	1b9b      	subs	r3, r3, r6
1000d654:	409a      	lsls	r2, r3
1000d656:	1c13      	adds	r3, r2, #0
1000d658:	9a01      	ldr	r2, [sp, #4]
1000d65a:	4313      	orrs	r3, r2
1000d65c:	1e59      	subs	r1, r3, #1
1000d65e:	418b      	sbcs	r3, r1
1000d660:	2200      	movs	r2, #0
1000d662:	4303      	orrs	r3, r0
1000d664:	e6c0      	b.n	1000d3e8 <__aeabi_dsub+0x11c>
1000d666:	2c00      	cmp	r4, #0
1000d668:	d053      	beq.n	1000d712 <__aeabi_dsub+0x446>
1000d66a:	4cc7      	ldr	r4, [pc, #796]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d66c:	42a0      	cmp	r0, r4
1000d66e:	d100      	bne.n	1000d672 <__aeabi_dsub+0x3a6>
1000d670:	e0b0      	b.n	1000d7d4 <__aeabi_dsub+0x508>
1000d672:	2480      	movs	r4, #128	; 0x80
1000d674:	4271      	negs	r1, r6
1000d676:	4689      	mov	r9, r1
1000d678:	0424      	lsls	r4, r4, #16
1000d67a:	4327      	orrs	r7, r4
1000d67c:	4649      	mov	r1, r9
1000d67e:	2938      	cmp	r1, #56	; 0x38
1000d680:	dd00      	ble.n	1000d684 <__aeabi_dsub+0x3b8>
1000d682:	e0cd      	b.n	1000d820 <__aeabi_dsub+0x554>
1000d684:	291f      	cmp	r1, #31
1000d686:	dd00      	ble.n	1000d68a <__aeabi_dsub+0x3be>
1000d688:	e159      	b.n	1000d93e <__aeabi_dsub+0x672>
1000d68a:	2420      	movs	r4, #32
1000d68c:	1c3e      	adds	r6, r7, #0
1000d68e:	1a61      	subs	r1, r4, r1
1000d690:	408e      	lsls	r6, r1
1000d692:	468a      	mov	sl, r1
1000d694:	46b0      	mov	r8, r6
1000d696:	4649      	mov	r1, r9
1000d698:	1c2e      	adds	r6, r5, #0
1000d69a:	40ce      	lsrs	r6, r1
1000d69c:	4651      	mov	r1, sl
1000d69e:	46b4      	mov	ip, r6
1000d6a0:	408d      	lsls	r5, r1
1000d6a2:	4664      	mov	r4, ip
1000d6a4:	4646      	mov	r6, r8
1000d6a6:	4649      	mov	r1, r9
1000d6a8:	4326      	orrs	r6, r4
1000d6aa:	1e6c      	subs	r4, r5, #1
1000d6ac:	41a5      	sbcs	r5, r4
1000d6ae:	40cf      	lsrs	r7, r1
1000d6b0:	4335      	orrs	r5, r6
1000d6b2:	9901      	ldr	r1, [sp, #4]
1000d6b4:	1bd7      	subs	r7, r2, r7
1000d6b6:	468c      	mov	ip, r1
1000d6b8:	1b4d      	subs	r5, r1, r5
1000d6ba:	45ac      	cmp	ip, r5
1000d6bc:	4192      	sbcs	r2, r2
1000d6be:	4252      	negs	r2, r2
1000d6c0:	1abf      	subs	r7, r7, r2
1000d6c2:	1c04      	adds	r4, r0, #0
1000d6c4:	4698      	mov	r8, r3
1000d6c6:	e696      	b.n	1000d3f6 <__aeabi_dsub+0x12a>
1000d6c8:	4663      	mov	r3, ip
1000d6ca:	4665      	mov	r5, ip
1000d6cc:	4333      	orrs	r3, r6
1000d6ce:	d000      	beq.n	1000d6d2 <__aeabi_dsub+0x406>
1000d6d0:	e696      	b.n	1000d400 <__aeabi_dsub+0x134>
1000d6d2:	2600      	movs	r6, #0
1000d6d4:	2700      	movs	r7, #0
1000d6d6:	2400      	movs	r4, #0
1000d6d8:	2500      	movs	r5, #0
1000d6da:	e6c4      	b.n	1000d466 <__aeabi_dsub+0x19a>
1000d6dc:	2b1f      	cmp	r3, #31
1000d6de:	dc61      	bgt.n	1000d7a4 <__aeabi_dsub+0x4d8>
1000d6e0:	2020      	movs	r0, #32
1000d6e2:	1ac3      	subs	r3, r0, r3
1000d6e4:	469b      	mov	fp, r3
1000d6e6:	1c13      	adds	r3, r2, #0
1000d6e8:	4659      	mov	r1, fp
1000d6ea:	408b      	lsls	r3, r1
1000d6ec:	4651      	mov	r1, sl
1000d6ee:	4699      	mov	r9, r3
1000d6f0:	9b01      	ldr	r3, [sp, #4]
1000d6f2:	40cb      	lsrs	r3, r1
1000d6f4:	469c      	mov	ip, r3
1000d6f6:	464b      	mov	r3, r9
1000d6f8:	4660      	mov	r0, ip
1000d6fa:	4303      	orrs	r3, r0
1000d6fc:	469c      	mov	ip, r3
1000d6fe:	465b      	mov	r3, fp
1000d700:	9901      	ldr	r1, [sp, #4]
1000d702:	4099      	lsls	r1, r3
1000d704:	4663      	mov	r3, ip
1000d706:	1e48      	subs	r0, r1, #1
1000d708:	4181      	sbcs	r1, r0
1000d70a:	4319      	orrs	r1, r3
1000d70c:	4653      	mov	r3, sl
1000d70e:	40da      	lsrs	r2, r3
1000d710:	e6cd      	b.n	1000d4ae <__aeabi_dsub+0x1e2>
1000d712:	1c3c      	adds	r4, r7, #0
1000d714:	432c      	orrs	r4, r5
1000d716:	d05d      	beq.n	1000d7d4 <__aeabi_dsub+0x508>
1000d718:	43f1      	mvns	r1, r6
1000d71a:	4689      	mov	r9, r1
1000d71c:	2900      	cmp	r1, #0
1000d71e:	d155      	bne.n	1000d7cc <__aeabi_dsub+0x500>
1000d720:	9901      	ldr	r1, [sp, #4]
1000d722:	1bd2      	subs	r2, r2, r7
1000d724:	468c      	mov	ip, r1
1000d726:	1b4d      	subs	r5, r1, r5
1000d728:	45ac      	cmp	ip, r5
1000d72a:	4189      	sbcs	r1, r1
1000d72c:	4249      	negs	r1, r1
1000d72e:	1a57      	subs	r7, r2, r1
1000d730:	1c04      	adds	r4, r0, #0
1000d732:	4698      	mov	r8, r3
1000d734:	e65f      	b.n	1000d3f6 <__aeabi_dsub+0x12a>
1000d736:	4894      	ldr	r0, [pc, #592]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d738:	4284      	cmp	r4, r0
1000d73a:	d000      	beq.n	1000d73e <__aeabi_dsub+0x472>
1000d73c:	e6ad      	b.n	1000d49a <__aeabi_dsub+0x1ce>
1000d73e:	e5f7      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d740:	2200      	movs	r2, #0
1000d742:	e771      	b.n	1000d628 <__aeabi_dsub+0x35c>
1000d744:	2300      	movs	r3, #0
1000d746:	e787      	b.n	1000d658 <__aeabi_dsub+0x38c>
1000d748:	1c3b      	adds	r3, r7, #0
1000d74a:	432b      	orrs	r3, r5
1000d74c:	2c00      	cmp	r4, #0
1000d74e:	d000      	beq.n	1000d752 <__aeabi_dsub+0x486>
1000d750:	e0da      	b.n	1000d908 <__aeabi_dsub+0x63c>
1000d752:	2b00      	cmp	r3, #0
1000d754:	d100      	bne.n	1000d758 <__aeabi_dsub+0x48c>
1000d756:	e113      	b.n	1000d980 <__aeabi_dsub+0x6b4>
1000d758:	1c13      	adds	r3, r2, #0
1000d75a:	9901      	ldr	r1, [sp, #4]
1000d75c:	430b      	orrs	r3, r1
1000d75e:	d100      	bne.n	1000d762 <__aeabi_dsub+0x496>
1000d760:	e5e6      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d762:	1949      	adds	r1, r1, r5
1000d764:	42a9      	cmp	r1, r5
1000d766:	419b      	sbcs	r3, r3
1000d768:	19d2      	adds	r2, r2, r7
1000d76a:	425b      	negs	r3, r3
1000d76c:	18d7      	adds	r7, r2, r3
1000d76e:	023b      	lsls	r3, r7, #8
1000d770:	d400      	bmi.n	1000d774 <__aeabi_dsub+0x4a8>
1000d772:	e121      	b.n	1000d9b8 <__aeabi_dsub+0x6ec>
1000d774:	4b85      	ldr	r3, [pc, #532]	; (1000d98c <__aeabi_dsub+0x6c0>)
1000d776:	1c0d      	adds	r5, r1, #0
1000d778:	401f      	ands	r7, r3
1000d77a:	1c04      	adds	r4, r0, #0
1000d77c:	e5d8      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d77e:	1c38      	adds	r0, r7, #0
1000d780:	4328      	orrs	r0, r5
1000d782:	2c00      	cmp	r4, #0
1000d784:	d140      	bne.n	1000d808 <__aeabi_dsub+0x53c>
1000d786:	2800      	cmp	r0, #0
1000d788:	d000      	beq.n	1000d78c <__aeabi_dsub+0x4c0>
1000d78a:	e083      	b.n	1000d894 <__aeabi_dsub+0x5c8>
1000d78c:	1c10      	adds	r0, r2, #0
1000d78e:	9901      	ldr	r1, [sp, #4]
1000d790:	4308      	orrs	r0, r1
1000d792:	d003      	beq.n	1000d79c <__aeabi_dsub+0x4d0>
1000d794:	1c17      	adds	r7, r2, #0
1000d796:	1c0d      	adds	r5, r1, #0
1000d798:	4698      	mov	r8, r3
1000d79a:	e5c9      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d79c:	2600      	movs	r6, #0
1000d79e:	2700      	movs	r7, #0
1000d7a0:	2500      	movs	r5, #0
1000d7a2:	e660      	b.n	1000d466 <__aeabi_dsub+0x19a>
1000d7a4:	4650      	mov	r0, sl
1000d7a6:	1c13      	adds	r3, r2, #0
1000d7a8:	3820      	subs	r0, #32
1000d7aa:	40c3      	lsrs	r3, r0
1000d7ac:	1c18      	adds	r0, r3, #0
1000d7ae:	4653      	mov	r3, sl
1000d7b0:	2b20      	cmp	r3, #32
1000d7b2:	d100      	bne.n	1000d7b6 <__aeabi_dsub+0x4ea>
1000d7b4:	e0c1      	b.n	1000d93a <__aeabi_dsub+0x66e>
1000d7b6:	2340      	movs	r3, #64	; 0x40
1000d7b8:	4651      	mov	r1, sl
1000d7ba:	1a5b      	subs	r3, r3, r1
1000d7bc:	409a      	lsls	r2, r3
1000d7be:	9901      	ldr	r1, [sp, #4]
1000d7c0:	4311      	orrs	r1, r2
1000d7c2:	1e4a      	subs	r2, r1, #1
1000d7c4:	4191      	sbcs	r1, r2
1000d7c6:	2200      	movs	r2, #0
1000d7c8:	4301      	orrs	r1, r0
1000d7ca:	e670      	b.n	1000d4ae <__aeabi_dsub+0x1e2>
1000d7cc:	4c6e      	ldr	r4, [pc, #440]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d7ce:	42a0      	cmp	r0, r4
1000d7d0:	d000      	beq.n	1000d7d4 <__aeabi_dsub+0x508>
1000d7d2:	e753      	b.n	1000d67c <__aeabi_dsub+0x3b0>
1000d7d4:	1c17      	adds	r7, r2, #0
1000d7d6:	9d01      	ldr	r5, [sp, #4]
1000d7d8:	1c04      	adds	r4, r0, #0
1000d7da:	4698      	mov	r8, r3
1000d7dc:	e5a8      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d7de:	2c00      	cmp	r4, #0
1000d7e0:	d128      	bne.n	1000d834 <__aeabi_dsub+0x568>
1000d7e2:	1c3c      	adds	r4, r7, #0
1000d7e4:	432c      	orrs	r4, r5
1000d7e6:	d100      	bne.n	1000d7ea <__aeabi_dsub+0x51e>
1000d7e8:	e08a      	b.n	1000d900 <__aeabi_dsub+0x634>
1000d7ea:	43db      	mvns	r3, r3
1000d7ec:	469a      	mov	sl, r3
1000d7ee:	2b00      	cmp	r3, #0
1000d7f0:	d000      	beq.n	1000d7f4 <__aeabi_dsub+0x528>
1000d7f2:	e082      	b.n	1000d8fa <__aeabi_dsub+0x62e>
1000d7f4:	9b01      	ldr	r3, [sp, #4]
1000d7f6:	19d2      	adds	r2, r2, r7
1000d7f8:	469c      	mov	ip, r3
1000d7fa:	4465      	add	r5, ip
1000d7fc:	429d      	cmp	r5, r3
1000d7fe:	4189      	sbcs	r1, r1
1000d800:	4249      	negs	r1, r1
1000d802:	1857      	adds	r7, r2, r1
1000d804:	1c04      	adds	r4, r0, #0
1000d806:	e659      	b.n	1000d4bc <__aeabi_dsub+0x1f0>
1000d808:	2800      	cmp	r0, #0
1000d80a:	d15b      	bne.n	1000d8c4 <__aeabi_dsub+0x5f8>
1000d80c:	1c10      	adds	r0, r2, #0
1000d80e:	9901      	ldr	r1, [sp, #4]
1000d810:	4308      	orrs	r0, r1
1000d812:	d100      	bne.n	1000d816 <__aeabi_dsub+0x54a>
1000d814:	e0a4      	b.n	1000d960 <__aeabi_dsub+0x694>
1000d816:	1c17      	adds	r7, r2, #0
1000d818:	1c0d      	adds	r5, r1, #0
1000d81a:	4698      	mov	r8, r3
1000d81c:	4c5a      	ldr	r4, [pc, #360]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d81e:	e587      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d820:	433d      	orrs	r5, r7
1000d822:	1e6f      	subs	r7, r5, #1
1000d824:	41bd      	sbcs	r5, r7
1000d826:	2700      	movs	r7, #0
1000d828:	b2ed      	uxtb	r5, r5
1000d82a:	e742      	b.n	1000d6b2 <__aeabi_dsub+0x3e6>
1000d82c:	1c04      	adds	r4, r0, #0
1000d82e:	2700      	movs	r7, #0
1000d830:	2500      	movs	r5, #0
1000d832:	e618      	b.n	1000d466 <__aeabi_dsub+0x19a>
1000d834:	4c54      	ldr	r4, [pc, #336]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d836:	42a0      	cmp	r0, r4
1000d838:	d062      	beq.n	1000d900 <__aeabi_dsub+0x634>
1000d83a:	4653      	mov	r3, sl
1000d83c:	2480      	movs	r4, #128	; 0x80
1000d83e:	425b      	negs	r3, r3
1000d840:	469a      	mov	sl, r3
1000d842:	0424      	lsls	r4, r4, #16
1000d844:	4327      	orrs	r7, r4
1000d846:	4653      	mov	r3, sl
1000d848:	2b38      	cmp	r3, #56	; 0x38
1000d84a:	dd00      	ble.n	1000d84e <__aeabi_dsub+0x582>
1000d84c:	e08e      	b.n	1000d96c <__aeabi_dsub+0x6a0>
1000d84e:	2b1f      	cmp	r3, #31
1000d850:	dd00      	ble.n	1000d854 <__aeabi_dsub+0x588>
1000d852:	e09d      	b.n	1000d990 <__aeabi_dsub+0x6c4>
1000d854:	2420      	movs	r4, #32
1000d856:	1ae3      	subs	r3, r4, r3
1000d858:	469b      	mov	fp, r3
1000d85a:	1c3b      	adds	r3, r7, #0
1000d85c:	4659      	mov	r1, fp
1000d85e:	408b      	lsls	r3, r1
1000d860:	4651      	mov	r1, sl
1000d862:	4699      	mov	r9, r3
1000d864:	1c2b      	adds	r3, r5, #0
1000d866:	40cb      	lsrs	r3, r1
1000d868:	469c      	mov	ip, r3
1000d86a:	464b      	mov	r3, r9
1000d86c:	4664      	mov	r4, ip
1000d86e:	4323      	orrs	r3, r4
1000d870:	469c      	mov	ip, r3
1000d872:	465b      	mov	r3, fp
1000d874:	409d      	lsls	r5, r3
1000d876:	4663      	mov	r3, ip
1000d878:	1e6c      	subs	r4, r5, #1
1000d87a:	41a5      	sbcs	r5, r4
1000d87c:	40cf      	lsrs	r7, r1
1000d87e:	431d      	orrs	r5, r3
1000d880:	9b01      	ldr	r3, [sp, #4]
1000d882:	18bf      	adds	r7, r7, r2
1000d884:	469c      	mov	ip, r3
1000d886:	4465      	add	r5, ip
1000d888:	429d      	cmp	r5, r3
1000d88a:	4192      	sbcs	r2, r2
1000d88c:	4252      	negs	r2, r2
1000d88e:	18bf      	adds	r7, r7, r2
1000d890:	1c04      	adds	r4, r0, #0
1000d892:	e613      	b.n	1000d4bc <__aeabi_dsub+0x1f0>
1000d894:	1c10      	adds	r0, r2, #0
1000d896:	9901      	ldr	r1, [sp, #4]
1000d898:	4308      	orrs	r0, r1
1000d89a:	d100      	bne.n	1000d89e <__aeabi_dsub+0x5d2>
1000d89c:	e548      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d89e:	1a68      	subs	r0, r5, r1
1000d8a0:	4684      	mov	ip, r0
1000d8a2:	4285      	cmp	r5, r0
1000d8a4:	4180      	sbcs	r0, r0
1000d8a6:	1abe      	subs	r6, r7, r2
1000d8a8:	4240      	negs	r0, r0
1000d8aa:	1a30      	subs	r0, r6, r0
1000d8ac:	0206      	lsls	r6, r0, #8
1000d8ae:	d400      	bmi.n	1000d8b2 <__aeabi_dsub+0x5e6>
1000d8b0:	e647      	b.n	1000d542 <__aeabi_dsub+0x276>
1000d8b2:	468c      	mov	ip, r1
1000d8b4:	1b4d      	subs	r5, r1, r5
1000d8b6:	45ac      	cmp	ip, r5
1000d8b8:	4189      	sbcs	r1, r1
1000d8ba:	1bd2      	subs	r2, r2, r7
1000d8bc:	4249      	negs	r1, r1
1000d8be:	1a57      	subs	r7, r2, r1
1000d8c0:	4698      	mov	r8, r3
1000d8c2:	e535      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d8c4:	1c10      	adds	r0, r2, #0
1000d8c6:	9901      	ldr	r1, [sp, #4]
1000d8c8:	4308      	orrs	r0, r1
1000d8ca:	d034      	beq.n	1000d936 <__aeabi_dsub+0x66a>
1000d8cc:	2480      	movs	r4, #128	; 0x80
1000d8ce:	0778      	lsls	r0, r7, #29
1000d8d0:	08ed      	lsrs	r5, r5, #3
1000d8d2:	08ff      	lsrs	r7, r7, #3
1000d8d4:	0324      	lsls	r4, r4, #12
1000d8d6:	4328      	orrs	r0, r5
1000d8d8:	4227      	tst	r7, r4
1000d8da:	d008      	beq.n	1000d8ee <__aeabi_dsub+0x622>
1000d8dc:	08d6      	lsrs	r6, r2, #3
1000d8de:	4226      	tst	r6, r4
1000d8e0:	d105      	bne.n	1000d8ee <__aeabi_dsub+0x622>
1000d8e2:	08c9      	lsrs	r1, r1, #3
1000d8e4:	0752      	lsls	r2, r2, #29
1000d8e6:	430a      	orrs	r2, r1
1000d8e8:	1c10      	adds	r0, r2, #0
1000d8ea:	1c37      	adds	r7, r6, #0
1000d8ec:	4698      	mov	r8, r3
1000d8ee:	00ff      	lsls	r7, r7, #3
1000d8f0:	0f42      	lsrs	r2, r0, #29
1000d8f2:	4317      	orrs	r7, r2
1000d8f4:	00c5      	lsls	r5, r0, #3
1000d8f6:	4c24      	ldr	r4, [pc, #144]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d8f8:	e51a      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d8fa:	4c23      	ldr	r4, [pc, #140]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d8fc:	42a0      	cmp	r0, r4
1000d8fe:	d1a2      	bne.n	1000d846 <__aeabi_dsub+0x57a>
1000d900:	1c17      	adds	r7, r2, #0
1000d902:	9d01      	ldr	r5, [sp, #4]
1000d904:	1c04      	adds	r4, r0, #0
1000d906:	e513      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d908:	2b00      	cmp	r3, #0
1000d90a:	d035      	beq.n	1000d978 <__aeabi_dsub+0x6ac>
1000d90c:	1c13      	adds	r3, r2, #0
1000d90e:	9901      	ldr	r1, [sp, #4]
1000d910:	430b      	orrs	r3, r1
1000d912:	d010      	beq.n	1000d936 <__aeabi_dsub+0x66a>
1000d914:	2480      	movs	r4, #128	; 0x80
1000d916:	0778      	lsls	r0, r7, #29
1000d918:	08ed      	lsrs	r5, r5, #3
1000d91a:	08ff      	lsrs	r7, r7, #3
1000d91c:	0324      	lsls	r4, r4, #12
1000d91e:	4328      	orrs	r0, r5
1000d920:	4227      	tst	r7, r4
1000d922:	d0e4      	beq.n	1000d8ee <__aeabi_dsub+0x622>
1000d924:	08d3      	lsrs	r3, r2, #3
1000d926:	4223      	tst	r3, r4
1000d928:	d1e1      	bne.n	1000d8ee <__aeabi_dsub+0x622>
1000d92a:	08c9      	lsrs	r1, r1, #3
1000d92c:	0752      	lsls	r2, r2, #29
1000d92e:	430a      	orrs	r2, r1
1000d930:	1c10      	adds	r0, r2, #0
1000d932:	1c1f      	adds	r7, r3, #0
1000d934:	e7db      	b.n	1000d8ee <__aeabi_dsub+0x622>
1000d936:	4c14      	ldr	r4, [pc, #80]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d938:	e4fa      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d93a:	2200      	movs	r2, #0
1000d93c:	e73f      	b.n	1000d7be <__aeabi_dsub+0x4f2>
1000d93e:	464c      	mov	r4, r9
1000d940:	1c3e      	adds	r6, r7, #0
1000d942:	3c20      	subs	r4, #32
1000d944:	40e6      	lsrs	r6, r4
1000d946:	4649      	mov	r1, r9
1000d948:	1c34      	adds	r4, r6, #0
1000d94a:	2920      	cmp	r1, #32
1000d94c:	d032      	beq.n	1000d9b4 <__aeabi_dsub+0x6e8>
1000d94e:	2640      	movs	r6, #64	; 0x40
1000d950:	1a76      	subs	r6, r6, r1
1000d952:	40b7      	lsls	r7, r6
1000d954:	433d      	orrs	r5, r7
1000d956:	1e6f      	subs	r7, r5, #1
1000d958:	41bd      	sbcs	r5, r7
1000d95a:	2700      	movs	r7, #0
1000d95c:	4325      	orrs	r5, r4
1000d95e:	e6a8      	b.n	1000d6b2 <__aeabi_dsub+0x3e6>
1000d960:	2780      	movs	r7, #128	; 0x80
1000d962:	2600      	movs	r6, #0
1000d964:	03ff      	lsls	r7, r7, #15
1000d966:	4c08      	ldr	r4, [pc, #32]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d968:	2500      	movs	r5, #0
1000d96a:	e57c      	b.n	1000d466 <__aeabi_dsub+0x19a>
1000d96c:	433d      	orrs	r5, r7
1000d96e:	1e6f      	subs	r7, r5, #1
1000d970:	41bd      	sbcs	r5, r7
1000d972:	2700      	movs	r7, #0
1000d974:	b2ed      	uxtb	r5, r5
1000d976:	e783      	b.n	1000d880 <__aeabi_dsub+0x5b4>
1000d978:	1c17      	adds	r7, r2, #0
1000d97a:	9d01      	ldr	r5, [sp, #4]
1000d97c:	4c02      	ldr	r4, [pc, #8]	; (1000d988 <__aeabi_dsub+0x6bc>)
1000d97e:	e4d7      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d980:	1c17      	adds	r7, r2, #0
1000d982:	9d01      	ldr	r5, [sp, #4]
1000d984:	e4d4      	b.n	1000d330 <__aeabi_dsub+0x64>
1000d986:	46c0      	nop			; (mov r8, r8)
1000d988:	000007ff 	.word	0x000007ff
1000d98c:	ff7fffff 	.word	0xff7fffff
1000d990:	4654      	mov	r4, sl
1000d992:	1c3b      	adds	r3, r7, #0
1000d994:	3c20      	subs	r4, #32
1000d996:	40e3      	lsrs	r3, r4
1000d998:	1c1c      	adds	r4, r3, #0
1000d99a:	4653      	mov	r3, sl
1000d99c:	2b20      	cmp	r3, #32
1000d99e:	d00d      	beq.n	1000d9bc <__aeabi_dsub+0x6f0>
1000d9a0:	2340      	movs	r3, #64	; 0x40
1000d9a2:	4651      	mov	r1, sl
1000d9a4:	1a5b      	subs	r3, r3, r1
1000d9a6:	409f      	lsls	r7, r3
1000d9a8:	433d      	orrs	r5, r7
1000d9aa:	1e6f      	subs	r7, r5, #1
1000d9ac:	41bd      	sbcs	r5, r7
1000d9ae:	2700      	movs	r7, #0
1000d9b0:	4325      	orrs	r5, r4
1000d9b2:	e765      	b.n	1000d880 <__aeabi_dsub+0x5b4>
1000d9b4:	2700      	movs	r7, #0
1000d9b6:	e7cd      	b.n	1000d954 <__aeabi_dsub+0x688>
1000d9b8:	1c0d      	adds	r5, r1, #0
1000d9ba:	e5c8      	b.n	1000d54e <__aeabi_dsub+0x282>
1000d9bc:	2700      	movs	r7, #0
1000d9be:	e7f3      	b.n	1000d9a8 <__aeabi_dsub+0x6dc>

1000d9c0 <__aeabi_f2d>:
1000d9c0:	0042      	lsls	r2, r0, #1
1000d9c2:	0e12      	lsrs	r2, r2, #24
1000d9c4:	1c51      	adds	r1, r2, #1
1000d9c6:	b538      	push	{r3, r4, r5, lr}
1000d9c8:	b2c9      	uxtb	r1, r1
1000d9ca:	0243      	lsls	r3, r0, #9
1000d9cc:	0a5d      	lsrs	r5, r3, #9
1000d9ce:	0fc4      	lsrs	r4, r0, #31
1000d9d0:	2901      	cmp	r1, #1
1000d9d2:	dd15      	ble.n	1000da00 <__aeabi_f2d+0x40>
1000d9d4:	21e0      	movs	r1, #224	; 0xe0
1000d9d6:	0089      	lsls	r1, r1, #2
1000d9d8:	468c      	mov	ip, r1
1000d9da:	076d      	lsls	r5, r5, #29
1000d9dc:	0b1b      	lsrs	r3, r3, #12
1000d9de:	4462      	add	r2, ip
1000d9e0:	2100      	movs	r1, #0
1000d9e2:	1c28      	adds	r0, r5, #0
1000d9e4:	0d0d      	lsrs	r5, r1, #20
1000d9e6:	052d      	lsls	r5, r5, #20
1000d9e8:	432b      	orrs	r3, r5
1000d9ea:	4d1c      	ldr	r5, [pc, #112]	; (1000da5c <__aeabi_f2d+0x9c>)
1000d9ec:	0552      	lsls	r2, r2, #21
1000d9ee:	402b      	ands	r3, r5
1000d9f0:	0852      	lsrs	r2, r2, #1
1000d9f2:	4313      	orrs	r3, r2
1000d9f4:	005b      	lsls	r3, r3, #1
1000d9f6:	07e4      	lsls	r4, r4, #31
1000d9f8:	085b      	lsrs	r3, r3, #1
1000d9fa:	4323      	orrs	r3, r4
1000d9fc:	1c19      	adds	r1, r3, #0
1000d9fe:	bd38      	pop	{r3, r4, r5, pc}
1000da00:	2a00      	cmp	r2, #0
1000da02:	d115      	bne.n	1000da30 <__aeabi_f2d+0x70>
1000da04:	2d00      	cmp	r5, #0
1000da06:	d01f      	beq.n	1000da48 <__aeabi_f2d+0x88>
1000da08:	1c28      	adds	r0, r5, #0
1000da0a:	f000 f8bd 	bl	1000db88 <__clzsi2>
1000da0e:	280a      	cmp	r0, #10
1000da10:	dc1d      	bgt.n	1000da4e <__aeabi_f2d+0x8e>
1000da12:	230b      	movs	r3, #11
1000da14:	1c2a      	adds	r2, r5, #0
1000da16:	1a1b      	subs	r3, r3, r0
1000da18:	40da      	lsrs	r2, r3
1000da1a:	1c13      	adds	r3, r2, #0
1000da1c:	1c02      	adds	r2, r0, #0
1000da1e:	3215      	adds	r2, #21
1000da20:	4095      	lsls	r5, r2
1000da22:	4a0f      	ldr	r2, [pc, #60]	; (1000da60 <__aeabi_f2d+0xa0>)
1000da24:	031b      	lsls	r3, r3, #12
1000da26:	1a12      	subs	r2, r2, r0
1000da28:	0552      	lsls	r2, r2, #21
1000da2a:	0b1b      	lsrs	r3, r3, #12
1000da2c:	0d52      	lsrs	r2, r2, #21
1000da2e:	e7d7      	b.n	1000d9e0 <__aeabi_f2d+0x20>
1000da30:	2d00      	cmp	r5, #0
1000da32:	d006      	beq.n	1000da42 <__aeabi_f2d+0x82>
1000da34:	2280      	movs	r2, #128	; 0x80
1000da36:	0b1b      	lsrs	r3, r3, #12
1000da38:	0312      	lsls	r2, r2, #12
1000da3a:	4313      	orrs	r3, r2
1000da3c:	076d      	lsls	r5, r5, #29
1000da3e:	4a09      	ldr	r2, [pc, #36]	; (1000da64 <__aeabi_f2d+0xa4>)
1000da40:	e7ce      	b.n	1000d9e0 <__aeabi_f2d+0x20>
1000da42:	4a08      	ldr	r2, [pc, #32]	; (1000da64 <__aeabi_f2d+0xa4>)
1000da44:	2300      	movs	r3, #0
1000da46:	e7cb      	b.n	1000d9e0 <__aeabi_f2d+0x20>
1000da48:	2200      	movs	r2, #0
1000da4a:	2300      	movs	r3, #0
1000da4c:	e7c8      	b.n	1000d9e0 <__aeabi_f2d+0x20>
1000da4e:	1c03      	adds	r3, r0, #0
1000da50:	3b0b      	subs	r3, #11
1000da52:	409d      	lsls	r5, r3
1000da54:	1c2b      	adds	r3, r5, #0
1000da56:	2500      	movs	r5, #0
1000da58:	e7e3      	b.n	1000da22 <__aeabi_f2d+0x62>
1000da5a:	46c0      	nop			; (mov r8, r8)
1000da5c:	800fffff 	.word	0x800fffff
1000da60:	00000389 	.word	0x00000389
1000da64:	000007ff 	.word	0x000007ff

1000da68 <__aeabi_d2f>:
1000da68:	b570      	push	{r4, r5, r6, lr}
1000da6a:	030b      	lsls	r3, r1, #12
1000da6c:	004d      	lsls	r5, r1, #1
1000da6e:	0f44      	lsrs	r4, r0, #29
1000da70:	0d6d      	lsrs	r5, r5, #21
1000da72:	0a5b      	lsrs	r3, r3, #9
1000da74:	4323      	orrs	r3, r4
1000da76:	1c6c      	adds	r4, r5, #1
1000da78:	0564      	lsls	r4, r4, #21
1000da7a:	0fc9      	lsrs	r1, r1, #31
1000da7c:	00c2      	lsls	r2, r0, #3
1000da7e:	0d64      	lsrs	r4, r4, #21
1000da80:	2c01      	cmp	r4, #1
1000da82:	dd2a      	ble.n	1000dada <__aeabi_d2f+0x72>
1000da84:	4c3b      	ldr	r4, [pc, #236]	; (1000db74 <__aeabi_d2f+0x10c>)
1000da86:	192c      	adds	r4, r5, r4
1000da88:	2cfe      	cmp	r4, #254	; 0xfe
1000da8a:	dc1a      	bgt.n	1000dac2 <__aeabi_d2f+0x5a>
1000da8c:	2c00      	cmp	r4, #0
1000da8e:	dd35      	ble.n	1000dafc <__aeabi_d2f+0x94>
1000da90:	0180      	lsls	r0, r0, #6
1000da92:	1e45      	subs	r5, r0, #1
1000da94:	41a8      	sbcs	r0, r5
1000da96:	00db      	lsls	r3, r3, #3
1000da98:	4303      	orrs	r3, r0
1000da9a:	0f52      	lsrs	r2, r2, #29
1000da9c:	4313      	orrs	r3, r2
1000da9e:	075a      	lsls	r2, r3, #29
1000daa0:	d004      	beq.n	1000daac <__aeabi_d2f+0x44>
1000daa2:	220f      	movs	r2, #15
1000daa4:	401a      	ands	r2, r3
1000daa6:	2a04      	cmp	r2, #4
1000daa8:	d000      	beq.n	1000daac <__aeabi_d2f+0x44>
1000daaa:	3304      	adds	r3, #4
1000daac:	2280      	movs	r2, #128	; 0x80
1000daae:	04d2      	lsls	r2, r2, #19
1000dab0:	401a      	ands	r2, r3
1000dab2:	d027      	beq.n	1000db04 <__aeabi_d2f+0x9c>
1000dab4:	3401      	adds	r4, #1
1000dab6:	2cff      	cmp	r4, #255	; 0xff
1000dab8:	d003      	beq.n	1000dac2 <__aeabi_d2f+0x5a>
1000daba:	019b      	lsls	r3, r3, #6
1000dabc:	0a5b      	lsrs	r3, r3, #9
1000dabe:	b2e4      	uxtb	r4, r4
1000dac0:	e001      	b.n	1000dac6 <__aeabi_d2f+0x5e>
1000dac2:	24ff      	movs	r4, #255	; 0xff
1000dac4:	2300      	movs	r3, #0
1000dac6:	025b      	lsls	r3, r3, #9
1000dac8:	05e4      	lsls	r4, r4, #23
1000daca:	0a5b      	lsrs	r3, r3, #9
1000dacc:	4323      	orrs	r3, r4
1000dace:	005b      	lsls	r3, r3, #1
1000dad0:	07c9      	lsls	r1, r1, #31
1000dad2:	085b      	lsrs	r3, r3, #1
1000dad4:	430b      	orrs	r3, r1
1000dad6:	1c18      	adds	r0, r3, #0
1000dad8:	bd70      	pop	{r4, r5, r6, pc}
1000dada:	2d00      	cmp	r5, #0
1000dadc:	d106      	bne.n	1000daec <__aeabi_d2f+0x84>
1000dade:	4313      	orrs	r3, r2
1000dae0:	d10e      	bne.n	1000db00 <__aeabi_d2f+0x98>
1000dae2:	2400      	movs	r4, #0
1000dae4:	025b      	lsls	r3, r3, #9
1000dae6:	0a5b      	lsrs	r3, r3, #9
1000dae8:	b2e4      	uxtb	r4, r4
1000daea:	e7ec      	b.n	1000dac6 <__aeabi_d2f+0x5e>
1000daec:	431a      	orrs	r2, r3
1000daee:	d0e8      	beq.n	1000dac2 <__aeabi_d2f+0x5a>
1000daf0:	2080      	movs	r0, #128	; 0x80
1000daf2:	00db      	lsls	r3, r3, #3
1000daf4:	0480      	lsls	r0, r0, #18
1000daf6:	4303      	orrs	r3, r0
1000daf8:	24ff      	movs	r4, #255	; 0xff
1000dafa:	e7d0      	b.n	1000da9e <__aeabi_d2f+0x36>
1000dafc:	3417      	adds	r4, #23
1000dafe:	da0c      	bge.n	1000db1a <__aeabi_d2f+0xb2>
1000db00:	2305      	movs	r3, #5
1000db02:	2400      	movs	r4, #0
1000db04:	08db      	lsrs	r3, r3, #3
1000db06:	2cff      	cmp	r4, #255	; 0xff
1000db08:	d1ec      	bne.n	1000dae4 <__aeabi_d2f+0x7c>
1000db0a:	2b00      	cmp	r3, #0
1000db0c:	d02d      	beq.n	1000db6a <__aeabi_d2f+0x102>
1000db0e:	2280      	movs	r2, #128	; 0x80
1000db10:	03d2      	lsls	r2, r2, #15
1000db12:	4313      	orrs	r3, r2
1000db14:	025b      	lsls	r3, r3, #9
1000db16:	0a5b      	lsrs	r3, r3, #9
1000db18:	e7d5      	b.n	1000dac6 <__aeabi_d2f+0x5e>
1000db1a:	2480      	movs	r4, #128	; 0x80
1000db1c:	4816      	ldr	r0, [pc, #88]	; (1000db78 <__aeabi_d2f+0x110>)
1000db1e:	0424      	lsls	r4, r4, #16
1000db20:	4323      	orrs	r3, r4
1000db22:	1b40      	subs	r0, r0, r5
1000db24:	281f      	cmp	r0, #31
1000db26:	dc0d      	bgt.n	1000db44 <__aeabi_d2f+0xdc>
1000db28:	4c14      	ldr	r4, [pc, #80]	; (1000db7c <__aeabi_d2f+0x114>)
1000db2a:	46a4      	mov	ip, r4
1000db2c:	4465      	add	r5, ip
1000db2e:	40ab      	lsls	r3, r5
1000db30:	1c1c      	adds	r4, r3, #0
1000db32:	1c13      	adds	r3, r2, #0
1000db34:	40ab      	lsls	r3, r5
1000db36:	1e5d      	subs	r5, r3, #1
1000db38:	41ab      	sbcs	r3, r5
1000db3a:	40c2      	lsrs	r2, r0
1000db3c:	4323      	orrs	r3, r4
1000db3e:	4313      	orrs	r3, r2
1000db40:	2400      	movs	r4, #0
1000db42:	e7ac      	b.n	1000da9e <__aeabi_d2f+0x36>
1000db44:	1c1e      	adds	r6, r3, #0
1000db46:	4c0e      	ldr	r4, [pc, #56]	; (1000db80 <__aeabi_d2f+0x118>)
1000db48:	1b64      	subs	r4, r4, r5
1000db4a:	40e6      	lsrs	r6, r4
1000db4c:	1c34      	adds	r4, r6, #0
1000db4e:	2820      	cmp	r0, #32
1000db50:	d00d      	beq.n	1000db6e <__aeabi_d2f+0x106>
1000db52:	480c      	ldr	r0, [pc, #48]	; (1000db84 <__aeabi_d2f+0x11c>)
1000db54:	4684      	mov	ip, r0
1000db56:	4465      	add	r5, ip
1000db58:	40ab      	lsls	r3, r5
1000db5a:	1c1d      	adds	r5, r3, #0
1000db5c:	432a      	orrs	r2, r5
1000db5e:	1e53      	subs	r3, r2, #1
1000db60:	419a      	sbcs	r2, r3
1000db62:	1c13      	adds	r3, r2, #0
1000db64:	4323      	orrs	r3, r4
1000db66:	2400      	movs	r4, #0
1000db68:	e799      	b.n	1000da9e <__aeabi_d2f+0x36>
1000db6a:	2300      	movs	r3, #0
1000db6c:	e7ab      	b.n	1000dac6 <__aeabi_d2f+0x5e>
1000db6e:	2500      	movs	r5, #0
1000db70:	e7f4      	b.n	1000db5c <__aeabi_d2f+0xf4>
1000db72:	46c0      	nop			; (mov r8, r8)
1000db74:	fffffc80 	.word	0xfffffc80
1000db78:	0000039e 	.word	0x0000039e
1000db7c:	fffffc82 	.word	0xfffffc82
1000db80:	0000037e 	.word	0x0000037e
1000db84:	fffffca2 	.word	0xfffffca2

1000db88 <__clzsi2>:
1000db88:	211c      	movs	r1, #28
1000db8a:	2301      	movs	r3, #1
1000db8c:	041b      	lsls	r3, r3, #16
1000db8e:	4298      	cmp	r0, r3
1000db90:	d301      	bcc.n	1000db96 <__clzsi2+0xe>
1000db92:	0c00      	lsrs	r0, r0, #16
1000db94:	3910      	subs	r1, #16
1000db96:	0a1b      	lsrs	r3, r3, #8
1000db98:	4298      	cmp	r0, r3
1000db9a:	d301      	bcc.n	1000dba0 <__clzsi2+0x18>
1000db9c:	0a00      	lsrs	r0, r0, #8
1000db9e:	3908      	subs	r1, #8
1000dba0:	091b      	lsrs	r3, r3, #4
1000dba2:	4298      	cmp	r0, r3
1000dba4:	d301      	bcc.n	1000dbaa <__clzsi2+0x22>
1000dba6:	0900      	lsrs	r0, r0, #4
1000dba8:	3904      	subs	r1, #4
1000dbaa:	a202      	add	r2, pc, #8	; (adr r2, 1000dbb4 <__clzsi2+0x2c>)
1000dbac:	5c10      	ldrb	r0, [r2, r0]
1000dbae:	1840      	adds	r0, r0, r1
1000dbb0:	4770      	bx	lr
1000dbb2:	46c0      	nop			; (mov r8, r8)
1000dbb4:	02020304 	.word	0x02020304
1000dbb8:	01010101 	.word	0x01010101
	...

1000dbc4 <gcvt>:
1000dbc4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000dbc6:	1c1c      	adds	r4, r3, #0
1000dbc8:	b085      	sub	sp, #20
1000dbca:	2300      	movs	r3, #0
1000dbcc:	1c15      	adds	r5, r2, #0
1000dbce:	2200      	movs	r2, #0
1000dbd0:	1c06      	adds	r6, r0, #0
1000dbd2:	1c0f      	adds	r7, r1, #0
1000dbd4:	f7fd fba6 	bl	1000b324 <__aeabi_dcmplt>
1000dbd8:	1c23      	adds	r3, r4, #0
1000dbda:	2800      	cmp	r0, #0
1000dbdc:	d003      	beq.n	1000dbe6 <gcvt+0x22>
1000dbde:	232d      	movs	r3, #45	; 0x2d
1000dbe0:	3d01      	subs	r5, #1
1000dbe2:	7023      	strb	r3, [r4, #0]
1000dbe4:	1c63      	adds	r3, r4, #1
1000dbe6:	9301      	str	r3, [sp, #4]
1000dbe8:	2367      	movs	r3, #103	; 0x67
1000dbea:	9302      	str	r3, [sp, #8]
1000dbec:	2300      	movs	r3, #0
1000dbee:	9303      	str	r3, [sp, #12]
1000dbf0:	4b05      	ldr	r3, [pc, #20]	; (1000dc08 <gcvt+0x44>)
1000dbf2:	9500      	str	r5, [sp, #0]
1000dbf4:	6818      	ldr	r0, [r3, #0]
1000dbf6:	1c32      	adds	r2, r6, #0
1000dbf8:	1c3b      	adds	r3, r7, #0
1000dbfa:	f000 f97d 	bl	1000def8 <_gcvt>
1000dbfe:	2800      	cmp	r0, #0
1000dc00:	d000      	beq.n	1000dc04 <gcvt+0x40>
1000dc02:	1c20      	adds	r0, r4, #0
1000dc04:	b005      	add	sp, #20
1000dc06:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dc08:	10010b28 	.word	0x10010b28

1000dc0c <__errno>:
1000dc0c:	4b01      	ldr	r3, [pc, #4]	; (1000dc14 <__errno+0x8>)
1000dc0e:	6818      	ldr	r0, [r3, #0]
1000dc10:	4770      	bx	lr
1000dc12:	46c0      	nop			; (mov r8, r8)
1000dc14:	10010b28 	.word	0x10010b28

1000dc18 <__libc_init_array>:
1000dc18:	4b0e      	ldr	r3, [pc, #56]	; (1000dc54 <__libc_init_array+0x3c>)
1000dc1a:	b570      	push	{r4, r5, r6, lr}
1000dc1c:	2500      	movs	r5, #0
1000dc1e:	1c1e      	adds	r6, r3, #0
1000dc20:	4c0d      	ldr	r4, [pc, #52]	; (1000dc58 <__libc_init_array+0x40>)
1000dc22:	1ae4      	subs	r4, r4, r3
1000dc24:	10a4      	asrs	r4, r4, #2
1000dc26:	42a5      	cmp	r5, r4
1000dc28:	d004      	beq.n	1000dc34 <__libc_init_array+0x1c>
1000dc2a:	00ab      	lsls	r3, r5, #2
1000dc2c:	58f3      	ldr	r3, [r6, r3]
1000dc2e:	4798      	blx	r3
1000dc30:	3501      	adds	r5, #1
1000dc32:	e7f8      	b.n	1000dc26 <__libc_init_array+0xe>
1000dc34:	f002 ff30 	bl	10010a98 <_init>
1000dc38:	4b08      	ldr	r3, [pc, #32]	; (1000dc5c <__libc_init_array+0x44>)
1000dc3a:	2500      	movs	r5, #0
1000dc3c:	1c1e      	adds	r6, r3, #0
1000dc3e:	4c08      	ldr	r4, [pc, #32]	; (1000dc60 <__libc_init_array+0x48>)
1000dc40:	1ae4      	subs	r4, r4, r3
1000dc42:	10a4      	asrs	r4, r4, #2
1000dc44:	42a5      	cmp	r5, r4
1000dc46:	d004      	beq.n	1000dc52 <__libc_init_array+0x3a>
1000dc48:	00ab      	lsls	r3, r5, #2
1000dc4a:	58f3      	ldr	r3, [r6, r3]
1000dc4c:	4798      	blx	r3
1000dc4e:	3501      	adds	r5, #1
1000dc50:	e7f8      	b.n	1000dc44 <__libc_init_array+0x2c>
1000dc52:	bd70      	pop	{r4, r5, r6, pc}
1000dc54:	10010aa4 	.word	0x10010aa4
1000dc58:	10010aa4 	.word	0x10010aa4
1000dc5c:	10010aa4 	.word	0x10010aa4
1000dc60:	10010aa8 	.word	0x10010aa8

1000dc64 <memcpy>:
1000dc64:	2300      	movs	r3, #0
1000dc66:	b510      	push	{r4, lr}
1000dc68:	4293      	cmp	r3, r2
1000dc6a:	d003      	beq.n	1000dc74 <memcpy+0x10>
1000dc6c:	5ccc      	ldrb	r4, [r1, r3]
1000dc6e:	54c4      	strb	r4, [r0, r3]
1000dc70:	3301      	adds	r3, #1
1000dc72:	e7f9      	b.n	1000dc68 <memcpy+0x4>
1000dc74:	bd10      	pop	{r4, pc}

1000dc76 <memset>:
1000dc76:	1c03      	adds	r3, r0, #0
1000dc78:	1882      	adds	r2, r0, r2
1000dc7a:	4293      	cmp	r3, r2
1000dc7c:	d002      	beq.n	1000dc84 <memset+0xe>
1000dc7e:	7019      	strb	r1, [r3, #0]
1000dc80:	3301      	adds	r3, #1
1000dc82:	e7fa      	b.n	1000dc7a <memset+0x4>
1000dc84:	4770      	bx	lr
	...

1000dc88 <iprintf>:
1000dc88:	b40f      	push	{r0, r1, r2, r3}
1000dc8a:	4b0b      	ldr	r3, [pc, #44]	; (1000dcb8 <iprintf+0x30>)
1000dc8c:	b513      	push	{r0, r1, r4, lr}
1000dc8e:	681c      	ldr	r4, [r3, #0]
1000dc90:	2c00      	cmp	r4, #0
1000dc92:	d005      	beq.n	1000dca0 <iprintf+0x18>
1000dc94:	69a3      	ldr	r3, [r4, #24]
1000dc96:	2b00      	cmp	r3, #0
1000dc98:	d102      	bne.n	1000dca0 <iprintf+0x18>
1000dc9a:	1c20      	adds	r0, r4, #0
1000dc9c:	f000 faea 	bl	1000e274 <__sinit>
1000dca0:	ab05      	add	r3, sp, #20
1000dca2:	1c20      	adds	r0, r4, #0
1000dca4:	68a1      	ldr	r1, [r4, #8]
1000dca6:	9a04      	ldr	r2, [sp, #16]
1000dca8:	9301      	str	r3, [sp, #4]
1000dcaa:	f000 ff59 	bl	1000eb60 <_vfiprintf_r>
1000dcae:	bc16      	pop	{r1, r2, r4}
1000dcb0:	bc08      	pop	{r3}
1000dcb2:	b004      	add	sp, #16
1000dcb4:	4718      	bx	r3
1000dcb6:	46c0      	nop			; (mov r8, r8)
1000dcb8:	10010b28 	.word	0x10010b28

1000dcbc <putchar>:
1000dcbc:	b538      	push	{r3, r4, r5, lr}
1000dcbe:	4b08      	ldr	r3, [pc, #32]	; (1000dce0 <putchar+0x24>)
1000dcc0:	1c05      	adds	r5, r0, #0
1000dcc2:	681c      	ldr	r4, [r3, #0]
1000dcc4:	2c00      	cmp	r4, #0
1000dcc6:	d005      	beq.n	1000dcd4 <putchar+0x18>
1000dcc8:	69a3      	ldr	r3, [r4, #24]
1000dcca:	2b00      	cmp	r3, #0
1000dccc:	d102      	bne.n	1000dcd4 <putchar+0x18>
1000dcce:	1c20      	adds	r0, r4, #0
1000dcd0:	f000 fad0 	bl	1000e274 <__sinit>
1000dcd4:	1c29      	adds	r1, r5, #0
1000dcd6:	1c20      	adds	r0, r4, #0
1000dcd8:	68a2      	ldr	r2, [r4, #8]
1000dcda:	f001 f9d7 	bl	1000f08c <_putc_r>
1000dcde:	bd38      	pop	{r3, r4, r5, pc}
1000dce0:	10010b28 	.word	0x10010b28

1000dce4 <setbuf>:
1000dce4:	b508      	push	{r3, lr}
1000dce6:	424a      	negs	r2, r1
1000dce8:	414a      	adcs	r2, r1
1000dcea:	2380      	movs	r3, #128	; 0x80
1000dcec:	0052      	lsls	r2, r2, #1
1000dcee:	00db      	lsls	r3, r3, #3
1000dcf0:	f000 f802 	bl	1000dcf8 <setvbuf>
1000dcf4:	bd08      	pop	{r3, pc}
	...

1000dcf8 <setvbuf>:
1000dcf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000dcfa:	1c1e      	adds	r6, r3, #0
1000dcfc:	4b3c      	ldr	r3, [pc, #240]	; (1000ddf0 <setvbuf+0xf8>)
1000dcfe:	1c04      	adds	r4, r0, #0
1000dd00:	681d      	ldr	r5, [r3, #0]
1000dd02:	1c0f      	adds	r7, r1, #0
1000dd04:	9201      	str	r2, [sp, #4]
1000dd06:	2d00      	cmp	r5, #0
1000dd08:	d005      	beq.n	1000dd16 <setvbuf+0x1e>
1000dd0a:	69ab      	ldr	r3, [r5, #24]
1000dd0c:	2b00      	cmp	r3, #0
1000dd0e:	d102      	bne.n	1000dd16 <setvbuf+0x1e>
1000dd10:	1c28      	adds	r0, r5, #0
1000dd12:	f000 faaf 	bl	1000e274 <__sinit>
1000dd16:	4b37      	ldr	r3, [pc, #220]	; (1000ddf4 <setvbuf+0xfc>)
1000dd18:	429c      	cmp	r4, r3
1000dd1a:	d101      	bne.n	1000dd20 <setvbuf+0x28>
1000dd1c:	686c      	ldr	r4, [r5, #4]
1000dd1e:	e008      	b.n	1000dd32 <setvbuf+0x3a>
1000dd20:	4b35      	ldr	r3, [pc, #212]	; (1000ddf8 <setvbuf+0x100>)
1000dd22:	429c      	cmp	r4, r3
1000dd24:	d101      	bne.n	1000dd2a <setvbuf+0x32>
1000dd26:	68ac      	ldr	r4, [r5, #8]
1000dd28:	e003      	b.n	1000dd32 <setvbuf+0x3a>
1000dd2a:	4b34      	ldr	r3, [pc, #208]	; (1000ddfc <setvbuf+0x104>)
1000dd2c:	429c      	cmp	r4, r3
1000dd2e:	d100      	bne.n	1000dd32 <setvbuf+0x3a>
1000dd30:	68ec      	ldr	r4, [r5, #12]
1000dd32:	9b01      	ldr	r3, [sp, #4]
1000dd34:	2b02      	cmp	r3, #2
1000dd36:	d858      	bhi.n	1000ddea <setvbuf+0xf2>
1000dd38:	2e00      	cmp	r6, #0
1000dd3a:	db56      	blt.n	1000ddea <setvbuf+0xf2>
1000dd3c:	1c28      	adds	r0, r5, #0
1000dd3e:	1c21      	adds	r1, r4, #0
1000dd40:	f000 fa2a 	bl	1000e198 <_fflush_r>
1000dd44:	2300      	movs	r3, #0
1000dd46:	6063      	str	r3, [r4, #4]
1000dd48:	61a3      	str	r3, [r4, #24]
1000dd4a:	89a3      	ldrh	r3, [r4, #12]
1000dd4c:	061b      	lsls	r3, r3, #24
1000dd4e:	d503      	bpl.n	1000dd58 <setvbuf+0x60>
1000dd50:	1c28      	adds	r0, r5, #0
1000dd52:	6921      	ldr	r1, [r4, #16]
1000dd54:	f000 fe3e 	bl	1000e9d4 <_free_r>
1000dd58:	2283      	movs	r2, #131	; 0x83
1000dd5a:	89a3      	ldrh	r3, [r4, #12]
1000dd5c:	4393      	bics	r3, r2
1000dd5e:	81a3      	strh	r3, [r4, #12]
1000dd60:	9b01      	ldr	r3, [sp, #4]
1000dd62:	2b02      	cmp	r3, #2
1000dd64:	d013      	beq.n	1000dd8e <setvbuf+0x96>
1000dd66:	2f00      	cmp	r7, #0
1000dd68:	d125      	bne.n	1000ddb6 <setvbuf+0xbe>
1000dd6a:	2e00      	cmp	r6, #0
1000dd6c:	d101      	bne.n	1000dd72 <setvbuf+0x7a>
1000dd6e:	2680      	movs	r6, #128	; 0x80
1000dd70:	00f6      	lsls	r6, r6, #3
1000dd72:	1c30      	adds	r0, r6, #0
1000dd74:	f000 fb10 	bl	1000e398 <malloc>
1000dd78:	1e07      	subs	r7, r0, #0
1000dd7a:	d118      	bne.n	1000ddae <setvbuf+0xb6>
1000dd7c:	2080      	movs	r0, #128	; 0x80
1000dd7e:	00c0      	lsls	r0, r0, #3
1000dd80:	f000 fb0a 	bl	1000e398 <malloc>
1000dd84:	1e07      	subs	r7, r0, #0
1000dd86:	d110      	bne.n	1000ddaa <setvbuf+0xb2>
1000dd88:	2001      	movs	r0, #1
1000dd8a:	4240      	negs	r0, r0
1000dd8c:	e000      	b.n	1000dd90 <setvbuf+0x98>
1000dd8e:	2000      	movs	r0, #0
1000dd90:	2202      	movs	r2, #2
1000dd92:	89a3      	ldrh	r3, [r4, #12]
1000dd94:	4313      	orrs	r3, r2
1000dd96:	81a3      	strh	r3, [r4, #12]
1000dd98:	2300      	movs	r3, #0
1000dd9a:	60a3      	str	r3, [r4, #8]
1000dd9c:	1c23      	adds	r3, r4, #0
1000dd9e:	3347      	adds	r3, #71	; 0x47
1000dda0:	6023      	str	r3, [r4, #0]
1000dda2:	6123      	str	r3, [r4, #16]
1000dda4:	2301      	movs	r3, #1
1000dda6:	6163      	str	r3, [r4, #20]
1000dda8:	e021      	b.n	1000ddee <setvbuf+0xf6>
1000ddaa:	2680      	movs	r6, #128	; 0x80
1000ddac:	00f6      	lsls	r6, r6, #3
1000ddae:	2280      	movs	r2, #128	; 0x80
1000ddb0:	89a3      	ldrh	r3, [r4, #12]
1000ddb2:	4313      	orrs	r3, r2
1000ddb4:	81a3      	strh	r3, [r4, #12]
1000ddb6:	9b01      	ldr	r3, [sp, #4]
1000ddb8:	2b01      	cmp	r3, #1
1000ddba:	d105      	bne.n	1000ddc8 <setvbuf+0xd0>
1000ddbc:	89a3      	ldrh	r3, [r4, #12]
1000ddbe:	9a01      	ldr	r2, [sp, #4]
1000ddc0:	431a      	orrs	r2, r3
1000ddc2:	4273      	negs	r3, r6
1000ddc4:	81a2      	strh	r2, [r4, #12]
1000ddc6:	61a3      	str	r3, [r4, #24]
1000ddc8:	4b0d      	ldr	r3, [pc, #52]	; (1000de00 <setvbuf+0x108>)
1000ddca:	2000      	movs	r0, #0
1000ddcc:	62ab      	str	r3, [r5, #40]	; 0x28
1000ddce:	89a2      	ldrh	r2, [r4, #12]
1000ddd0:	6027      	str	r7, [r4, #0]
1000ddd2:	6127      	str	r7, [r4, #16]
1000ddd4:	6166      	str	r6, [r4, #20]
1000ddd6:	0713      	lsls	r3, r2, #28
1000ddd8:	d509      	bpl.n	1000ddee <setvbuf+0xf6>
1000ddda:	2303      	movs	r3, #3
1000dddc:	401a      	ands	r2, r3
1000ddde:	4253      	negs	r3, r2
1000dde0:	4153      	adcs	r3, r2
1000dde2:	425b      	negs	r3, r3
1000dde4:	401e      	ands	r6, r3
1000dde6:	60a6      	str	r6, [r4, #8]
1000dde8:	e001      	b.n	1000ddee <setvbuf+0xf6>
1000ddea:	2001      	movs	r0, #1
1000ddec:	4240      	negs	r0, r0
1000ddee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1000ddf0:	10010b28 	.word	0x10010b28
1000ddf4:	100108f8 	.word	0x100108f8
1000ddf8:	10010918 	.word	0x10010918
1000ddfc:	10010938 	.word	0x10010938
1000de00:	1000e1f1 	.word	0x1000e1f1

1000de04 <print_e>:
1000de04:	b570      	push	{r4, r5, r6, lr}
1000de06:	b08a      	sub	sp, #40	; 0x28
1000de08:	1c0e      	adds	r6, r1, #0
1000de0a:	a90e      	add	r1, sp, #56	; 0x38
1000de0c:	c920      	ldmia	r1!, {r5}
1000de0e:	780c      	ldrb	r4, [r1, #0]
1000de10:	2102      	movs	r1, #2
1000de12:	9100      	str	r1, [sp, #0]
1000de14:	1c69      	adds	r1, r5, #1
1000de16:	9101      	str	r1, [sp, #4]
1000de18:	a909      	add	r1, sp, #36	; 0x24
1000de1a:	9102      	str	r1, [sp, #8]
1000de1c:	a907      	add	r1, sp, #28
1000de1e:	9103      	str	r1, [sp, #12]
1000de20:	a908      	add	r1, sp, #32
1000de22:	9104      	str	r1, [sp, #16]
1000de24:	f001 fb4e 	bl	1000f4c4 <_dtoa_r>
1000de28:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000de2a:	4b32      	ldr	r3, [pc, #200]	; (1000def4 <print_e+0xf0>)
1000de2c:	1c01      	adds	r1, r0, #0
1000de2e:	429a      	cmp	r2, r3
1000de30:	d103      	bne.n	1000de3a <print_e+0x36>
1000de32:	1c30      	adds	r0, r6, #0
1000de34:	f001 f9c4 	bl	1000f1c0 <strcpy>
1000de38:	e059      	b.n	1000deee <print_e+0xea>
1000de3a:	780b      	ldrb	r3, [r1, #0]
1000de3c:	3001      	adds	r0, #1
1000de3e:	7033      	strb	r3, [r6, #0]
1000de40:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000de42:	432b      	orrs	r3, r5
1000de44:	d102      	bne.n	1000de4c <print_e+0x48>
1000de46:	1c71      	adds	r1, r6, #1
1000de48:	1c1d      	adds	r5, r3, #0
1000de4a:	e009      	b.n	1000de60 <print_e+0x5c>
1000de4c:	232e      	movs	r3, #46	; 0x2e
1000de4e:	1cb1      	adds	r1, r6, #2
1000de50:	7073      	strb	r3, [r6, #1]
1000de52:	e005      	b.n	1000de60 <print_e+0x5c>
1000de54:	2d00      	cmp	r5, #0
1000de56:	dd06      	ble.n	1000de66 <print_e+0x62>
1000de58:	700b      	strb	r3, [r1, #0]
1000de5a:	3001      	adds	r0, #1
1000de5c:	3d01      	subs	r5, #1
1000de5e:	3101      	adds	r1, #1
1000de60:	7803      	ldrb	r3, [r0, #0]
1000de62:	2b00      	cmp	r3, #0
1000de64:	d1f6      	bne.n	1000de54 <print_e+0x50>
1000de66:	1c28      	adds	r0, r5, #0
1000de68:	1c0b      	adds	r3, r1, #0
1000de6a:	2c67      	cmp	r4, #103	; 0x67
1000de6c:	d00e      	beq.n	1000de8c <print_e+0x88>
1000de6e:	2c47      	cmp	r4, #71	; 0x47
1000de70:	d00e      	beq.n	1000de90 <print_e+0x8c>
1000de72:	1c0b      	adds	r3, r1, #0
1000de74:	2800      	cmp	r0, #0
1000de76:	dd04      	ble.n	1000de82 <print_e+0x7e>
1000de78:	2630      	movs	r6, #48	; 0x30
1000de7a:	3801      	subs	r0, #1
1000de7c:	701e      	strb	r6, [r3, #0]
1000de7e:	3301      	adds	r3, #1
1000de80:	e7f8      	b.n	1000de74 <print_e+0x70>
1000de82:	43eb      	mvns	r3, r5
1000de84:	17db      	asrs	r3, r3, #31
1000de86:	402b      	ands	r3, r5
1000de88:	18cb      	adds	r3, r1, r3
1000de8a:	e002      	b.n	1000de92 <print_e+0x8e>
1000de8c:	2465      	movs	r4, #101	; 0x65
1000de8e:	e000      	b.n	1000de92 <print_e+0x8e>
1000de90:	2445      	movs	r4, #69	; 0x45
1000de92:	3a01      	subs	r2, #1
1000de94:	1c9d      	adds	r5, r3, #2
1000de96:	701c      	strb	r4, [r3, #0]
1000de98:	9209      	str	r2, [sp, #36]	; 0x24
1000de9a:	1c2c      	adds	r4, r5, #0
1000de9c:	2a00      	cmp	r2, #0
1000de9e:	da04      	bge.n	1000deaa <print_e+0xa6>
1000dea0:	212d      	movs	r1, #45	; 0x2d
1000dea2:	4252      	negs	r2, r2
1000dea4:	7059      	strb	r1, [r3, #1]
1000dea6:	9209      	str	r2, [sp, #36]	; 0x24
1000dea8:	e001      	b.n	1000deae <print_e+0xaa>
1000deaa:	222b      	movs	r2, #43	; 0x2b
1000deac:	705a      	strb	r2, [r3, #1]
1000deae:	9e09      	ldr	r6, [sp, #36]	; 0x24
1000deb0:	2e63      	cmp	r6, #99	; 0x63
1000deb2:	dd0c      	ble.n	1000dece <print_e+0xca>
1000deb4:	1c30      	adds	r0, r6, #0
1000deb6:	2164      	movs	r1, #100	; 0x64
1000deb8:	f002 f9be 	bl	10010238 <__aeabi_idiv>
1000debc:	1c03      	adds	r3, r0, #0
1000debe:	3330      	adds	r3, #48	; 0x30
1000dec0:	702b      	strb	r3, [r5, #0]
1000dec2:	2364      	movs	r3, #100	; 0x64
1000dec4:	425b      	negs	r3, r3
1000dec6:	4358      	muls	r0, r3
1000dec8:	1830      	adds	r0, r6, r0
1000deca:	9009      	str	r0, [sp, #36]	; 0x24
1000decc:	1c6c      	adds	r4, r5, #1
1000dece:	9d09      	ldr	r5, [sp, #36]	; 0x24
1000ded0:	210a      	movs	r1, #10
1000ded2:	1c28      	adds	r0, r5, #0
1000ded4:	f002 f9b0 	bl	10010238 <__aeabi_idiv>
1000ded8:	1c03      	adds	r3, r0, #0
1000deda:	3330      	adds	r3, #48	; 0x30
1000dedc:	7023      	strb	r3, [r4, #0]
1000dede:	230a      	movs	r3, #10
1000dee0:	425b      	negs	r3, r3
1000dee2:	4358      	muls	r0, r3
1000dee4:	2300      	movs	r3, #0
1000dee6:	1828      	adds	r0, r5, r0
1000dee8:	3030      	adds	r0, #48	; 0x30
1000deea:	7060      	strb	r0, [r4, #1]
1000deec:	70a3      	strb	r3, [r4, #2]
1000deee:	b00a      	add	sp, #40	; 0x28
1000def0:	bd70      	pop	{r4, r5, r6, pc}
1000def2:	46c0      	nop			; (mov r8, r8)
1000def4:	0000270f 	.word	0x0000270f

1000def8 <_gcvt>:
1000def8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000defa:	1c1d      	adds	r5, r3, #0
1000defc:	b08d      	sub	sp, #52	; 0x34
1000defe:	ab14      	add	r3, sp, #80	; 0x50
1000df00:	781b      	ldrb	r3, [r3, #0]
1000df02:	1c07      	adds	r7, r0, #0
1000df04:	1c16      	adds	r6, r2, #0
1000df06:	9307      	str	r3, [sp, #28]
1000df08:	1c10      	adds	r0, r2, #0
1000df0a:	1c29      	adds	r1, r5, #0
1000df0c:	2200      	movs	r2, #0
1000df0e:	2300      	movs	r3, #0
1000df10:	9c13      	ldr	r4, [sp, #76]	; 0x4c
1000df12:	f7fd fa07 	bl	1000b324 <__aeabi_dcmplt>
1000df16:	2800      	cmp	r0, #0
1000df18:	d002      	beq.n	1000df20 <_gcvt+0x28>
1000df1a:	2380      	movs	r3, #128	; 0x80
1000df1c:	061b      	lsls	r3, r3, #24
1000df1e:	18ed      	adds	r5, r5, r3
1000df20:	1c30      	adds	r0, r6, #0
1000df22:	1c29      	adds	r1, r5, #0
1000df24:	2200      	movs	r2, #0
1000df26:	2300      	movs	r3, #0
1000df28:	f7fd f9f6 	bl	1000b318 <__aeabi_dcmpeq>
1000df2c:	2800      	cmp	r0, #0
1000df2e:	d004      	beq.n	1000df3a <_gcvt+0x42>
1000df30:	2330      	movs	r3, #48	; 0x30
1000df32:	7023      	strb	r3, [r4, #0]
1000df34:	2300      	movs	r3, #0
1000df36:	7063      	strb	r3, [r4, #1]
1000df38:	e098      	b.n	1000e06c <_gcvt+0x174>
1000df3a:	1c30      	adds	r0, r6, #0
1000df3c:	1c29      	adds	r1, r5, #0
1000df3e:	4a4d      	ldr	r2, [pc, #308]	; (1000e074 <_gcvt+0x17c>)
1000df40:	4b4d      	ldr	r3, [pc, #308]	; (1000e078 <_gcvt+0x180>)
1000df42:	f7fd f9f9 	bl	1000b338 <__aeabi_dcmple>
1000df46:	2800      	cmp	r0, #0
1000df48:	d00d      	beq.n	1000df66 <_gcvt+0x6e>
1000df4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000df4c:	1c38      	adds	r0, r7, #0
1000df4e:	3b01      	subs	r3, #1
1000df50:	9300      	str	r3, [sp, #0]
1000df52:	9b07      	ldr	r3, [sp, #28]
1000df54:	1c21      	adds	r1, r4, #0
1000df56:	9301      	str	r3, [sp, #4]
1000df58:	9b15      	ldr	r3, [sp, #84]	; 0x54
1000df5a:	1c32      	adds	r2, r6, #0
1000df5c:	9302      	str	r3, [sp, #8]
1000df5e:	1c2b      	adds	r3, r5, #0
1000df60:	f7ff ff50 	bl	1000de04 <print_e>
1000df64:	e082      	b.n	1000e06c <_gcvt+0x174>
1000df66:	9812      	ldr	r0, [sp, #72]	; 0x48
1000df68:	f000 fd0c 	bl	1000e984 <_mprec_log10>
1000df6c:	1c02      	adds	r2, r0, #0
1000df6e:	1c0b      	adds	r3, r1, #0
1000df70:	1c30      	adds	r0, r6, #0
1000df72:	1c29      	adds	r1, r5, #0
1000df74:	f7fd f9f4 	bl	1000b360 <__aeabi_dcmpge>
1000df78:	2800      	cmp	r0, #0
1000df7a:	d1e6      	bne.n	1000df4a <_gcvt+0x52>
1000df7c:	2200      	movs	r2, #0
1000df7e:	4b3f      	ldr	r3, [pc, #252]	; (1000e07c <_gcvt+0x184>)
1000df80:	1c30      	adds	r0, r6, #0
1000df82:	1c29      	adds	r1, r5, #0
1000df84:	f7fd f9ce 	bl	1000b324 <__aeabi_dcmplt>
1000df88:	ab09      	add	r3, sp, #36	; 0x24
1000df8a:	2203      	movs	r2, #3
1000df8c:	2800      	cmp	r0, #0
1000df8e:	d100      	bne.n	1000df92 <_gcvt+0x9a>
1000df90:	2202      	movs	r2, #2
1000df92:	9200      	str	r2, [sp, #0]
1000df94:	9302      	str	r3, [sp, #8]
1000df96:	9a12      	ldr	r2, [sp, #72]	; 0x48
1000df98:	ab0a      	add	r3, sp, #40	; 0x28
1000df9a:	9303      	str	r3, [sp, #12]
1000df9c:	ab0b      	add	r3, sp, #44	; 0x2c
1000df9e:	9201      	str	r2, [sp, #4]
1000dfa0:	9304      	str	r3, [sp, #16]
1000dfa2:	1c32      	adds	r2, r6, #0
1000dfa4:	1c2b      	adds	r3, r5, #0
1000dfa6:	1c38      	adds	r0, r7, #0
1000dfa8:	f001 fa8c 	bl	1000f4c4 <_dtoa_r>
1000dfac:	4b34      	ldr	r3, [pc, #208]	; (1000e080 <_gcvt+0x188>)
1000dfae:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000dfb0:	1c01      	adds	r1, r0, #0
1000dfb2:	429a      	cmp	r2, r3
1000dfb4:	d001      	beq.n	1000dfba <_gcvt+0xc2>
1000dfb6:	1c22      	adds	r2, r4, #0
1000dfb8:	e00a      	b.n	1000dfd0 <_gcvt+0xd8>
1000dfba:	1c20      	adds	r0, r4, #0
1000dfbc:	f001 f900 	bl	1000f1c0 <strcpy>
1000dfc0:	e054      	b.n	1000e06c <_gcvt+0x174>
1000dfc2:	2e00      	cmp	r6, #0
1000dfc4:	dd0b      	ble.n	1000dfde <_gcvt+0xe6>
1000dfc6:	3e01      	subs	r6, #1
1000dfc8:	7010      	strb	r0, [r2, #0]
1000dfca:	3101      	adds	r1, #1
1000dfcc:	9609      	str	r6, [sp, #36]	; 0x24
1000dfce:	3201      	adds	r2, #1
1000dfd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000dfd2:	7808      	ldrb	r0, [r1, #0]
1000dfd4:	1a9b      	subs	r3, r3, r2
1000dfd6:	18e3      	adds	r3, r4, r3
1000dfd8:	9e09      	ldr	r6, [sp, #36]	; 0x24
1000dfda:	2800      	cmp	r0, #0
1000dfdc:	d1f1      	bne.n	1000dfc2 <_gcvt+0xca>
1000dfde:	1c18      	adds	r0, r3, #0
1000dfe0:	1c0d      	adds	r5, r1, #0
1000dfe2:	1af7      	subs	r7, r6, r3
1000dfe4:	183f      	adds	r7, r7, r0
1000dfe6:	2f00      	cmp	r7, #0
1000dfe8:	dc05      	bgt.n	1000dff6 <_gcvt+0xfe>
1000dfea:	9e15      	ldr	r6, [sp, #84]	; 0x54
1000dfec:	9709      	str	r7, [sp, #36]	; 0x24
1000dfee:	1c13      	adds	r3, r2, #0
1000dff0:	2e00      	cmp	r6, #0
1000dff2:	d10a      	bne.n	1000e00a <_gcvt+0x112>
1000dff4:	e006      	b.n	1000e004 <_gcvt+0x10c>
1000dff6:	2800      	cmp	r0, #0
1000dff8:	ddf7      	ble.n	1000dfea <_gcvt+0xf2>
1000dffa:	2730      	movs	r7, #48	; 0x30
1000dffc:	3801      	subs	r0, #1
1000dffe:	7017      	strb	r7, [r2, #0]
1000e000:	3201      	adds	r2, #1
1000e002:	e7ee      	b.n	1000dfe2 <_gcvt+0xea>
1000e004:	7809      	ldrb	r1, [r1, #0]
1000e006:	2900      	cmp	r1, #0
1000e008:	d02e      	beq.n	1000e068 <_gcvt+0x170>
1000e00a:	4294      	cmp	r4, r2
1000e00c:	d102      	bne.n	1000e014 <_gcvt+0x11c>
1000e00e:	2230      	movs	r2, #48	; 0x30
1000e010:	1c63      	adds	r3, r4, #1
1000e012:	7022      	strb	r2, [r4, #0]
1000e014:	222e      	movs	r2, #46	; 0x2e
1000e016:	701a      	strb	r2, [r3, #0]
1000e018:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000e01a:	3301      	adds	r3, #1
1000e01c:	2a00      	cmp	r2, #0
1000e01e:	db02      	blt.n	1000e026 <_gcvt+0x12e>
1000e020:	9209      	str	r2, [sp, #36]	; 0x24
1000e022:	1c19      	adds	r1, r3, #0
1000e024:	e00c      	b.n	1000e040 <_gcvt+0x148>
1000e026:	2800      	cmp	r0, #0
1000e028:	ddfa      	ble.n	1000e020 <_gcvt+0x128>
1000e02a:	2130      	movs	r1, #48	; 0x30
1000e02c:	3201      	adds	r2, #1
1000e02e:	7019      	strb	r1, [r3, #0]
1000e030:	3801      	subs	r0, #1
1000e032:	e7f2      	b.n	1000e01a <_gcvt+0x122>
1000e034:	2800      	cmp	r0, #0
1000e036:	dd07      	ble.n	1000e048 <_gcvt+0x150>
1000e038:	700a      	strb	r2, [r1, #0]
1000e03a:	3501      	adds	r5, #1
1000e03c:	3801      	subs	r0, #1
1000e03e:	3101      	adds	r1, #1
1000e040:	782a      	ldrb	r2, [r5, #0]
1000e042:	1c0b      	adds	r3, r1, #0
1000e044:	2a00      	cmp	r2, #0
1000e046:	d1f5      	bne.n	1000e034 <_gcvt+0x13c>
1000e048:	9d15      	ldr	r5, [sp, #84]	; 0x54
1000e04a:	1c02      	adds	r2, r0, #0
1000e04c:	2d00      	cmp	r5, #0
1000e04e:	d00b      	beq.n	1000e068 <_gcvt+0x170>
1000e050:	1c0b      	adds	r3, r1, #0
1000e052:	2a00      	cmp	r2, #0
1000e054:	dd04      	ble.n	1000e060 <_gcvt+0x168>
1000e056:	2530      	movs	r5, #48	; 0x30
1000e058:	3a01      	subs	r2, #1
1000e05a:	701d      	strb	r5, [r3, #0]
1000e05c:	3301      	adds	r3, #1
1000e05e:	e7f8      	b.n	1000e052 <_gcvt+0x15a>
1000e060:	43c2      	mvns	r2, r0
1000e062:	17d2      	asrs	r2, r2, #31
1000e064:	4002      	ands	r2, r0
1000e066:	188b      	adds	r3, r1, r2
1000e068:	2200      	movs	r2, #0
1000e06a:	701a      	strb	r2, [r3, #0]
1000e06c:	1c20      	adds	r0, r4, #0
1000e06e:	b00d      	add	sp, #52	; 0x34
1000e070:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e072:	46c0      	nop			; (mov r8, r8)
1000e074:	eb1c432d 	.word	0xeb1c432d
1000e078:	3f1a36e2 	.word	0x3f1a36e2
1000e07c:	3ff00000 	.word	0x3ff00000
1000e080:	0000270f 	.word	0x0000270f

1000e084 <__sflush_r>:
1000e084:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000e086:	898a      	ldrh	r2, [r1, #12]
1000e088:	1c05      	adds	r5, r0, #0
1000e08a:	1c0c      	adds	r4, r1, #0
1000e08c:	0713      	lsls	r3, r2, #28
1000e08e:	d45e      	bmi.n	1000e14e <__sflush_r+0xca>
1000e090:	684b      	ldr	r3, [r1, #4]
1000e092:	2b00      	cmp	r3, #0
1000e094:	dc02      	bgt.n	1000e09c <__sflush_r+0x18>
1000e096:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1000e098:	2b00      	cmp	r3, #0
1000e09a:	dd1a      	ble.n	1000e0d2 <__sflush_r+0x4e>
1000e09c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1000e09e:	2f00      	cmp	r7, #0
1000e0a0:	d017      	beq.n	1000e0d2 <__sflush_r+0x4e>
1000e0a2:	2300      	movs	r3, #0
1000e0a4:	682e      	ldr	r6, [r5, #0]
1000e0a6:	602b      	str	r3, [r5, #0]
1000e0a8:	2380      	movs	r3, #128	; 0x80
1000e0aa:	015b      	lsls	r3, r3, #5
1000e0ac:	401a      	ands	r2, r3
1000e0ae:	d001      	beq.n	1000e0b4 <__sflush_r+0x30>
1000e0b0:	6d62      	ldr	r2, [r4, #84]	; 0x54
1000e0b2:	e015      	b.n	1000e0e0 <__sflush_r+0x5c>
1000e0b4:	1c28      	adds	r0, r5, #0
1000e0b6:	6a21      	ldr	r1, [r4, #32]
1000e0b8:	2301      	movs	r3, #1
1000e0ba:	47b8      	blx	r7
1000e0bc:	1c02      	adds	r2, r0, #0
1000e0be:	1c43      	adds	r3, r0, #1
1000e0c0:	d10e      	bne.n	1000e0e0 <__sflush_r+0x5c>
1000e0c2:	682b      	ldr	r3, [r5, #0]
1000e0c4:	2b00      	cmp	r3, #0
1000e0c6:	d00b      	beq.n	1000e0e0 <__sflush_r+0x5c>
1000e0c8:	2b1d      	cmp	r3, #29
1000e0ca:	d001      	beq.n	1000e0d0 <__sflush_r+0x4c>
1000e0cc:	2b16      	cmp	r3, #22
1000e0ce:	d102      	bne.n	1000e0d6 <__sflush_r+0x52>
1000e0d0:	602e      	str	r6, [r5, #0]
1000e0d2:	2000      	movs	r0, #0
1000e0d4:	e05e      	b.n	1000e194 <__sflush_r+0x110>
1000e0d6:	2140      	movs	r1, #64	; 0x40
1000e0d8:	89a3      	ldrh	r3, [r4, #12]
1000e0da:	430b      	orrs	r3, r1
1000e0dc:	81a3      	strh	r3, [r4, #12]
1000e0de:	e059      	b.n	1000e194 <__sflush_r+0x110>
1000e0e0:	89a3      	ldrh	r3, [r4, #12]
1000e0e2:	075b      	lsls	r3, r3, #29
1000e0e4:	d506      	bpl.n	1000e0f4 <__sflush_r+0x70>
1000e0e6:	6863      	ldr	r3, [r4, #4]
1000e0e8:	1ad2      	subs	r2, r2, r3
1000e0ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
1000e0ec:	2b00      	cmp	r3, #0
1000e0ee:	d001      	beq.n	1000e0f4 <__sflush_r+0x70>
1000e0f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
1000e0f2:	1ad2      	subs	r2, r2, r3
1000e0f4:	2300      	movs	r3, #0
1000e0f6:	1c28      	adds	r0, r5, #0
1000e0f8:	6a21      	ldr	r1, [r4, #32]
1000e0fa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1000e0fc:	47b8      	blx	r7
1000e0fe:	89a3      	ldrh	r3, [r4, #12]
1000e100:	1c42      	adds	r2, r0, #1
1000e102:	d106      	bne.n	1000e112 <__sflush_r+0x8e>
1000e104:	682a      	ldr	r2, [r5, #0]
1000e106:	2a00      	cmp	r2, #0
1000e108:	d003      	beq.n	1000e112 <__sflush_r+0x8e>
1000e10a:	2a1d      	cmp	r2, #29
1000e10c:	d001      	beq.n	1000e112 <__sflush_r+0x8e>
1000e10e:	2a16      	cmp	r2, #22
1000e110:	d119      	bne.n	1000e146 <__sflush_r+0xc2>
1000e112:	2200      	movs	r2, #0
1000e114:	6062      	str	r2, [r4, #4]
1000e116:	6922      	ldr	r2, [r4, #16]
1000e118:	6022      	str	r2, [r4, #0]
1000e11a:	04db      	lsls	r3, r3, #19
1000e11c:	d505      	bpl.n	1000e12a <__sflush_r+0xa6>
1000e11e:	1c43      	adds	r3, r0, #1
1000e120:	d102      	bne.n	1000e128 <__sflush_r+0xa4>
1000e122:	682b      	ldr	r3, [r5, #0]
1000e124:	2b00      	cmp	r3, #0
1000e126:	d100      	bne.n	1000e12a <__sflush_r+0xa6>
1000e128:	6560      	str	r0, [r4, #84]	; 0x54
1000e12a:	6b61      	ldr	r1, [r4, #52]	; 0x34
1000e12c:	602e      	str	r6, [r5, #0]
1000e12e:	2900      	cmp	r1, #0
1000e130:	d0cf      	beq.n	1000e0d2 <__sflush_r+0x4e>
1000e132:	1c23      	adds	r3, r4, #0
1000e134:	3344      	adds	r3, #68	; 0x44
1000e136:	4299      	cmp	r1, r3
1000e138:	d002      	beq.n	1000e140 <__sflush_r+0xbc>
1000e13a:	1c28      	adds	r0, r5, #0
1000e13c:	f000 fc4a 	bl	1000e9d4 <_free_r>
1000e140:	2000      	movs	r0, #0
1000e142:	6360      	str	r0, [r4, #52]	; 0x34
1000e144:	e026      	b.n	1000e194 <__sflush_r+0x110>
1000e146:	2240      	movs	r2, #64	; 0x40
1000e148:	4313      	orrs	r3, r2
1000e14a:	81a3      	strh	r3, [r4, #12]
1000e14c:	e022      	b.n	1000e194 <__sflush_r+0x110>
1000e14e:	690f      	ldr	r7, [r1, #16]
1000e150:	2f00      	cmp	r7, #0
1000e152:	d0be      	beq.n	1000e0d2 <__sflush_r+0x4e>
1000e154:	680b      	ldr	r3, [r1, #0]
1000e156:	600f      	str	r7, [r1, #0]
1000e158:	1bdb      	subs	r3, r3, r7
1000e15a:	9301      	str	r3, [sp, #4]
1000e15c:	2300      	movs	r3, #0
1000e15e:	0792      	lsls	r2, r2, #30
1000e160:	d100      	bne.n	1000e164 <__sflush_r+0xe0>
1000e162:	694b      	ldr	r3, [r1, #20]
1000e164:	60a3      	str	r3, [r4, #8]
1000e166:	9b01      	ldr	r3, [sp, #4]
1000e168:	2b00      	cmp	r3, #0
1000e16a:	ddb2      	ble.n	1000e0d2 <__sflush_r+0x4e>
1000e16c:	1c28      	adds	r0, r5, #0
1000e16e:	6a21      	ldr	r1, [r4, #32]
1000e170:	1c3a      	adds	r2, r7, #0
1000e172:	9b01      	ldr	r3, [sp, #4]
1000e174:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1000e176:	47b0      	blx	r6
1000e178:	2800      	cmp	r0, #0
1000e17a:	dc06      	bgt.n	1000e18a <__sflush_r+0x106>
1000e17c:	2240      	movs	r2, #64	; 0x40
1000e17e:	2001      	movs	r0, #1
1000e180:	89a3      	ldrh	r3, [r4, #12]
1000e182:	4240      	negs	r0, r0
1000e184:	4313      	orrs	r3, r2
1000e186:	81a3      	strh	r3, [r4, #12]
1000e188:	e004      	b.n	1000e194 <__sflush_r+0x110>
1000e18a:	9b01      	ldr	r3, [sp, #4]
1000e18c:	183f      	adds	r7, r7, r0
1000e18e:	1a1b      	subs	r3, r3, r0
1000e190:	9301      	str	r3, [sp, #4]
1000e192:	e7e8      	b.n	1000e166 <__sflush_r+0xe2>
1000e194:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

1000e198 <_fflush_r>:
1000e198:	b538      	push	{r3, r4, r5, lr}
1000e19a:	690b      	ldr	r3, [r1, #16]
1000e19c:	1c05      	adds	r5, r0, #0
1000e19e:	1c0c      	adds	r4, r1, #0
1000e1a0:	2b00      	cmp	r3, #0
1000e1a2:	d101      	bne.n	1000e1a8 <_fflush_r+0x10>
1000e1a4:	2000      	movs	r0, #0
1000e1a6:	e01c      	b.n	1000e1e2 <_fflush_r+0x4a>
1000e1a8:	2800      	cmp	r0, #0
1000e1aa:	d004      	beq.n	1000e1b6 <_fflush_r+0x1e>
1000e1ac:	6983      	ldr	r3, [r0, #24]
1000e1ae:	2b00      	cmp	r3, #0
1000e1b0:	d101      	bne.n	1000e1b6 <_fflush_r+0x1e>
1000e1b2:	f000 f85f 	bl	1000e274 <__sinit>
1000e1b6:	4b0b      	ldr	r3, [pc, #44]	; (1000e1e4 <_fflush_r+0x4c>)
1000e1b8:	429c      	cmp	r4, r3
1000e1ba:	d101      	bne.n	1000e1c0 <_fflush_r+0x28>
1000e1bc:	686c      	ldr	r4, [r5, #4]
1000e1be:	e008      	b.n	1000e1d2 <_fflush_r+0x3a>
1000e1c0:	4b09      	ldr	r3, [pc, #36]	; (1000e1e8 <_fflush_r+0x50>)
1000e1c2:	429c      	cmp	r4, r3
1000e1c4:	d101      	bne.n	1000e1ca <_fflush_r+0x32>
1000e1c6:	68ac      	ldr	r4, [r5, #8]
1000e1c8:	e003      	b.n	1000e1d2 <_fflush_r+0x3a>
1000e1ca:	4b08      	ldr	r3, [pc, #32]	; (1000e1ec <_fflush_r+0x54>)
1000e1cc:	429c      	cmp	r4, r3
1000e1ce:	d100      	bne.n	1000e1d2 <_fflush_r+0x3a>
1000e1d0:	68ec      	ldr	r4, [r5, #12]
1000e1d2:	220c      	movs	r2, #12
1000e1d4:	5ea3      	ldrsh	r3, [r4, r2]
1000e1d6:	2b00      	cmp	r3, #0
1000e1d8:	d0e4      	beq.n	1000e1a4 <_fflush_r+0xc>
1000e1da:	1c28      	adds	r0, r5, #0
1000e1dc:	1c21      	adds	r1, r4, #0
1000e1de:	f7ff ff51 	bl	1000e084 <__sflush_r>
1000e1e2:	bd38      	pop	{r3, r4, r5, pc}
1000e1e4:	100108f8 	.word	0x100108f8
1000e1e8:	10010918 	.word	0x10010918
1000e1ec:	10010938 	.word	0x10010938

1000e1f0 <_cleanup_r>:
1000e1f0:	b508      	push	{r3, lr}
1000e1f2:	4902      	ldr	r1, [pc, #8]	; (1000e1fc <_cleanup_r+0xc>)
1000e1f4:	f000 f8ae 	bl	1000e354 <_fwalk_reent>
1000e1f8:	bd08      	pop	{r3, pc}
1000e1fa:	46c0      	nop			; (mov r8, r8)
1000e1fc:	1000e199 	.word	0x1000e199

1000e200 <std.isra.0>:
1000e200:	2300      	movs	r3, #0
1000e202:	b510      	push	{r4, lr}
1000e204:	1c04      	adds	r4, r0, #0
1000e206:	6003      	str	r3, [r0, #0]
1000e208:	6043      	str	r3, [r0, #4]
1000e20a:	6083      	str	r3, [r0, #8]
1000e20c:	8181      	strh	r1, [r0, #12]
1000e20e:	6643      	str	r3, [r0, #100]	; 0x64
1000e210:	81c2      	strh	r2, [r0, #14]
1000e212:	6103      	str	r3, [r0, #16]
1000e214:	6143      	str	r3, [r0, #20]
1000e216:	6183      	str	r3, [r0, #24]
1000e218:	1c19      	adds	r1, r3, #0
1000e21a:	2208      	movs	r2, #8
1000e21c:	305c      	adds	r0, #92	; 0x5c
1000e21e:	f7ff fd2a 	bl	1000dc76 <memset>
1000e222:	4b05      	ldr	r3, [pc, #20]	; (1000e238 <std.isra.0+0x38>)
1000e224:	6224      	str	r4, [r4, #32]
1000e226:	6263      	str	r3, [r4, #36]	; 0x24
1000e228:	4b04      	ldr	r3, [pc, #16]	; (1000e23c <std.isra.0+0x3c>)
1000e22a:	62a3      	str	r3, [r4, #40]	; 0x28
1000e22c:	4b04      	ldr	r3, [pc, #16]	; (1000e240 <std.isra.0+0x40>)
1000e22e:	62e3      	str	r3, [r4, #44]	; 0x2c
1000e230:	4b04      	ldr	r3, [pc, #16]	; (1000e244 <std.isra.0+0x44>)
1000e232:	6323      	str	r3, [r4, #48]	; 0x30
1000e234:	bd10      	pop	{r4, pc}
1000e236:	46c0      	nop			; (mov r8, r8)
1000e238:	1000f129 	.word	0x1000f129
1000e23c:	1000f151 	.word	0x1000f151
1000e240:	1000f189 	.word	0x1000f189
1000e244:	1000f1b5 	.word	0x1000f1b5

1000e248 <__sfmoreglue>:
1000e248:	b570      	push	{r4, r5, r6, lr}
1000e24a:	2568      	movs	r5, #104	; 0x68
1000e24c:	1e4b      	subs	r3, r1, #1
1000e24e:	435d      	muls	r5, r3
1000e250:	1c0e      	adds	r6, r1, #0
1000e252:	1c29      	adds	r1, r5, #0
1000e254:	3174      	adds	r1, #116	; 0x74
1000e256:	f000 fc03 	bl	1000ea60 <_malloc_r>
1000e25a:	1e04      	subs	r4, r0, #0
1000e25c:	d008      	beq.n	1000e270 <__sfmoreglue+0x28>
1000e25e:	2100      	movs	r1, #0
1000e260:	1c2a      	adds	r2, r5, #0
1000e262:	6001      	str	r1, [r0, #0]
1000e264:	6046      	str	r6, [r0, #4]
1000e266:	300c      	adds	r0, #12
1000e268:	60a0      	str	r0, [r4, #8]
1000e26a:	3268      	adds	r2, #104	; 0x68
1000e26c:	f7ff fd03 	bl	1000dc76 <memset>
1000e270:	1c20      	adds	r0, r4, #0
1000e272:	bd70      	pop	{r4, r5, r6, pc}

1000e274 <__sinit>:
1000e274:	6983      	ldr	r3, [r0, #24]
1000e276:	b513      	push	{r0, r1, r4, lr}
1000e278:	2b00      	cmp	r3, #0
1000e27a:	d128      	bne.n	1000e2ce <__sinit+0x5a>
1000e27c:	6483      	str	r3, [r0, #72]	; 0x48
1000e27e:	64c3      	str	r3, [r0, #76]	; 0x4c
1000e280:	6503      	str	r3, [r0, #80]	; 0x50
1000e282:	4b13      	ldr	r3, [pc, #76]	; (1000e2d0 <__sinit+0x5c>)
1000e284:	4a13      	ldr	r2, [pc, #76]	; (1000e2d4 <__sinit+0x60>)
1000e286:	681b      	ldr	r3, [r3, #0]
1000e288:	6282      	str	r2, [r0, #40]	; 0x28
1000e28a:	9301      	str	r3, [sp, #4]
1000e28c:	4298      	cmp	r0, r3
1000e28e:	d101      	bne.n	1000e294 <__sinit+0x20>
1000e290:	2301      	movs	r3, #1
1000e292:	6183      	str	r3, [r0, #24]
1000e294:	1c04      	adds	r4, r0, #0
1000e296:	f000 f81f 	bl	1000e2d8 <__sfp>
1000e29a:	6060      	str	r0, [r4, #4]
1000e29c:	1c20      	adds	r0, r4, #0
1000e29e:	f000 f81b 	bl	1000e2d8 <__sfp>
1000e2a2:	60a0      	str	r0, [r4, #8]
1000e2a4:	1c20      	adds	r0, r4, #0
1000e2a6:	f000 f817 	bl	1000e2d8 <__sfp>
1000e2aa:	2104      	movs	r1, #4
1000e2ac:	60e0      	str	r0, [r4, #12]
1000e2ae:	2200      	movs	r2, #0
1000e2b0:	6860      	ldr	r0, [r4, #4]
1000e2b2:	f7ff ffa5 	bl	1000e200 <std.isra.0>
1000e2b6:	68a0      	ldr	r0, [r4, #8]
1000e2b8:	2109      	movs	r1, #9
1000e2ba:	2201      	movs	r2, #1
1000e2bc:	f7ff ffa0 	bl	1000e200 <std.isra.0>
1000e2c0:	68e0      	ldr	r0, [r4, #12]
1000e2c2:	2112      	movs	r1, #18
1000e2c4:	2202      	movs	r2, #2
1000e2c6:	f7ff ff9b 	bl	1000e200 <std.isra.0>
1000e2ca:	2301      	movs	r3, #1
1000e2cc:	61a3      	str	r3, [r4, #24]
1000e2ce:	bd13      	pop	{r0, r1, r4, pc}
1000e2d0:	100108f4 	.word	0x100108f4
1000e2d4:	1000e1f1 	.word	0x1000e1f1

1000e2d8 <__sfp>:
1000e2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e2da:	4b1d      	ldr	r3, [pc, #116]	; (1000e350 <__sfp+0x78>)
1000e2dc:	1c06      	adds	r6, r0, #0
1000e2de:	681d      	ldr	r5, [r3, #0]
1000e2e0:	69ab      	ldr	r3, [r5, #24]
1000e2e2:	2b00      	cmp	r3, #0
1000e2e4:	d102      	bne.n	1000e2ec <__sfp+0x14>
1000e2e6:	1c28      	adds	r0, r5, #0
1000e2e8:	f7ff ffc4 	bl	1000e274 <__sinit>
1000e2ec:	3548      	adds	r5, #72	; 0x48
1000e2ee:	68ac      	ldr	r4, [r5, #8]
1000e2f0:	686b      	ldr	r3, [r5, #4]
1000e2f2:	3b01      	subs	r3, #1
1000e2f4:	d405      	bmi.n	1000e302 <__sfp+0x2a>
1000e2f6:	220c      	movs	r2, #12
1000e2f8:	5ea7      	ldrsh	r7, [r4, r2]
1000e2fa:	2f00      	cmp	r7, #0
1000e2fc:	d010      	beq.n	1000e320 <__sfp+0x48>
1000e2fe:	3468      	adds	r4, #104	; 0x68
1000e300:	e7f7      	b.n	1000e2f2 <__sfp+0x1a>
1000e302:	682b      	ldr	r3, [r5, #0]
1000e304:	2b00      	cmp	r3, #0
1000e306:	d106      	bne.n	1000e316 <__sfp+0x3e>
1000e308:	1c30      	adds	r0, r6, #0
1000e30a:	2104      	movs	r1, #4
1000e30c:	f7ff ff9c 	bl	1000e248 <__sfmoreglue>
1000e310:	6028      	str	r0, [r5, #0]
1000e312:	2800      	cmp	r0, #0
1000e314:	d001      	beq.n	1000e31a <__sfp+0x42>
1000e316:	682d      	ldr	r5, [r5, #0]
1000e318:	e7e9      	b.n	1000e2ee <__sfp+0x16>
1000e31a:	230c      	movs	r3, #12
1000e31c:	6033      	str	r3, [r6, #0]
1000e31e:	e016      	b.n	1000e34e <__sfp+0x76>
1000e320:	2301      	movs	r3, #1
1000e322:	1c20      	adds	r0, r4, #0
1000e324:	425b      	negs	r3, r3
1000e326:	81e3      	strh	r3, [r4, #14]
1000e328:	3302      	adds	r3, #2
1000e32a:	81a3      	strh	r3, [r4, #12]
1000e32c:	6667      	str	r7, [r4, #100]	; 0x64
1000e32e:	6027      	str	r7, [r4, #0]
1000e330:	60a7      	str	r7, [r4, #8]
1000e332:	6067      	str	r7, [r4, #4]
1000e334:	6127      	str	r7, [r4, #16]
1000e336:	6167      	str	r7, [r4, #20]
1000e338:	61a7      	str	r7, [r4, #24]
1000e33a:	305c      	adds	r0, #92	; 0x5c
1000e33c:	1c39      	adds	r1, r7, #0
1000e33e:	2208      	movs	r2, #8
1000e340:	f7ff fc99 	bl	1000dc76 <memset>
1000e344:	1c20      	adds	r0, r4, #0
1000e346:	6367      	str	r7, [r4, #52]	; 0x34
1000e348:	63a7      	str	r7, [r4, #56]	; 0x38
1000e34a:	64a7      	str	r7, [r4, #72]	; 0x48
1000e34c:	64e7      	str	r7, [r4, #76]	; 0x4c
1000e34e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e350:	100108f4 	.word	0x100108f4

1000e354 <_fwalk_reent>:
1000e354:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000e356:	1c04      	adds	r4, r0, #0
1000e358:	1c07      	adds	r7, r0, #0
1000e35a:	2600      	movs	r6, #0
1000e35c:	9101      	str	r1, [sp, #4]
1000e35e:	3448      	adds	r4, #72	; 0x48
1000e360:	2c00      	cmp	r4, #0
1000e362:	d016      	beq.n	1000e392 <_fwalk_reent+0x3e>
1000e364:	6863      	ldr	r3, [r4, #4]
1000e366:	68a5      	ldr	r5, [r4, #8]
1000e368:	9300      	str	r3, [sp, #0]
1000e36a:	9b00      	ldr	r3, [sp, #0]
1000e36c:	3b01      	subs	r3, #1
1000e36e:	9300      	str	r3, [sp, #0]
1000e370:	d40d      	bmi.n	1000e38e <_fwalk_reent+0x3a>
1000e372:	89ab      	ldrh	r3, [r5, #12]
1000e374:	2b01      	cmp	r3, #1
1000e376:	d908      	bls.n	1000e38a <_fwalk_reent+0x36>
1000e378:	220e      	movs	r2, #14
1000e37a:	5eab      	ldrsh	r3, [r5, r2]
1000e37c:	3301      	adds	r3, #1
1000e37e:	d004      	beq.n	1000e38a <_fwalk_reent+0x36>
1000e380:	1c38      	adds	r0, r7, #0
1000e382:	1c29      	adds	r1, r5, #0
1000e384:	9b01      	ldr	r3, [sp, #4]
1000e386:	4798      	blx	r3
1000e388:	4306      	orrs	r6, r0
1000e38a:	3568      	adds	r5, #104	; 0x68
1000e38c:	e7ed      	b.n	1000e36a <_fwalk_reent+0x16>
1000e38e:	6824      	ldr	r4, [r4, #0]
1000e390:	e7e6      	b.n	1000e360 <_fwalk_reent+0xc>
1000e392:	1c30      	adds	r0, r6, #0
1000e394:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

1000e398 <malloc>:
1000e398:	b508      	push	{r3, lr}
1000e39a:	4b03      	ldr	r3, [pc, #12]	; (1000e3a8 <malloc+0x10>)
1000e39c:	1c01      	adds	r1, r0, #0
1000e39e:	6818      	ldr	r0, [r3, #0]
1000e3a0:	f000 fb5e 	bl	1000ea60 <_malloc_r>
1000e3a4:	bd08      	pop	{r3, pc}
1000e3a6:	46c0      	nop			; (mov r8, r8)
1000e3a8:	10010b28 	.word	0x10010b28

1000e3ac <_Balloc>:
1000e3ac:	b570      	push	{r4, r5, r6, lr}
1000e3ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
1000e3b0:	1c04      	adds	r4, r0, #0
1000e3b2:	1c0d      	adds	r5, r1, #0
1000e3b4:	2e00      	cmp	r6, #0
1000e3b6:	d107      	bne.n	1000e3c8 <_Balloc+0x1c>
1000e3b8:	2010      	movs	r0, #16
1000e3ba:	f7ff ffed 	bl	1000e398 <malloc>
1000e3be:	6260      	str	r0, [r4, #36]	; 0x24
1000e3c0:	6046      	str	r6, [r0, #4]
1000e3c2:	6086      	str	r6, [r0, #8]
1000e3c4:	6006      	str	r6, [r0, #0]
1000e3c6:	60c6      	str	r6, [r0, #12]
1000e3c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
1000e3ca:	68f3      	ldr	r3, [r6, #12]
1000e3cc:	2b00      	cmp	r3, #0
1000e3ce:	d009      	beq.n	1000e3e4 <_Balloc+0x38>
1000e3d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
1000e3d2:	00ab      	lsls	r3, r5, #2
1000e3d4:	68d2      	ldr	r2, [r2, #12]
1000e3d6:	18d3      	adds	r3, r2, r3
1000e3d8:	6818      	ldr	r0, [r3, #0]
1000e3da:	2800      	cmp	r0, #0
1000e3dc:	d00e      	beq.n	1000e3fc <_Balloc+0x50>
1000e3de:	6802      	ldr	r2, [r0, #0]
1000e3e0:	601a      	str	r2, [r3, #0]
1000e3e2:	e017      	b.n	1000e414 <_Balloc+0x68>
1000e3e4:	1c20      	adds	r0, r4, #0
1000e3e6:	2104      	movs	r1, #4
1000e3e8:	2221      	movs	r2, #33	; 0x21
1000e3ea:	f000 fae5 	bl	1000e9b8 <_calloc_r>
1000e3ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
1000e3f0:	60f0      	str	r0, [r6, #12]
1000e3f2:	68db      	ldr	r3, [r3, #12]
1000e3f4:	2b00      	cmp	r3, #0
1000e3f6:	d1eb      	bne.n	1000e3d0 <_Balloc+0x24>
1000e3f8:	2000      	movs	r0, #0
1000e3fa:	e00e      	b.n	1000e41a <_Balloc+0x6e>
1000e3fc:	2101      	movs	r1, #1
1000e3fe:	1c0e      	adds	r6, r1, #0
1000e400:	40ae      	lsls	r6, r5
1000e402:	1d72      	adds	r2, r6, #5
1000e404:	0092      	lsls	r2, r2, #2
1000e406:	1c20      	adds	r0, r4, #0
1000e408:	f000 fad6 	bl	1000e9b8 <_calloc_r>
1000e40c:	2800      	cmp	r0, #0
1000e40e:	d0f3      	beq.n	1000e3f8 <_Balloc+0x4c>
1000e410:	6045      	str	r5, [r0, #4]
1000e412:	6086      	str	r6, [r0, #8]
1000e414:	2300      	movs	r3, #0
1000e416:	6103      	str	r3, [r0, #16]
1000e418:	60c3      	str	r3, [r0, #12]
1000e41a:	bd70      	pop	{r4, r5, r6, pc}

1000e41c <_Bfree>:
1000e41c:	b570      	push	{r4, r5, r6, lr}
1000e41e:	6a45      	ldr	r5, [r0, #36]	; 0x24
1000e420:	1c06      	adds	r6, r0, #0
1000e422:	1c0c      	adds	r4, r1, #0
1000e424:	2d00      	cmp	r5, #0
1000e426:	d107      	bne.n	1000e438 <_Bfree+0x1c>
1000e428:	2010      	movs	r0, #16
1000e42a:	f7ff ffb5 	bl	1000e398 <malloc>
1000e42e:	6270      	str	r0, [r6, #36]	; 0x24
1000e430:	6045      	str	r5, [r0, #4]
1000e432:	6085      	str	r5, [r0, #8]
1000e434:	6005      	str	r5, [r0, #0]
1000e436:	60c5      	str	r5, [r0, #12]
1000e438:	2c00      	cmp	r4, #0
1000e43a:	d007      	beq.n	1000e44c <_Bfree+0x30>
1000e43c:	6a72      	ldr	r2, [r6, #36]	; 0x24
1000e43e:	6863      	ldr	r3, [r4, #4]
1000e440:	68d2      	ldr	r2, [r2, #12]
1000e442:	009b      	lsls	r3, r3, #2
1000e444:	18d3      	adds	r3, r2, r3
1000e446:	681a      	ldr	r2, [r3, #0]
1000e448:	6022      	str	r2, [r4, #0]
1000e44a:	601c      	str	r4, [r3, #0]
1000e44c:	bd70      	pop	{r4, r5, r6, pc}

1000e44e <__multadd>:
1000e44e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000e450:	1c1e      	adds	r6, r3, #0
1000e452:	2314      	movs	r3, #20
1000e454:	469c      	mov	ip, r3
1000e456:	1c07      	adds	r7, r0, #0
1000e458:	1c0c      	adds	r4, r1, #0
1000e45a:	2000      	movs	r0, #0
1000e45c:	690d      	ldr	r5, [r1, #16]
1000e45e:	448c      	add	ip, r1
1000e460:	4663      	mov	r3, ip
1000e462:	8819      	ldrh	r1, [r3, #0]
1000e464:	681b      	ldr	r3, [r3, #0]
1000e466:	4351      	muls	r1, r2
1000e468:	0c1b      	lsrs	r3, r3, #16
1000e46a:	4353      	muls	r3, r2
1000e46c:	1989      	adds	r1, r1, r6
1000e46e:	0c0e      	lsrs	r6, r1, #16
1000e470:	18f3      	adds	r3, r6, r3
1000e472:	b289      	uxth	r1, r1
1000e474:	0c1e      	lsrs	r6, r3, #16
1000e476:	041b      	lsls	r3, r3, #16
1000e478:	185b      	adds	r3, r3, r1
1000e47a:	4661      	mov	r1, ip
1000e47c:	3001      	adds	r0, #1
1000e47e:	c108      	stmia	r1!, {r3}
1000e480:	468c      	mov	ip, r1
1000e482:	42a8      	cmp	r0, r5
1000e484:	dbec      	blt.n	1000e460 <__multadd+0x12>
1000e486:	2e00      	cmp	r6, #0
1000e488:	d01b      	beq.n	1000e4c2 <__multadd+0x74>
1000e48a:	68a3      	ldr	r3, [r4, #8]
1000e48c:	429d      	cmp	r5, r3
1000e48e:	db12      	blt.n	1000e4b6 <__multadd+0x68>
1000e490:	6863      	ldr	r3, [r4, #4]
1000e492:	1c38      	adds	r0, r7, #0
1000e494:	1c59      	adds	r1, r3, #1
1000e496:	f7ff ff89 	bl	1000e3ac <_Balloc>
1000e49a:	1c21      	adds	r1, r4, #0
1000e49c:	6923      	ldr	r3, [r4, #16]
1000e49e:	9001      	str	r0, [sp, #4]
1000e4a0:	1c9a      	adds	r2, r3, #2
1000e4a2:	310c      	adds	r1, #12
1000e4a4:	0092      	lsls	r2, r2, #2
1000e4a6:	300c      	adds	r0, #12
1000e4a8:	f7ff fbdc 	bl	1000dc64 <memcpy>
1000e4ac:	1c21      	adds	r1, r4, #0
1000e4ae:	1c38      	adds	r0, r7, #0
1000e4b0:	f7ff ffb4 	bl	1000e41c <_Bfree>
1000e4b4:	9c01      	ldr	r4, [sp, #4]
1000e4b6:	1d2b      	adds	r3, r5, #4
1000e4b8:	009b      	lsls	r3, r3, #2
1000e4ba:	18e3      	adds	r3, r4, r3
1000e4bc:	3501      	adds	r5, #1
1000e4be:	605e      	str	r6, [r3, #4]
1000e4c0:	6125      	str	r5, [r4, #16]
1000e4c2:	1c20      	adds	r0, r4, #0
1000e4c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1000e4c6 <__hi0bits>:
1000e4c6:	2200      	movs	r2, #0
1000e4c8:	1c03      	adds	r3, r0, #0
1000e4ca:	0c01      	lsrs	r1, r0, #16
1000e4cc:	4291      	cmp	r1, r2
1000e4ce:	d101      	bne.n	1000e4d4 <__hi0bits+0xe>
1000e4d0:	0403      	lsls	r3, r0, #16
1000e4d2:	3210      	adds	r2, #16
1000e4d4:	0e19      	lsrs	r1, r3, #24
1000e4d6:	d101      	bne.n	1000e4dc <__hi0bits+0x16>
1000e4d8:	3208      	adds	r2, #8
1000e4da:	021b      	lsls	r3, r3, #8
1000e4dc:	0f19      	lsrs	r1, r3, #28
1000e4de:	d101      	bne.n	1000e4e4 <__hi0bits+0x1e>
1000e4e0:	3204      	adds	r2, #4
1000e4e2:	011b      	lsls	r3, r3, #4
1000e4e4:	0f99      	lsrs	r1, r3, #30
1000e4e6:	d101      	bne.n	1000e4ec <__hi0bits+0x26>
1000e4e8:	3202      	adds	r2, #2
1000e4ea:	009b      	lsls	r3, r3, #2
1000e4ec:	1c10      	adds	r0, r2, #0
1000e4ee:	2b00      	cmp	r3, #0
1000e4f0:	db03      	blt.n	1000e4fa <__hi0bits+0x34>
1000e4f2:	2020      	movs	r0, #32
1000e4f4:	005b      	lsls	r3, r3, #1
1000e4f6:	d500      	bpl.n	1000e4fa <__hi0bits+0x34>
1000e4f8:	1c50      	adds	r0, r2, #1
1000e4fa:	4770      	bx	lr

1000e4fc <__lo0bits>:
1000e4fc:	2207      	movs	r2, #7
1000e4fe:	6803      	ldr	r3, [r0, #0]
1000e500:	b510      	push	{r4, lr}
1000e502:	1c01      	adds	r1, r0, #0
1000e504:	401a      	ands	r2, r3
1000e506:	d00c      	beq.n	1000e522 <__lo0bits+0x26>
1000e508:	2401      	movs	r4, #1
1000e50a:	2000      	movs	r0, #0
1000e50c:	4223      	tst	r3, r4
1000e50e:	d123      	bne.n	1000e558 <__lo0bits+0x5c>
1000e510:	2202      	movs	r2, #2
1000e512:	4213      	tst	r3, r2
1000e514:	d003      	beq.n	1000e51e <__lo0bits+0x22>
1000e516:	40e3      	lsrs	r3, r4
1000e518:	1c20      	adds	r0, r4, #0
1000e51a:	600b      	str	r3, [r1, #0]
1000e51c:	e01c      	b.n	1000e558 <__lo0bits+0x5c>
1000e51e:	089b      	lsrs	r3, r3, #2
1000e520:	e018      	b.n	1000e554 <__lo0bits+0x58>
1000e522:	b298      	uxth	r0, r3
1000e524:	2800      	cmp	r0, #0
1000e526:	d101      	bne.n	1000e52c <__lo0bits+0x30>
1000e528:	2210      	movs	r2, #16
1000e52a:	0c1b      	lsrs	r3, r3, #16
1000e52c:	b2d8      	uxtb	r0, r3
1000e52e:	2800      	cmp	r0, #0
1000e530:	d101      	bne.n	1000e536 <__lo0bits+0x3a>
1000e532:	3208      	adds	r2, #8
1000e534:	0a1b      	lsrs	r3, r3, #8
1000e536:	0718      	lsls	r0, r3, #28
1000e538:	d101      	bne.n	1000e53e <__lo0bits+0x42>
1000e53a:	3204      	adds	r2, #4
1000e53c:	091b      	lsrs	r3, r3, #4
1000e53e:	0798      	lsls	r0, r3, #30
1000e540:	d101      	bne.n	1000e546 <__lo0bits+0x4a>
1000e542:	3202      	adds	r2, #2
1000e544:	089b      	lsrs	r3, r3, #2
1000e546:	07d8      	lsls	r0, r3, #31
1000e548:	d404      	bmi.n	1000e554 <__lo0bits+0x58>
1000e54a:	085b      	lsrs	r3, r3, #1
1000e54c:	2020      	movs	r0, #32
1000e54e:	2b00      	cmp	r3, #0
1000e550:	d002      	beq.n	1000e558 <__lo0bits+0x5c>
1000e552:	3201      	adds	r2, #1
1000e554:	1c10      	adds	r0, r2, #0
1000e556:	600b      	str	r3, [r1, #0]
1000e558:	bd10      	pop	{r4, pc}

1000e55a <__i2b>:
1000e55a:	b510      	push	{r4, lr}
1000e55c:	1c0c      	adds	r4, r1, #0
1000e55e:	2101      	movs	r1, #1
1000e560:	f7ff ff24 	bl	1000e3ac <_Balloc>
1000e564:	2301      	movs	r3, #1
1000e566:	6144      	str	r4, [r0, #20]
1000e568:	6103      	str	r3, [r0, #16]
1000e56a:	bd10      	pop	{r4, pc}

1000e56c <__multiply>:
1000e56c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e56e:	690b      	ldr	r3, [r1, #16]
1000e570:	1c14      	adds	r4, r2, #0
1000e572:	6912      	ldr	r2, [r2, #16]
1000e574:	b089      	sub	sp, #36	; 0x24
1000e576:	1c0d      	adds	r5, r1, #0
1000e578:	4293      	cmp	r3, r2
1000e57a:	da01      	bge.n	1000e580 <__multiply+0x14>
1000e57c:	1c25      	adds	r5, r4, #0
1000e57e:	1c0c      	adds	r4, r1, #0
1000e580:	692f      	ldr	r7, [r5, #16]
1000e582:	6926      	ldr	r6, [r4, #16]
1000e584:	68aa      	ldr	r2, [r5, #8]
1000e586:	19bb      	adds	r3, r7, r6
1000e588:	6869      	ldr	r1, [r5, #4]
1000e58a:	9300      	str	r3, [sp, #0]
1000e58c:	4293      	cmp	r3, r2
1000e58e:	dd00      	ble.n	1000e592 <__multiply+0x26>
1000e590:	3101      	adds	r1, #1
1000e592:	f7ff ff0b 	bl	1000e3ac <_Balloc>
1000e596:	1c01      	adds	r1, r0, #0
1000e598:	9b00      	ldr	r3, [sp, #0]
1000e59a:	3114      	adds	r1, #20
1000e59c:	4684      	mov	ip, r0
1000e59e:	0098      	lsls	r0, r3, #2
1000e5a0:	1c0b      	adds	r3, r1, #0
1000e5a2:	1808      	adds	r0, r1, r0
1000e5a4:	4283      	cmp	r3, r0
1000e5a6:	d202      	bcs.n	1000e5ae <__multiply+0x42>
1000e5a8:	2200      	movs	r2, #0
1000e5aa:	c304      	stmia	r3!, {r2}
1000e5ac:	e7fa      	b.n	1000e5a4 <__multiply+0x38>
1000e5ae:	3514      	adds	r5, #20
1000e5b0:	00bf      	lsls	r7, r7, #2
1000e5b2:	19eb      	adds	r3, r5, r7
1000e5b4:	3414      	adds	r4, #20
1000e5b6:	00b6      	lsls	r6, r6, #2
1000e5b8:	9304      	str	r3, [sp, #16]
1000e5ba:	19a3      	adds	r3, r4, r6
1000e5bc:	9502      	str	r5, [sp, #8]
1000e5be:	9306      	str	r3, [sp, #24]
1000e5c0:	9b06      	ldr	r3, [sp, #24]
1000e5c2:	429c      	cmp	r4, r3
1000e5c4:	d256      	bcs.n	1000e674 <__multiply+0x108>
1000e5c6:	8823      	ldrh	r3, [r4, #0]
1000e5c8:	9303      	str	r3, [sp, #12]
1000e5ca:	2b00      	cmp	r3, #0
1000e5cc:	d022      	beq.n	1000e614 <__multiply+0xa8>
1000e5ce:	1c0e      	adds	r6, r1, #0
1000e5d0:	2700      	movs	r7, #0
1000e5d2:	9b02      	ldr	r3, [sp, #8]
1000e5d4:	9301      	str	r3, [sp, #4]
1000e5d6:	9b01      	ldr	r3, [sp, #4]
1000e5d8:	9d03      	ldr	r5, [sp, #12]
1000e5da:	cb04      	ldmia	r3!, {r2}
1000e5dc:	9605      	str	r6, [sp, #20]
1000e5de:	9301      	str	r3, [sp, #4]
1000e5e0:	8833      	ldrh	r3, [r6, #0]
1000e5e2:	9307      	str	r3, [sp, #28]
1000e5e4:	b293      	uxth	r3, r2
1000e5e6:	436b      	muls	r3, r5
1000e5e8:	9d07      	ldr	r5, [sp, #28]
1000e5ea:	0c12      	lsrs	r2, r2, #16
1000e5ec:	18eb      	adds	r3, r5, r3
1000e5ee:	6835      	ldr	r5, [r6, #0]
1000e5f0:	19db      	adds	r3, r3, r7
1000e5f2:	0c2f      	lsrs	r7, r5, #16
1000e5f4:	9d03      	ldr	r5, [sp, #12]
1000e5f6:	436a      	muls	r2, r5
1000e5f8:	18ba      	adds	r2, r7, r2
1000e5fa:	0c1f      	lsrs	r7, r3, #16
1000e5fc:	19d2      	adds	r2, r2, r7
1000e5fe:	0c17      	lsrs	r7, r2, #16
1000e600:	b29b      	uxth	r3, r3
1000e602:	0412      	lsls	r2, r2, #16
1000e604:	4313      	orrs	r3, r2
1000e606:	c608      	stmia	r6!, {r3}
1000e608:	9a01      	ldr	r2, [sp, #4]
1000e60a:	9b04      	ldr	r3, [sp, #16]
1000e60c:	429a      	cmp	r2, r3
1000e60e:	d3e2      	bcc.n	1000e5d6 <__multiply+0x6a>
1000e610:	9b05      	ldr	r3, [sp, #20]
1000e612:	605f      	str	r7, [r3, #4]
1000e614:	6823      	ldr	r3, [r4, #0]
1000e616:	0c1b      	lsrs	r3, r3, #16
1000e618:	9301      	str	r3, [sp, #4]
1000e61a:	d021      	beq.n	1000e660 <__multiply+0xf4>
1000e61c:	2200      	movs	r2, #0
1000e61e:	1c0d      	adds	r5, r1, #0
1000e620:	680b      	ldr	r3, [r1, #0]
1000e622:	9f02      	ldr	r7, [sp, #8]
1000e624:	9203      	str	r2, [sp, #12]
1000e626:	883e      	ldrh	r6, [r7, #0]
1000e628:	9a01      	ldr	r2, [sp, #4]
1000e62a:	b29b      	uxth	r3, r3
1000e62c:	4356      	muls	r6, r2
1000e62e:	682a      	ldr	r2, [r5, #0]
1000e630:	9505      	str	r5, [sp, #20]
1000e632:	0c12      	lsrs	r2, r2, #16
1000e634:	18b2      	adds	r2, r6, r2
1000e636:	9e03      	ldr	r6, [sp, #12]
1000e638:	1992      	adds	r2, r2, r6
1000e63a:	0416      	lsls	r6, r2, #16
1000e63c:	4333      	orrs	r3, r6
1000e63e:	602b      	str	r3, [r5, #0]
1000e640:	cf08      	ldmia	r7!, {r3}
1000e642:	9e01      	ldr	r6, [sp, #4]
1000e644:	0c1b      	lsrs	r3, r3, #16
1000e646:	4373      	muls	r3, r6
1000e648:	88ae      	ldrh	r6, [r5, #4]
1000e64a:	0c12      	lsrs	r2, r2, #16
1000e64c:	199b      	adds	r3, r3, r6
1000e64e:	189b      	adds	r3, r3, r2
1000e650:	0c1a      	lsrs	r2, r3, #16
1000e652:	9203      	str	r2, [sp, #12]
1000e654:	9a04      	ldr	r2, [sp, #16]
1000e656:	3504      	adds	r5, #4
1000e658:	42ba      	cmp	r2, r7
1000e65a:	d8e4      	bhi.n	1000e626 <__multiply+0xba>
1000e65c:	9a05      	ldr	r2, [sp, #20]
1000e65e:	6053      	str	r3, [r2, #4]
1000e660:	3404      	adds	r4, #4
1000e662:	3104      	adds	r1, #4
1000e664:	e7ac      	b.n	1000e5c0 <__multiply+0x54>
1000e666:	3804      	subs	r0, #4
1000e668:	6803      	ldr	r3, [r0, #0]
1000e66a:	2b00      	cmp	r3, #0
1000e66c:	d105      	bne.n	1000e67a <__multiply+0x10e>
1000e66e:	9b00      	ldr	r3, [sp, #0]
1000e670:	3b01      	subs	r3, #1
1000e672:	9300      	str	r3, [sp, #0]
1000e674:	9b00      	ldr	r3, [sp, #0]
1000e676:	2b00      	cmp	r3, #0
1000e678:	dcf5      	bgt.n	1000e666 <__multiply+0xfa>
1000e67a:	4663      	mov	r3, ip
1000e67c:	4660      	mov	r0, ip
1000e67e:	9a00      	ldr	r2, [sp, #0]
1000e680:	611a      	str	r2, [r3, #16]
1000e682:	b009      	add	sp, #36	; 0x24
1000e684:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

1000e688 <__pow5mult>:
1000e688:	2303      	movs	r3, #3
1000e68a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000e68c:	4013      	ands	r3, r2
1000e68e:	1c05      	adds	r5, r0, #0
1000e690:	1c0e      	adds	r6, r1, #0
1000e692:	1c14      	adds	r4, r2, #0
1000e694:	2b00      	cmp	r3, #0
1000e696:	d007      	beq.n	1000e6a8 <__pow5mult+0x20>
1000e698:	4a22      	ldr	r2, [pc, #136]	; (1000e724 <__pow5mult+0x9c>)
1000e69a:	3b01      	subs	r3, #1
1000e69c:	009b      	lsls	r3, r3, #2
1000e69e:	589a      	ldr	r2, [r3, r2]
1000e6a0:	2300      	movs	r3, #0
1000e6a2:	f7ff fed4 	bl	1000e44e <__multadd>
1000e6a6:	1c06      	adds	r6, r0, #0
1000e6a8:	10a3      	asrs	r3, r4, #2
1000e6aa:	9301      	str	r3, [sp, #4]
1000e6ac:	d037      	beq.n	1000e71e <__pow5mult+0x96>
1000e6ae:	6a6c      	ldr	r4, [r5, #36]	; 0x24
1000e6b0:	2c00      	cmp	r4, #0
1000e6b2:	d107      	bne.n	1000e6c4 <__pow5mult+0x3c>
1000e6b4:	2010      	movs	r0, #16
1000e6b6:	f7ff fe6f 	bl	1000e398 <malloc>
1000e6ba:	6268      	str	r0, [r5, #36]	; 0x24
1000e6bc:	6044      	str	r4, [r0, #4]
1000e6be:	6084      	str	r4, [r0, #8]
1000e6c0:	6004      	str	r4, [r0, #0]
1000e6c2:	60c4      	str	r4, [r0, #12]
1000e6c4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
1000e6c6:	68bc      	ldr	r4, [r7, #8]
1000e6c8:	2c00      	cmp	r4, #0
1000e6ca:	d110      	bne.n	1000e6ee <__pow5mult+0x66>
1000e6cc:	1c28      	adds	r0, r5, #0
1000e6ce:	4916      	ldr	r1, [pc, #88]	; (1000e728 <__pow5mult+0xa0>)
1000e6d0:	f7ff ff43 	bl	1000e55a <__i2b>
1000e6d4:	2300      	movs	r3, #0
1000e6d6:	60b8      	str	r0, [r7, #8]
1000e6d8:	1c04      	adds	r4, r0, #0
1000e6da:	6003      	str	r3, [r0, #0]
1000e6dc:	e007      	b.n	1000e6ee <__pow5mult+0x66>
1000e6de:	9b01      	ldr	r3, [sp, #4]
1000e6e0:	105b      	asrs	r3, r3, #1
1000e6e2:	9301      	str	r3, [sp, #4]
1000e6e4:	d01b      	beq.n	1000e71e <__pow5mult+0x96>
1000e6e6:	6820      	ldr	r0, [r4, #0]
1000e6e8:	2800      	cmp	r0, #0
1000e6ea:	d00f      	beq.n	1000e70c <__pow5mult+0x84>
1000e6ec:	1c04      	adds	r4, r0, #0
1000e6ee:	9b01      	ldr	r3, [sp, #4]
1000e6f0:	07db      	lsls	r3, r3, #31
1000e6f2:	d5f4      	bpl.n	1000e6de <__pow5mult+0x56>
1000e6f4:	1c31      	adds	r1, r6, #0
1000e6f6:	1c22      	adds	r2, r4, #0
1000e6f8:	1c28      	adds	r0, r5, #0
1000e6fa:	f7ff ff37 	bl	1000e56c <__multiply>
1000e6fe:	1c07      	adds	r7, r0, #0
1000e700:	1c31      	adds	r1, r6, #0
1000e702:	1c28      	adds	r0, r5, #0
1000e704:	f7ff fe8a 	bl	1000e41c <_Bfree>
1000e708:	1c3e      	adds	r6, r7, #0
1000e70a:	e7e8      	b.n	1000e6de <__pow5mult+0x56>
1000e70c:	1c28      	adds	r0, r5, #0
1000e70e:	1c21      	adds	r1, r4, #0
1000e710:	1c22      	adds	r2, r4, #0
1000e712:	f7ff ff2b 	bl	1000e56c <__multiply>
1000e716:	2300      	movs	r3, #0
1000e718:	6020      	str	r0, [r4, #0]
1000e71a:	6003      	str	r3, [r0, #0]
1000e71c:	e7e6      	b.n	1000e6ec <__pow5mult+0x64>
1000e71e:	1c30      	adds	r0, r6, #0
1000e720:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1000e722:	46c0      	nop			; (mov r8, r8)
1000e724:	10010a48 	.word	0x10010a48
1000e728:	00000271 	.word	0x00000271

1000e72c <__lshift>:
1000e72c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e72e:	1c0c      	adds	r4, r1, #0
1000e730:	1c17      	adds	r7, r2, #0
1000e732:	6923      	ldr	r3, [r4, #16]
1000e734:	1155      	asrs	r5, r2, #5
1000e736:	b085      	sub	sp, #20
1000e738:	18eb      	adds	r3, r5, r3
1000e73a:	9301      	str	r3, [sp, #4]
1000e73c:	3301      	adds	r3, #1
1000e73e:	9300      	str	r3, [sp, #0]
1000e740:	6849      	ldr	r1, [r1, #4]
1000e742:	68a3      	ldr	r3, [r4, #8]
1000e744:	9002      	str	r0, [sp, #8]
1000e746:	9a00      	ldr	r2, [sp, #0]
1000e748:	429a      	cmp	r2, r3
1000e74a:	dd02      	ble.n	1000e752 <__lshift+0x26>
1000e74c:	3101      	adds	r1, #1
1000e74e:	005b      	lsls	r3, r3, #1
1000e750:	e7f9      	b.n	1000e746 <__lshift+0x1a>
1000e752:	9802      	ldr	r0, [sp, #8]
1000e754:	f7ff fe2a 	bl	1000e3ac <_Balloc>
1000e758:	1c02      	adds	r2, r0, #0
1000e75a:	1c06      	adds	r6, r0, #0
1000e75c:	2300      	movs	r3, #0
1000e75e:	3214      	adds	r2, #20
1000e760:	42ab      	cmp	r3, r5
1000e762:	da04      	bge.n	1000e76e <__lshift+0x42>
1000e764:	2000      	movs	r0, #0
1000e766:	0099      	lsls	r1, r3, #2
1000e768:	5050      	str	r0, [r2, r1]
1000e76a:	3301      	adds	r3, #1
1000e76c:	e7f8      	b.n	1000e760 <__lshift+0x34>
1000e76e:	43eb      	mvns	r3, r5
1000e770:	17db      	asrs	r3, r3, #31
1000e772:	401d      	ands	r5, r3
1000e774:	1c23      	adds	r3, r4, #0
1000e776:	00ad      	lsls	r5, r5, #2
1000e778:	1955      	adds	r5, r2, r5
1000e77a:	6922      	ldr	r2, [r4, #16]
1000e77c:	3314      	adds	r3, #20
1000e77e:	0092      	lsls	r2, r2, #2
1000e780:	189a      	adds	r2, r3, r2
1000e782:	4694      	mov	ip, r2
1000e784:	221f      	movs	r2, #31
1000e786:	4017      	ands	r7, r2
1000e788:	d014      	beq.n	1000e7b4 <__lshift+0x88>
1000e78a:	3201      	adds	r2, #1
1000e78c:	1bd2      	subs	r2, r2, r7
1000e78e:	9203      	str	r2, [sp, #12]
1000e790:	2200      	movs	r2, #0
1000e792:	6819      	ldr	r1, [r3, #0]
1000e794:	1c28      	adds	r0, r5, #0
1000e796:	40b9      	lsls	r1, r7
1000e798:	430a      	orrs	r2, r1
1000e79a:	c504      	stmia	r5!, {r2}
1000e79c:	cb04      	ldmia	r3!, {r2}
1000e79e:	9903      	ldr	r1, [sp, #12]
1000e7a0:	40ca      	lsrs	r2, r1
1000e7a2:	459c      	cmp	ip, r3
1000e7a4:	d8f5      	bhi.n	1000e792 <__lshift+0x66>
1000e7a6:	6042      	str	r2, [r0, #4]
1000e7a8:	2a00      	cmp	r2, #0
1000e7aa:	d007      	beq.n	1000e7bc <__lshift+0x90>
1000e7ac:	9b01      	ldr	r3, [sp, #4]
1000e7ae:	3302      	adds	r3, #2
1000e7b0:	9300      	str	r3, [sp, #0]
1000e7b2:	e003      	b.n	1000e7bc <__lshift+0x90>
1000e7b4:	cb04      	ldmia	r3!, {r2}
1000e7b6:	c504      	stmia	r5!, {r2}
1000e7b8:	459c      	cmp	ip, r3
1000e7ba:	d8fb      	bhi.n	1000e7b4 <__lshift+0x88>
1000e7bc:	9b00      	ldr	r3, [sp, #0]
1000e7be:	9802      	ldr	r0, [sp, #8]
1000e7c0:	3b01      	subs	r3, #1
1000e7c2:	6133      	str	r3, [r6, #16]
1000e7c4:	1c21      	adds	r1, r4, #0
1000e7c6:	f7ff fe29 	bl	1000e41c <_Bfree>
1000e7ca:	1c30      	adds	r0, r6, #0
1000e7cc:	b005      	add	sp, #20
1000e7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000e7d0 <__mcmp>:
1000e7d0:	6903      	ldr	r3, [r0, #16]
1000e7d2:	690a      	ldr	r2, [r1, #16]
1000e7d4:	b510      	push	{r4, lr}
1000e7d6:	1a9b      	subs	r3, r3, r2
1000e7d8:	1c04      	adds	r4, r0, #0
1000e7da:	1e18      	subs	r0, r3, #0
1000e7dc:	d112      	bne.n	1000e804 <__mcmp+0x34>
1000e7de:	0093      	lsls	r3, r2, #2
1000e7e0:	3414      	adds	r4, #20
1000e7e2:	3114      	adds	r1, #20
1000e7e4:	18e2      	adds	r2, r4, r3
1000e7e6:	18c9      	adds	r1, r1, r3
1000e7e8:	3a04      	subs	r2, #4
1000e7ea:	3904      	subs	r1, #4
1000e7ec:	6813      	ldr	r3, [r2, #0]
1000e7ee:	6808      	ldr	r0, [r1, #0]
1000e7f0:	4283      	cmp	r3, r0
1000e7f2:	d004      	beq.n	1000e7fe <__mcmp+0x2e>
1000e7f4:	4283      	cmp	r3, r0
1000e7f6:	419b      	sbcs	r3, r3
1000e7f8:	2001      	movs	r0, #1
1000e7fa:	4318      	orrs	r0, r3
1000e7fc:	e002      	b.n	1000e804 <__mcmp+0x34>
1000e7fe:	42a2      	cmp	r2, r4
1000e800:	d8f2      	bhi.n	1000e7e8 <__mcmp+0x18>
1000e802:	2000      	movs	r0, #0
1000e804:	bd10      	pop	{r4, pc}

1000e806 <__mdiff>:
1000e806:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e808:	1c07      	adds	r7, r0, #0
1000e80a:	b085      	sub	sp, #20
1000e80c:	1c08      	adds	r0, r1, #0
1000e80e:	1c0c      	adds	r4, r1, #0
1000e810:	1c11      	adds	r1, r2, #0
1000e812:	1c15      	adds	r5, r2, #0
1000e814:	f7ff ffdc 	bl	1000e7d0 <__mcmp>
1000e818:	1e06      	subs	r6, r0, #0
1000e81a:	d107      	bne.n	1000e82c <__mdiff+0x26>
1000e81c:	1c38      	adds	r0, r7, #0
1000e81e:	1c31      	adds	r1, r6, #0
1000e820:	f7ff fdc4 	bl	1000e3ac <_Balloc>
1000e824:	2301      	movs	r3, #1
1000e826:	6146      	str	r6, [r0, #20]
1000e828:	6103      	str	r3, [r0, #16]
1000e82a:	e055      	b.n	1000e8d8 <__mdiff+0xd2>
1000e82c:	2300      	movs	r3, #0
1000e82e:	9301      	str	r3, [sp, #4]
1000e830:	4298      	cmp	r0, r3
1000e832:	da04      	bge.n	1000e83e <__mdiff+0x38>
1000e834:	1c23      	adds	r3, r4, #0
1000e836:	1c2c      	adds	r4, r5, #0
1000e838:	1c1d      	adds	r5, r3, #0
1000e83a:	2301      	movs	r3, #1
1000e83c:	9301      	str	r3, [sp, #4]
1000e83e:	1c38      	adds	r0, r7, #0
1000e840:	6861      	ldr	r1, [r4, #4]
1000e842:	f7ff fdb3 	bl	1000e3ac <_Balloc>
1000e846:	9b01      	ldr	r3, [sp, #4]
1000e848:	6926      	ldr	r6, [r4, #16]
1000e84a:	1c2f      	adds	r7, r5, #0
1000e84c:	60c3      	str	r3, [r0, #12]
1000e84e:	3414      	adds	r4, #20
1000e850:	00b3      	lsls	r3, r6, #2
1000e852:	18e3      	adds	r3, r4, r3
1000e854:	1c02      	adds	r2, r0, #0
1000e856:	9302      	str	r3, [sp, #8]
1000e858:	692b      	ldr	r3, [r5, #16]
1000e85a:	2500      	movs	r5, #0
1000e85c:	3714      	adds	r7, #20
1000e85e:	009b      	lsls	r3, r3, #2
1000e860:	18fb      	adds	r3, r7, r3
1000e862:	9303      	str	r3, [sp, #12]
1000e864:	3214      	adds	r2, #20
1000e866:	cc08      	ldmia	r4!, {r3}
1000e868:	4669      	mov	r1, sp
1000e86a:	469c      	mov	ip, r3
1000e86c:	cf08      	ldmia	r7!, {r3}
1000e86e:	3204      	adds	r2, #4
1000e870:	9300      	str	r3, [sp, #0]
1000e872:	4663      	mov	r3, ip
1000e874:	808b      	strh	r3, [r1, #4]
1000e876:	888b      	ldrh	r3, [r1, #4]
1000e878:	195d      	adds	r5, r3, r5
1000e87a:	9b00      	ldr	r3, [sp, #0]
1000e87c:	b29b      	uxth	r3, r3
1000e87e:	1aeb      	subs	r3, r5, r3
1000e880:	4665      	mov	r5, ip
1000e882:	9301      	str	r3, [sp, #4]
1000e884:	9b00      	ldr	r3, [sp, #0]
1000e886:	0c2d      	lsrs	r5, r5, #16
1000e888:	0c19      	lsrs	r1, r3, #16
1000e88a:	9b01      	ldr	r3, [sp, #4]
1000e88c:	1a69      	subs	r1, r5, r1
1000e88e:	141d      	asrs	r5, r3, #16
1000e890:	1f13      	subs	r3, r2, #4
1000e892:	469c      	mov	ip, r3
1000e894:	466b      	mov	r3, sp
1000e896:	1949      	adds	r1, r1, r5
1000e898:	889b      	ldrh	r3, [r3, #4]
1000e89a:	140d      	asrs	r5, r1, #16
1000e89c:	0409      	lsls	r1, r1, #16
1000e89e:	430b      	orrs	r3, r1
1000e8a0:	4661      	mov	r1, ip
1000e8a2:	600b      	str	r3, [r1, #0]
1000e8a4:	9b03      	ldr	r3, [sp, #12]
1000e8a6:	429f      	cmp	r7, r3
1000e8a8:	d3dd      	bcc.n	1000e866 <__mdiff+0x60>
1000e8aa:	9902      	ldr	r1, [sp, #8]
1000e8ac:	1c13      	adds	r3, r2, #0
1000e8ae:	428c      	cmp	r4, r1
1000e8b0:	d20b      	bcs.n	1000e8ca <__mdiff+0xc4>
1000e8b2:	cc08      	ldmia	r4!, {r3}
1000e8b4:	b299      	uxth	r1, r3
1000e8b6:	1949      	adds	r1, r1, r5
1000e8b8:	140d      	asrs	r5, r1, #16
1000e8ba:	0c1b      	lsrs	r3, r3, #16
1000e8bc:	18eb      	adds	r3, r5, r3
1000e8be:	141d      	asrs	r5, r3, #16
1000e8c0:	b289      	uxth	r1, r1
1000e8c2:	041b      	lsls	r3, r3, #16
1000e8c4:	430b      	orrs	r3, r1
1000e8c6:	c208      	stmia	r2!, {r3}
1000e8c8:	e7ef      	b.n	1000e8aa <__mdiff+0xa4>
1000e8ca:	3b04      	subs	r3, #4
1000e8cc:	681a      	ldr	r2, [r3, #0]
1000e8ce:	2a00      	cmp	r2, #0
1000e8d0:	d101      	bne.n	1000e8d6 <__mdiff+0xd0>
1000e8d2:	3e01      	subs	r6, #1
1000e8d4:	e7f9      	b.n	1000e8ca <__mdiff+0xc4>
1000e8d6:	6106      	str	r6, [r0, #16]
1000e8d8:	b005      	add	sp, #20
1000e8da:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000e8dc <__d2b>:
1000e8dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000e8de:	1c1d      	adds	r5, r3, #0
1000e8e0:	2101      	movs	r1, #1
1000e8e2:	9f08      	ldr	r7, [sp, #32]
1000e8e4:	1c14      	adds	r4, r2, #0
1000e8e6:	f7ff fd61 	bl	1000e3ac <_Balloc>
1000e8ea:	032b      	lsls	r3, r5, #12
1000e8ec:	006d      	lsls	r5, r5, #1
1000e8ee:	1c06      	adds	r6, r0, #0
1000e8f0:	0b1b      	lsrs	r3, r3, #12
1000e8f2:	0d6d      	lsrs	r5, r5, #21
1000e8f4:	d002      	beq.n	1000e8fc <__d2b+0x20>
1000e8f6:	2280      	movs	r2, #128	; 0x80
1000e8f8:	0352      	lsls	r2, r2, #13
1000e8fa:	4313      	orrs	r3, r2
1000e8fc:	9301      	str	r3, [sp, #4]
1000e8fe:	2c00      	cmp	r4, #0
1000e900:	d018      	beq.n	1000e934 <__d2b+0x58>
1000e902:	4668      	mov	r0, sp
1000e904:	9400      	str	r4, [sp, #0]
1000e906:	f7ff fdf9 	bl	1000e4fc <__lo0bits>
1000e90a:	9c00      	ldr	r4, [sp, #0]
1000e90c:	2800      	cmp	r0, #0
1000e90e:	d009      	beq.n	1000e924 <__d2b+0x48>
1000e910:	2320      	movs	r3, #32
1000e912:	9a01      	ldr	r2, [sp, #4]
1000e914:	1a19      	subs	r1, r3, r0
1000e916:	1c13      	adds	r3, r2, #0
1000e918:	408b      	lsls	r3, r1
1000e91a:	40c2      	lsrs	r2, r0
1000e91c:	4323      	orrs	r3, r4
1000e91e:	6173      	str	r3, [r6, #20]
1000e920:	9201      	str	r2, [sp, #4]
1000e922:	e000      	b.n	1000e926 <__d2b+0x4a>
1000e924:	6174      	str	r4, [r6, #20]
1000e926:	9c01      	ldr	r4, [sp, #4]
1000e928:	61b4      	str	r4, [r6, #24]
1000e92a:	1e63      	subs	r3, r4, #1
1000e92c:	419c      	sbcs	r4, r3
1000e92e:	3401      	adds	r4, #1
1000e930:	6134      	str	r4, [r6, #16]
1000e932:	e007      	b.n	1000e944 <__d2b+0x68>
1000e934:	a801      	add	r0, sp, #4
1000e936:	f7ff fde1 	bl	1000e4fc <__lo0bits>
1000e93a:	2401      	movs	r4, #1
1000e93c:	9b01      	ldr	r3, [sp, #4]
1000e93e:	6134      	str	r4, [r6, #16]
1000e940:	6173      	str	r3, [r6, #20]
1000e942:	3020      	adds	r0, #32
1000e944:	2d00      	cmp	r5, #0
1000e946:	d006      	beq.n	1000e956 <__d2b+0x7a>
1000e948:	4b0b      	ldr	r3, [pc, #44]	; (1000e978 <__d2b+0x9c>)
1000e94a:	18ed      	adds	r5, r5, r3
1000e94c:	2335      	movs	r3, #53	; 0x35
1000e94e:	182d      	adds	r5, r5, r0
1000e950:	603d      	str	r5, [r7, #0]
1000e952:	1a18      	subs	r0, r3, r0
1000e954:	e00b      	b.n	1000e96e <__d2b+0x92>
1000e956:	4b09      	ldr	r3, [pc, #36]	; (1000e97c <__d2b+0xa0>)
1000e958:	18c0      	adds	r0, r0, r3
1000e95a:	4b09      	ldr	r3, [pc, #36]	; (1000e980 <__d2b+0xa4>)
1000e95c:	6038      	str	r0, [r7, #0]
1000e95e:	18e3      	adds	r3, r4, r3
1000e960:	009b      	lsls	r3, r3, #2
1000e962:	18f3      	adds	r3, r6, r3
1000e964:	6958      	ldr	r0, [r3, #20]
1000e966:	f7ff fdae 	bl	1000e4c6 <__hi0bits>
1000e96a:	0164      	lsls	r4, r4, #5
1000e96c:	1a20      	subs	r0, r4, r0
1000e96e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000e970:	6018      	str	r0, [r3, #0]
1000e972:	1c30      	adds	r0, r6, #0
1000e974:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1000e976:	46c0      	nop			; (mov r8, r8)
1000e978:	fffffbcd 	.word	0xfffffbcd
1000e97c:	fffffbce 	.word	0xfffffbce
1000e980:	3fffffff 	.word	0x3fffffff

1000e984 <_mprec_log10>:
1000e984:	b510      	push	{r4, lr}
1000e986:	1e04      	subs	r4, r0, #0
1000e988:	2c17      	cmp	r4, #23
1000e98a:	dc05      	bgt.n	1000e998 <_mprec_log10+0x14>
1000e98c:	4b07      	ldr	r3, [pc, #28]	; (1000e9ac <_mprec_log10+0x28>)
1000e98e:	00c4      	lsls	r4, r0, #3
1000e990:	191c      	adds	r4, r3, r4
1000e992:	6820      	ldr	r0, [r4, #0]
1000e994:	6861      	ldr	r1, [r4, #4]
1000e996:	e008      	b.n	1000e9aa <_mprec_log10+0x26>
1000e998:	2000      	movs	r0, #0
1000e99a:	4905      	ldr	r1, [pc, #20]	; (1000e9b0 <_mprec_log10+0x2c>)
1000e99c:	2200      	movs	r2, #0
1000e99e:	4b05      	ldr	r3, [pc, #20]	; (1000e9b4 <_mprec_log10+0x30>)
1000e9a0:	3c01      	subs	r4, #1
1000e9a2:	f7fe f9f9 	bl	1000cd98 <__aeabi_dmul>
1000e9a6:	2c00      	cmp	r4, #0
1000e9a8:	d1f8      	bne.n	1000e99c <_mprec_log10+0x18>
1000e9aa:	bd10      	pop	{r4, pc}
1000e9ac:	10010958 	.word	0x10010958
1000e9b0:	3ff00000 	.word	0x3ff00000
1000e9b4:	40240000 	.word	0x40240000

1000e9b8 <_calloc_r>:
1000e9b8:	434a      	muls	r2, r1
1000e9ba:	b538      	push	{r3, r4, r5, lr}
1000e9bc:	1c11      	adds	r1, r2, #0
1000e9be:	1c14      	adds	r4, r2, #0
1000e9c0:	f000 f84e 	bl	1000ea60 <_malloc_r>
1000e9c4:	1e05      	subs	r5, r0, #0
1000e9c6:	d003      	beq.n	1000e9d0 <_calloc_r+0x18>
1000e9c8:	2100      	movs	r1, #0
1000e9ca:	1c22      	adds	r2, r4, #0
1000e9cc:	f7ff f953 	bl	1000dc76 <memset>
1000e9d0:	1c28      	adds	r0, r5, #0
1000e9d2:	bd38      	pop	{r3, r4, r5, pc}

1000e9d4 <_free_r>:
1000e9d4:	b530      	push	{r4, r5, lr}
1000e9d6:	2900      	cmp	r1, #0
1000e9d8:	d03e      	beq.n	1000ea58 <_free_r+0x84>
1000e9da:	3904      	subs	r1, #4
1000e9dc:	680b      	ldr	r3, [r1, #0]
1000e9de:	2b00      	cmp	r3, #0
1000e9e0:	da00      	bge.n	1000e9e4 <_free_r+0x10>
1000e9e2:	18c9      	adds	r1, r1, r3
1000e9e4:	4a1d      	ldr	r2, [pc, #116]	; (1000ea5c <_free_r+0x88>)
1000e9e6:	6813      	ldr	r3, [r2, #0]
1000e9e8:	1c14      	adds	r4, r2, #0
1000e9ea:	2b00      	cmp	r3, #0
1000e9ec:	d102      	bne.n	1000e9f4 <_free_r+0x20>
1000e9ee:	604b      	str	r3, [r1, #4]
1000e9f0:	6011      	str	r1, [r2, #0]
1000e9f2:	e031      	b.n	1000ea58 <_free_r+0x84>
1000e9f4:	4299      	cmp	r1, r3
1000e9f6:	d20d      	bcs.n	1000ea14 <_free_r+0x40>
1000e9f8:	6808      	ldr	r0, [r1, #0]
1000e9fa:	180a      	adds	r2, r1, r0
1000e9fc:	429a      	cmp	r2, r3
1000e9fe:	d103      	bne.n	1000ea08 <_free_r+0x34>
1000ea00:	6813      	ldr	r3, [r2, #0]
1000ea02:	18c3      	adds	r3, r0, r3
1000ea04:	600b      	str	r3, [r1, #0]
1000ea06:	6853      	ldr	r3, [r2, #4]
1000ea08:	604b      	str	r3, [r1, #4]
1000ea0a:	6021      	str	r1, [r4, #0]
1000ea0c:	e024      	b.n	1000ea58 <_free_r+0x84>
1000ea0e:	428a      	cmp	r2, r1
1000ea10:	d803      	bhi.n	1000ea1a <_free_r+0x46>
1000ea12:	1c13      	adds	r3, r2, #0
1000ea14:	685a      	ldr	r2, [r3, #4]
1000ea16:	2a00      	cmp	r2, #0
1000ea18:	d1f9      	bne.n	1000ea0e <_free_r+0x3a>
1000ea1a:	681d      	ldr	r5, [r3, #0]
1000ea1c:	195c      	adds	r4, r3, r5
1000ea1e:	428c      	cmp	r4, r1
1000ea20:	d10b      	bne.n	1000ea3a <_free_r+0x66>
1000ea22:	6809      	ldr	r1, [r1, #0]
1000ea24:	1869      	adds	r1, r5, r1
1000ea26:	1858      	adds	r0, r3, r1
1000ea28:	6019      	str	r1, [r3, #0]
1000ea2a:	4290      	cmp	r0, r2
1000ea2c:	d114      	bne.n	1000ea58 <_free_r+0x84>
1000ea2e:	6810      	ldr	r0, [r2, #0]
1000ea30:	6852      	ldr	r2, [r2, #4]
1000ea32:	1809      	adds	r1, r1, r0
1000ea34:	6019      	str	r1, [r3, #0]
1000ea36:	605a      	str	r2, [r3, #4]
1000ea38:	e00e      	b.n	1000ea58 <_free_r+0x84>
1000ea3a:	428c      	cmp	r4, r1
1000ea3c:	d902      	bls.n	1000ea44 <_free_r+0x70>
1000ea3e:	230c      	movs	r3, #12
1000ea40:	6003      	str	r3, [r0, #0]
1000ea42:	e009      	b.n	1000ea58 <_free_r+0x84>
1000ea44:	6808      	ldr	r0, [r1, #0]
1000ea46:	180c      	adds	r4, r1, r0
1000ea48:	4294      	cmp	r4, r2
1000ea4a:	d103      	bne.n	1000ea54 <_free_r+0x80>
1000ea4c:	6814      	ldr	r4, [r2, #0]
1000ea4e:	6852      	ldr	r2, [r2, #4]
1000ea50:	1900      	adds	r0, r0, r4
1000ea52:	6008      	str	r0, [r1, #0]
1000ea54:	604a      	str	r2, [r1, #4]
1000ea56:	6059      	str	r1, [r3, #4]
1000ea58:	bd30      	pop	{r4, r5, pc}
1000ea5a:	46c0      	nop			; (mov r8, r8)
1000ea5c:	10010bb8 	.word	0x10010bb8

1000ea60 <_malloc_r>:
1000ea60:	2303      	movs	r3, #3
1000ea62:	b570      	push	{r4, r5, r6, lr}
1000ea64:	1ccc      	adds	r4, r1, #3
1000ea66:	439c      	bics	r4, r3
1000ea68:	3408      	adds	r4, #8
1000ea6a:	1c05      	adds	r5, r0, #0
1000ea6c:	2c0c      	cmp	r4, #12
1000ea6e:	d201      	bcs.n	1000ea74 <_malloc_r+0x14>
1000ea70:	240c      	movs	r4, #12
1000ea72:	e005      	b.n	1000ea80 <_malloc_r+0x20>
1000ea74:	2c00      	cmp	r4, #0
1000ea76:	da03      	bge.n	1000ea80 <_malloc_r+0x20>
1000ea78:	230c      	movs	r3, #12
1000ea7a:	2000      	movs	r0, #0
1000ea7c:	602b      	str	r3, [r5, #0]
1000ea7e:	e042      	b.n	1000eb06 <_malloc_r+0xa6>
1000ea80:	428c      	cmp	r4, r1
1000ea82:	d3f9      	bcc.n	1000ea78 <_malloc_r+0x18>
1000ea84:	4a20      	ldr	r2, [pc, #128]	; (1000eb08 <_malloc_r+0xa8>)
1000ea86:	6813      	ldr	r3, [r2, #0]
1000ea88:	1c10      	adds	r0, r2, #0
1000ea8a:	1c19      	adds	r1, r3, #0
1000ea8c:	2900      	cmp	r1, #0
1000ea8e:	d013      	beq.n	1000eab8 <_malloc_r+0x58>
1000ea90:	680a      	ldr	r2, [r1, #0]
1000ea92:	1b12      	subs	r2, r2, r4
1000ea94:	d40d      	bmi.n	1000eab2 <_malloc_r+0x52>
1000ea96:	2a0b      	cmp	r2, #11
1000ea98:	d902      	bls.n	1000eaa0 <_malloc_r+0x40>
1000ea9a:	600a      	str	r2, [r1, #0]
1000ea9c:	188b      	adds	r3, r1, r2
1000ea9e:	e01f      	b.n	1000eae0 <_malloc_r+0x80>
1000eaa0:	428b      	cmp	r3, r1
1000eaa2:	d102      	bne.n	1000eaaa <_malloc_r+0x4a>
1000eaa4:	685a      	ldr	r2, [r3, #4]
1000eaa6:	6002      	str	r2, [r0, #0]
1000eaa8:	e01b      	b.n	1000eae2 <_malloc_r+0x82>
1000eaaa:	684a      	ldr	r2, [r1, #4]
1000eaac:	605a      	str	r2, [r3, #4]
1000eaae:	1c0b      	adds	r3, r1, #0
1000eab0:	e017      	b.n	1000eae2 <_malloc_r+0x82>
1000eab2:	1c0b      	adds	r3, r1, #0
1000eab4:	6849      	ldr	r1, [r1, #4]
1000eab6:	e7e9      	b.n	1000ea8c <_malloc_r+0x2c>
1000eab8:	4e14      	ldr	r6, [pc, #80]	; (1000eb0c <_malloc_r+0xac>)
1000eaba:	6833      	ldr	r3, [r6, #0]
1000eabc:	2b00      	cmp	r3, #0
1000eabe:	d103      	bne.n	1000eac8 <_malloc_r+0x68>
1000eac0:	1c28      	adds	r0, r5, #0
1000eac2:	f000 fb1f 	bl	1000f104 <_sbrk_r>
1000eac6:	6030      	str	r0, [r6, #0]
1000eac8:	1c28      	adds	r0, r5, #0
1000eaca:	1c21      	adds	r1, r4, #0
1000eacc:	f000 fb1a 	bl	1000f104 <_sbrk_r>
1000ead0:	1c03      	adds	r3, r0, #0
1000ead2:	1c42      	adds	r2, r0, #1
1000ead4:	d0d0      	beq.n	1000ea78 <_malloc_r+0x18>
1000ead6:	2203      	movs	r2, #3
1000ead8:	1cc6      	adds	r6, r0, #3
1000eada:	4396      	bics	r6, r2
1000eadc:	4286      	cmp	r6, r0
1000eade:	d10a      	bne.n	1000eaf6 <_malloc_r+0x96>
1000eae0:	601c      	str	r4, [r3, #0]
1000eae2:	1c18      	adds	r0, r3, #0
1000eae4:	2107      	movs	r1, #7
1000eae6:	300b      	adds	r0, #11
1000eae8:	1d1a      	adds	r2, r3, #4
1000eaea:	4388      	bics	r0, r1
1000eaec:	1a82      	subs	r2, r0, r2
1000eaee:	d00a      	beq.n	1000eb06 <_malloc_r+0xa6>
1000eaf0:	4251      	negs	r1, r2
1000eaf2:	5099      	str	r1, [r3, r2]
1000eaf4:	e007      	b.n	1000eb06 <_malloc_r+0xa6>
1000eaf6:	1a31      	subs	r1, r6, r0
1000eaf8:	1c28      	adds	r0, r5, #0
1000eafa:	f000 fb03 	bl	1000f104 <_sbrk_r>
1000eafe:	1c43      	adds	r3, r0, #1
1000eb00:	d0ba      	beq.n	1000ea78 <_malloc_r+0x18>
1000eb02:	1c33      	adds	r3, r6, #0
1000eb04:	e7ec      	b.n	1000eae0 <_malloc_r+0x80>
1000eb06:	bd70      	pop	{r4, r5, r6, pc}
1000eb08:	10010bb8 	.word	0x10010bb8
1000eb0c:	10010bb4 	.word	0x10010bb4

1000eb10 <__sfputc_r>:
1000eb10:	6893      	ldr	r3, [r2, #8]
1000eb12:	b510      	push	{r4, lr}
1000eb14:	3b01      	subs	r3, #1
1000eb16:	6093      	str	r3, [r2, #8]
1000eb18:	2b00      	cmp	r3, #0
1000eb1a:	da05      	bge.n	1000eb28 <__sfputc_r+0x18>
1000eb1c:	6994      	ldr	r4, [r2, #24]
1000eb1e:	42a3      	cmp	r3, r4
1000eb20:	db08      	blt.n	1000eb34 <__sfputc_r+0x24>
1000eb22:	b2cb      	uxtb	r3, r1
1000eb24:	2b0a      	cmp	r3, #10
1000eb26:	d005      	beq.n	1000eb34 <__sfputc_r+0x24>
1000eb28:	6813      	ldr	r3, [r2, #0]
1000eb2a:	1c58      	adds	r0, r3, #1
1000eb2c:	6010      	str	r0, [r2, #0]
1000eb2e:	7019      	strb	r1, [r3, #0]
1000eb30:	b2c8      	uxtb	r0, r1
1000eb32:	e001      	b.n	1000eb38 <__sfputc_r+0x28>
1000eb34:	f000 fb4c 	bl	1000f1d0 <__swbuf_r>
1000eb38:	bd10      	pop	{r4, pc}

1000eb3a <__sfputs_r>:
1000eb3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000eb3c:	1c06      	adds	r6, r0, #0
1000eb3e:	1c0f      	adds	r7, r1, #0
1000eb40:	1c14      	adds	r4, r2, #0
1000eb42:	18d5      	adds	r5, r2, r3
1000eb44:	42ac      	cmp	r4, r5
1000eb46:	d008      	beq.n	1000eb5a <__sfputs_r+0x20>
1000eb48:	7821      	ldrb	r1, [r4, #0]
1000eb4a:	1c30      	adds	r0, r6, #0
1000eb4c:	1c3a      	adds	r2, r7, #0
1000eb4e:	f7ff ffdf 	bl	1000eb10 <__sfputc_r>
1000eb52:	3401      	adds	r4, #1
1000eb54:	1c43      	adds	r3, r0, #1
1000eb56:	d1f5      	bne.n	1000eb44 <__sfputs_r+0xa>
1000eb58:	e000      	b.n	1000eb5c <__sfputs_r+0x22>
1000eb5a:	2000      	movs	r0, #0
1000eb5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

1000eb60 <_vfiprintf_r>:
1000eb60:	b5f0      	push	{r4, r5, r6, r7, lr}
1000eb62:	b09f      	sub	sp, #124	; 0x7c
1000eb64:	1c06      	adds	r6, r0, #0
1000eb66:	1c0f      	adds	r7, r1, #0
1000eb68:	9202      	str	r2, [sp, #8]
1000eb6a:	9305      	str	r3, [sp, #20]
1000eb6c:	2800      	cmp	r0, #0
1000eb6e:	d004      	beq.n	1000eb7a <_vfiprintf_r+0x1a>
1000eb70:	6983      	ldr	r3, [r0, #24]
1000eb72:	2b00      	cmp	r3, #0
1000eb74:	d101      	bne.n	1000eb7a <_vfiprintf_r+0x1a>
1000eb76:	f7ff fb7d 	bl	1000e274 <__sinit>
1000eb7a:	4b79      	ldr	r3, [pc, #484]	; (1000ed60 <_vfiprintf_r+0x200>)
1000eb7c:	429f      	cmp	r7, r3
1000eb7e:	d101      	bne.n	1000eb84 <_vfiprintf_r+0x24>
1000eb80:	6877      	ldr	r7, [r6, #4]
1000eb82:	e008      	b.n	1000eb96 <_vfiprintf_r+0x36>
1000eb84:	4b77      	ldr	r3, [pc, #476]	; (1000ed64 <_vfiprintf_r+0x204>)
1000eb86:	429f      	cmp	r7, r3
1000eb88:	d101      	bne.n	1000eb8e <_vfiprintf_r+0x2e>
1000eb8a:	68b7      	ldr	r7, [r6, #8]
1000eb8c:	e003      	b.n	1000eb96 <_vfiprintf_r+0x36>
1000eb8e:	4b76      	ldr	r3, [pc, #472]	; (1000ed68 <_vfiprintf_r+0x208>)
1000eb90:	429f      	cmp	r7, r3
1000eb92:	d100      	bne.n	1000eb96 <_vfiprintf_r+0x36>
1000eb94:	68f7      	ldr	r7, [r6, #12]
1000eb96:	89bb      	ldrh	r3, [r7, #12]
1000eb98:	071b      	lsls	r3, r3, #28
1000eb9a:	d50a      	bpl.n	1000ebb2 <_vfiprintf_r+0x52>
1000eb9c:	693b      	ldr	r3, [r7, #16]
1000eb9e:	2b00      	cmp	r3, #0
1000eba0:	d007      	beq.n	1000ebb2 <_vfiprintf_r+0x52>
1000eba2:	2300      	movs	r3, #0
1000eba4:	ad06      	add	r5, sp, #24
1000eba6:	616b      	str	r3, [r5, #20]
1000eba8:	3320      	adds	r3, #32
1000ebaa:	766b      	strb	r3, [r5, #25]
1000ebac:	3310      	adds	r3, #16
1000ebae:	76ab      	strb	r3, [r5, #26]
1000ebb0:	e03d      	b.n	1000ec2e <_vfiprintf_r+0xce>
1000ebb2:	1c30      	adds	r0, r6, #0
1000ebb4:	1c39      	adds	r1, r7, #0
1000ebb6:	f000 fb77 	bl	1000f2a8 <__swsetup_r>
1000ebba:	2800      	cmp	r0, #0
1000ebbc:	d0f1      	beq.n	1000eba2 <_vfiprintf_r+0x42>
1000ebbe:	2001      	movs	r0, #1
1000ebc0:	4240      	negs	r0, r0
1000ebc2:	e0ca      	b.n	1000ed5a <_vfiprintf_r+0x1fa>
1000ebc4:	9a05      	ldr	r2, [sp, #20]
1000ebc6:	1d11      	adds	r1, r2, #4
1000ebc8:	6812      	ldr	r2, [r2, #0]
1000ebca:	9105      	str	r1, [sp, #20]
1000ebcc:	2a00      	cmp	r2, #0
1000ebce:	db7e      	blt.n	1000ecce <_vfiprintf_r+0x16e>
1000ebd0:	9209      	str	r2, [sp, #36]	; 0x24
1000ebd2:	3401      	adds	r4, #1
1000ebd4:	7823      	ldrb	r3, [r4, #0]
1000ebd6:	2b2e      	cmp	r3, #46	; 0x2e
1000ebd8:	d100      	bne.n	1000ebdc <_vfiprintf_r+0x7c>
1000ebda:	e089      	b.n	1000ecf0 <_vfiprintf_r+0x190>
1000ebdc:	7821      	ldrb	r1, [r4, #0]
1000ebde:	4863      	ldr	r0, [pc, #396]	; (1000ed6c <_vfiprintf_r+0x20c>)
1000ebe0:	2203      	movs	r2, #3
1000ebe2:	f001 fadb 	bl	1001019c <memchr>
1000ebe6:	2800      	cmp	r0, #0
1000ebe8:	d008      	beq.n	1000ebfc <_vfiprintf_r+0x9c>
1000ebea:	4b60      	ldr	r3, [pc, #384]	; (1000ed6c <_vfiprintf_r+0x20c>)
1000ebec:	3401      	adds	r4, #1
1000ebee:	1ac0      	subs	r0, r0, r3
1000ebf0:	2340      	movs	r3, #64	; 0x40
1000ebf2:	4083      	lsls	r3, r0
1000ebf4:	1c18      	adds	r0, r3, #0
1000ebf6:	682b      	ldr	r3, [r5, #0]
1000ebf8:	4318      	orrs	r0, r3
1000ebfa:	6028      	str	r0, [r5, #0]
1000ebfc:	7821      	ldrb	r1, [r4, #0]
1000ebfe:	1c63      	adds	r3, r4, #1
1000ec00:	485b      	ldr	r0, [pc, #364]	; (1000ed70 <_vfiprintf_r+0x210>)
1000ec02:	2206      	movs	r2, #6
1000ec04:	9302      	str	r3, [sp, #8]
1000ec06:	7629      	strb	r1, [r5, #24]
1000ec08:	f001 fac8 	bl	1001019c <memchr>
1000ec0c:	2800      	cmp	r0, #0
1000ec0e:	d100      	bne.n	1000ec12 <_vfiprintf_r+0xb2>
1000ec10:	e091      	b.n	1000ed36 <_vfiprintf_r+0x1d6>
1000ec12:	4b58      	ldr	r3, [pc, #352]	; (1000ed74 <_vfiprintf_r+0x214>)
1000ec14:	2b00      	cmp	r3, #0
1000ec16:	d000      	beq.n	1000ec1a <_vfiprintf_r+0xba>
1000ec18:	e084      	b.n	1000ed24 <_vfiprintf_r+0x1c4>
1000ec1a:	2207      	movs	r2, #7
1000ec1c:	9b05      	ldr	r3, [sp, #20]
1000ec1e:	3307      	adds	r3, #7
1000ec20:	4393      	bics	r3, r2
1000ec22:	3308      	adds	r3, #8
1000ec24:	9305      	str	r3, [sp, #20]
1000ec26:	696b      	ldr	r3, [r5, #20]
1000ec28:	9a03      	ldr	r2, [sp, #12]
1000ec2a:	189b      	adds	r3, r3, r2
1000ec2c:	616b      	str	r3, [r5, #20]
1000ec2e:	9c02      	ldr	r4, [sp, #8]
1000ec30:	7823      	ldrb	r3, [r4, #0]
1000ec32:	2b00      	cmp	r3, #0
1000ec34:	d104      	bne.n	1000ec40 <_vfiprintf_r+0xe0>
1000ec36:	9b02      	ldr	r3, [sp, #8]
1000ec38:	1ae3      	subs	r3, r4, r3
1000ec3a:	9304      	str	r3, [sp, #16]
1000ec3c:	d011      	beq.n	1000ec62 <_vfiprintf_r+0x102>
1000ec3e:	e003      	b.n	1000ec48 <_vfiprintf_r+0xe8>
1000ec40:	2b25      	cmp	r3, #37	; 0x25
1000ec42:	d0f8      	beq.n	1000ec36 <_vfiprintf_r+0xd6>
1000ec44:	3401      	adds	r4, #1
1000ec46:	e7f3      	b.n	1000ec30 <_vfiprintf_r+0xd0>
1000ec48:	9b04      	ldr	r3, [sp, #16]
1000ec4a:	1c30      	adds	r0, r6, #0
1000ec4c:	1c39      	adds	r1, r7, #0
1000ec4e:	9a02      	ldr	r2, [sp, #8]
1000ec50:	f7ff ff73 	bl	1000eb3a <__sfputs_r>
1000ec54:	1c43      	adds	r3, r0, #1
1000ec56:	d07b      	beq.n	1000ed50 <_vfiprintf_r+0x1f0>
1000ec58:	696a      	ldr	r2, [r5, #20]
1000ec5a:	9b04      	ldr	r3, [sp, #16]
1000ec5c:	4694      	mov	ip, r2
1000ec5e:	4463      	add	r3, ip
1000ec60:	616b      	str	r3, [r5, #20]
1000ec62:	7823      	ldrb	r3, [r4, #0]
1000ec64:	2b00      	cmp	r3, #0
1000ec66:	d073      	beq.n	1000ed50 <_vfiprintf_r+0x1f0>
1000ec68:	2201      	movs	r2, #1
1000ec6a:	2300      	movs	r3, #0
1000ec6c:	4252      	negs	r2, r2
1000ec6e:	606a      	str	r2, [r5, #4]
1000ec70:	a902      	add	r1, sp, #8
1000ec72:	3254      	adds	r2, #84	; 0x54
1000ec74:	1852      	adds	r2, r2, r1
1000ec76:	3401      	adds	r4, #1
1000ec78:	602b      	str	r3, [r5, #0]
1000ec7a:	60eb      	str	r3, [r5, #12]
1000ec7c:	60ab      	str	r3, [r5, #8]
1000ec7e:	7013      	strb	r3, [r2, #0]
1000ec80:	65ab      	str	r3, [r5, #88]	; 0x58
1000ec82:	7821      	ldrb	r1, [r4, #0]
1000ec84:	483c      	ldr	r0, [pc, #240]	; (1000ed78 <_vfiprintf_r+0x218>)
1000ec86:	2205      	movs	r2, #5
1000ec88:	f001 fa88 	bl	1001019c <memchr>
1000ec8c:	2800      	cmp	r0, #0
1000ec8e:	d009      	beq.n	1000eca4 <_vfiprintf_r+0x144>
1000ec90:	4b39      	ldr	r3, [pc, #228]	; (1000ed78 <_vfiprintf_r+0x218>)
1000ec92:	3401      	adds	r4, #1
1000ec94:	1ac0      	subs	r0, r0, r3
1000ec96:	2301      	movs	r3, #1
1000ec98:	4083      	lsls	r3, r0
1000ec9a:	1c18      	adds	r0, r3, #0
1000ec9c:	682b      	ldr	r3, [r5, #0]
1000ec9e:	4318      	orrs	r0, r3
1000eca0:	6028      	str	r0, [r5, #0]
1000eca2:	e7ee      	b.n	1000ec82 <_vfiprintf_r+0x122>
1000eca4:	682b      	ldr	r3, [r5, #0]
1000eca6:	06da      	lsls	r2, r3, #27
1000eca8:	d504      	bpl.n	1000ecb4 <_vfiprintf_r+0x154>
1000ecaa:	2253      	movs	r2, #83	; 0x53
1000ecac:	2120      	movs	r1, #32
1000ecae:	a802      	add	r0, sp, #8
1000ecb0:	1812      	adds	r2, r2, r0
1000ecb2:	7011      	strb	r1, [r2, #0]
1000ecb4:	071a      	lsls	r2, r3, #28
1000ecb6:	d504      	bpl.n	1000ecc2 <_vfiprintf_r+0x162>
1000ecb8:	2253      	movs	r2, #83	; 0x53
1000ecba:	212b      	movs	r1, #43	; 0x2b
1000ecbc:	a802      	add	r0, sp, #8
1000ecbe:	1812      	adds	r2, r2, r0
1000ecc0:	7011      	strb	r1, [r2, #0]
1000ecc2:	7822      	ldrb	r2, [r4, #0]
1000ecc4:	2a2a      	cmp	r2, #42	; 0x2a
1000ecc6:	d100      	bne.n	1000ecca <_vfiprintf_r+0x16a>
1000ecc8:	e77c      	b.n	1000ebc4 <_vfiprintf_r+0x64>
1000ecca:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000eccc:	e005      	b.n	1000ecda <_vfiprintf_r+0x17a>
1000ecce:	4252      	negs	r2, r2
1000ecd0:	60ea      	str	r2, [r5, #12]
1000ecd2:	2202      	movs	r2, #2
1000ecd4:	4313      	orrs	r3, r2
1000ecd6:	602b      	str	r3, [r5, #0]
1000ecd8:	e77b      	b.n	1000ebd2 <_vfiprintf_r+0x72>
1000ecda:	7822      	ldrb	r2, [r4, #0]
1000ecdc:	3a30      	subs	r2, #48	; 0x30
1000ecde:	2a09      	cmp	r2, #9
1000ece0:	d804      	bhi.n	1000ecec <_vfiprintf_r+0x18c>
1000ece2:	210a      	movs	r1, #10
1000ece4:	434b      	muls	r3, r1
1000ece6:	3401      	adds	r4, #1
1000ece8:	189b      	adds	r3, r3, r2
1000ecea:	e7f6      	b.n	1000ecda <_vfiprintf_r+0x17a>
1000ecec:	9309      	str	r3, [sp, #36]	; 0x24
1000ecee:	e771      	b.n	1000ebd4 <_vfiprintf_r+0x74>
1000ecf0:	7863      	ldrb	r3, [r4, #1]
1000ecf2:	2b2a      	cmp	r3, #42	; 0x2a
1000ecf4:	d109      	bne.n	1000ed0a <_vfiprintf_r+0x1aa>
1000ecf6:	9b05      	ldr	r3, [sp, #20]
1000ecf8:	3402      	adds	r4, #2
1000ecfa:	1d1a      	adds	r2, r3, #4
1000ecfc:	681b      	ldr	r3, [r3, #0]
1000ecfe:	9205      	str	r2, [sp, #20]
1000ed00:	2b00      	cmp	r3, #0
1000ed02:	da0d      	bge.n	1000ed20 <_vfiprintf_r+0x1c0>
1000ed04:	2301      	movs	r3, #1
1000ed06:	425b      	negs	r3, r3
1000ed08:	e00a      	b.n	1000ed20 <_vfiprintf_r+0x1c0>
1000ed0a:	2300      	movs	r3, #0
1000ed0c:	3401      	adds	r4, #1
1000ed0e:	7822      	ldrb	r2, [r4, #0]
1000ed10:	3a30      	subs	r2, #48	; 0x30
1000ed12:	2a09      	cmp	r2, #9
1000ed14:	d804      	bhi.n	1000ed20 <_vfiprintf_r+0x1c0>
1000ed16:	210a      	movs	r1, #10
1000ed18:	434b      	muls	r3, r1
1000ed1a:	3401      	adds	r4, #1
1000ed1c:	189b      	adds	r3, r3, r2
1000ed1e:	e7f6      	b.n	1000ed0e <_vfiprintf_r+0x1ae>
1000ed20:	9307      	str	r3, [sp, #28]
1000ed22:	e75b      	b.n	1000ebdc <_vfiprintf_r+0x7c>
1000ed24:	ab05      	add	r3, sp, #20
1000ed26:	9300      	str	r3, [sp, #0]
1000ed28:	1c30      	adds	r0, r6, #0
1000ed2a:	1c29      	adds	r1, r5, #0
1000ed2c:	1c3a      	adds	r2, r7, #0
1000ed2e:	4b13      	ldr	r3, [pc, #76]	; (1000ed7c <_vfiprintf_r+0x21c>)
1000ed30:	e000      	b.n	1000ed34 <_vfiprintf_r+0x1d4>
1000ed32:	bf00      	nop
1000ed34:	e007      	b.n	1000ed46 <_vfiprintf_r+0x1e6>
1000ed36:	ab05      	add	r3, sp, #20
1000ed38:	9300      	str	r3, [sp, #0]
1000ed3a:	1c30      	adds	r0, r6, #0
1000ed3c:	1c29      	adds	r1, r5, #0
1000ed3e:	1c3a      	adds	r2, r7, #0
1000ed40:	4b0e      	ldr	r3, [pc, #56]	; (1000ed7c <_vfiprintf_r+0x21c>)
1000ed42:	f000 f88b 	bl	1000ee5c <_printf_i>
1000ed46:	9003      	str	r0, [sp, #12]
1000ed48:	9b03      	ldr	r3, [sp, #12]
1000ed4a:	3301      	adds	r3, #1
1000ed4c:	d000      	beq.n	1000ed50 <_vfiprintf_r+0x1f0>
1000ed4e:	e76a      	b.n	1000ec26 <_vfiprintf_r+0xc6>
1000ed50:	89bb      	ldrh	r3, [r7, #12]
1000ed52:	065b      	lsls	r3, r3, #25
1000ed54:	d500      	bpl.n	1000ed58 <_vfiprintf_r+0x1f8>
1000ed56:	e732      	b.n	1000ebbe <_vfiprintf_r+0x5e>
1000ed58:	980b      	ldr	r0, [sp, #44]	; 0x2c
1000ed5a:	b01f      	add	sp, #124	; 0x7c
1000ed5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ed5e:	46c0      	nop			; (mov r8, r8)
1000ed60:	100108f8 	.word	0x100108f8
1000ed64:	10010918 	.word	0x10010918
1000ed68:	10010938 	.word	0x10010938
1000ed6c:	10010a5a 	.word	0x10010a5a
1000ed70:	10010a5e 	.word	0x10010a5e
1000ed74:	00000000 	.word	0x00000000
1000ed78:	10010a54 	.word	0x10010a54
1000ed7c:	1000eb3b 	.word	0x1000eb3b

1000ed80 <_printf_common>:
1000ed80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000ed82:	1c17      	adds	r7, r2, #0
1000ed84:	9301      	str	r3, [sp, #4]
1000ed86:	690a      	ldr	r2, [r1, #16]
1000ed88:	688b      	ldr	r3, [r1, #8]
1000ed8a:	9000      	str	r0, [sp, #0]
1000ed8c:	1c0c      	adds	r4, r1, #0
1000ed8e:	4293      	cmp	r3, r2
1000ed90:	da00      	bge.n	1000ed94 <_printf_common+0x14>
1000ed92:	1c13      	adds	r3, r2, #0
1000ed94:	1c22      	adds	r2, r4, #0
1000ed96:	603b      	str	r3, [r7, #0]
1000ed98:	3243      	adds	r2, #67	; 0x43
1000ed9a:	7812      	ldrb	r2, [r2, #0]
1000ed9c:	2a00      	cmp	r2, #0
1000ed9e:	d001      	beq.n	1000eda4 <_printf_common+0x24>
1000eda0:	3301      	adds	r3, #1
1000eda2:	603b      	str	r3, [r7, #0]
1000eda4:	6823      	ldr	r3, [r4, #0]
1000eda6:	069b      	lsls	r3, r3, #26
1000eda8:	d502      	bpl.n	1000edb0 <_printf_common+0x30>
1000edaa:	683b      	ldr	r3, [r7, #0]
1000edac:	3302      	adds	r3, #2
1000edae:	603b      	str	r3, [r7, #0]
1000edb0:	2506      	movs	r5, #6
1000edb2:	6823      	ldr	r3, [r4, #0]
1000edb4:	401d      	ands	r5, r3
1000edb6:	d01e      	beq.n	1000edf6 <_printf_common+0x76>
1000edb8:	1c23      	adds	r3, r4, #0
1000edba:	3343      	adds	r3, #67	; 0x43
1000edbc:	781b      	ldrb	r3, [r3, #0]
1000edbe:	1e5a      	subs	r2, r3, #1
1000edc0:	4193      	sbcs	r3, r2
1000edc2:	6822      	ldr	r2, [r4, #0]
1000edc4:	0692      	lsls	r2, r2, #26
1000edc6:	d51c      	bpl.n	1000ee02 <_printf_common+0x82>
1000edc8:	2030      	movs	r0, #48	; 0x30
1000edca:	18e1      	adds	r1, r4, r3
1000edcc:	3140      	adds	r1, #64	; 0x40
1000edce:	70c8      	strb	r0, [r1, #3]
1000edd0:	1c21      	adds	r1, r4, #0
1000edd2:	1c5a      	adds	r2, r3, #1
1000edd4:	3145      	adds	r1, #69	; 0x45
1000edd6:	7809      	ldrb	r1, [r1, #0]
1000edd8:	18a2      	adds	r2, r4, r2
1000edda:	3240      	adds	r2, #64	; 0x40
1000eddc:	3302      	adds	r3, #2
1000edde:	70d1      	strb	r1, [r2, #3]
1000ede0:	e00f      	b.n	1000ee02 <_printf_common+0x82>
1000ede2:	1c22      	adds	r2, r4, #0
1000ede4:	2301      	movs	r3, #1
1000ede6:	9800      	ldr	r0, [sp, #0]
1000ede8:	9901      	ldr	r1, [sp, #4]
1000edea:	3219      	adds	r2, #25
1000edec:	9e08      	ldr	r6, [sp, #32]
1000edee:	47b0      	blx	r6
1000edf0:	1c43      	adds	r3, r0, #1
1000edf2:	d00e      	beq.n	1000ee12 <_printf_common+0x92>
1000edf4:	3501      	adds	r5, #1
1000edf6:	68e3      	ldr	r3, [r4, #12]
1000edf8:	683a      	ldr	r2, [r7, #0]
1000edfa:	1a9b      	subs	r3, r3, r2
1000edfc:	429d      	cmp	r5, r3
1000edfe:	dbf0      	blt.n	1000ede2 <_printf_common+0x62>
1000ee00:	e7da      	b.n	1000edb8 <_printf_common+0x38>
1000ee02:	1c22      	adds	r2, r4, #0
1000ee04:	9800      	ldr	r0, [sp, #0]
1000ee06:	9901      	ldr	r1, [sp, #4]
1000ee08:	3243      	adds	r2, #67	; 0x43
1000ee0a:	9d08      	ldr	r5, [sp, #32]
1000ee0c:	47a8      	blx	r5
1000ee0e:	1c43      	adds	r3, r0, #1
1000ee10:	d102      	bne.n	1000ee18 <_printf_common+0x98>
1000ee12:	2001      	movs	r0, #1
1000ee14:	4240      	negs	r0, r0
1000ee16:	e020      	b.n	1000ee5a <_printf_common+0xda>
1000ee18:	2306      	movs	r3, #6
1000ee1a:	6820      	ldr	r0, [r4, #0]
1000ee1c:	68e1      	ldr	r1, [r4, #12]
1000ee1e:	683a      	ldr	r2, [r7, #0]
1000ee20:	4003      	ands	r3, r0
1000ee22:	2500      	movs	r5, #0
1000ee24:	2b04      	cmp	r3, #4
1000ee26:	d103      	bne.n	1000ee30 <_printf_common+0xb0>
1000ee28:	1a8d      	subs	r5, r1, r2
1000ee2a:	43eb      	mvns	r3, r5
1000ee2c:	17db      	asrs	r3, r3, #31
1000ee2e:	401d      	ands	r5, r3
1000ee30:	68a3      	ldr	r3, [r4, #8]
1000ee32:	6922      	ldr	r2, [r4, #16]
1000ee34:	4293      	cmp	r3, r2
1000ee36:	dd01      	ble.n	1000ee3c <_printf_common+0xbc>
1000ee38:	1a9b      	subs	r3, r3, r2
1000ee3a:	18ed      	adds	r5, r5, r3
1000ee3c:	2700      	movs	r7, #0
1000ee3e:	42af      	cmp	r7, r5
1000ee40:	da0a      	bge.n	1000ee58 <_printf_common+0xd8>
1000ee42:	1c22      	adds	r2, r4, #0
1000ee44:	2301      	movs	r3, #1
1000ee46:	9800      	ldr	r0, [sp, #0]
1000ee48:	9901      	ldr	r1, [sp, #4]
1000ee4a:	321a      	adds	r2, #26
1000ee4c:	9e08      	ldr	r6, [sp, #32]
1000ee4e:	47b0      	blx	r6
1000ee50:	1c43      	adds	r3, r0, #1
1000ee52:	d0de      	beq.n	1000ee12 <_printf_common+0x92>
1000ee54:	3701      	adds	r7, #1
1000ee56:	e7f2      	b.n	1000ee3e <_printf_common+0xbe>
1000ee58:	2000      	movs	r0, #0
1000ee5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1000ee5c <_printf_i>:
1000ee5c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ee5e:	b08b      	sub	sp, #44	; 0x2c
1000ee60:	9206      	str	r2, [sp, #24]
1000ee62:	1c0a      	adds	r2, r1, #0
1000ee64:	3243      	adds	r2, #67	; 0x43
1000ee66:	9307      	str	r3, [sp, #28]
1000ee68:	9005      	str	r0, [sp, #20]
1000ee6a:	9204      	str	r2, [sp, #16]
1000ee6c:	7e0a      	ldrb	r2, [r1, #24]
1000ee6e:	1c0c      	adds	r4, r1, #0
1000ee70:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000ee72:	2a6e      	cmp	r2, #110	; 0x6e
1000ee74:	d100      	bne.n	1000ee78 <_printf_i+0x1c>
1000ee76:	e0a8      	b.n	1000efca <_printf_i+0x16e>
1000ee78:	d811      	bhi.n	1000ee9e <_printf_i+0x42>
1000ee7a:	2a63      	cmp	r2, #99	; 0x63
1000ee7c:	d022      	beq.n	1000eec4 <_printf_i+0x68>
1000ee7e:	d809      	bhi.n	1000ee94 <_printf_i+0x38>
1000ee80:	2a00      	cmp	r2, #0
1000ee82:	d100      	bne.n	1000ee86 <_printf_i+0x2a>
1000ee84:	e0b2      	b.n	1000efec <_printf_i+0x190>
1000ee86:	2a58      	cmp	r2, #88	; 0x58
1000ee88:	d000      	beq.n	1000ee8c <_printf_i+0x30>
1000ee8a:	e0c2      	b.n	1000f012 <_printf_i+0x1b6>
1000ee8c:	3145      	adds	r1, #69	; 0x45
1000ee8e:	700a      	strb	r2, [r1, #0]
1000ee90:	4a7c      	ldr	r2, [pc, #496]	; (1000f084 <_printf_i+0x228>)
1000ee92:	e04f      	b.n	1000ef34 <_printf_i+0xd8>
1000ee94:	2a64      	cmp	r2, #100	; 0x64
1000ee96:	d01d      	beq.n	1000eed4 <_printf_i+0x78>
1000ee98:	2a69      	cmp	r2, #105	; 0x69
1000ee9a:	d01b      	beq.n	1000eed4 <_printf_i+0x78>
1000ee9c:	e0b9      	b.n	1000f012 <_printf_i+0x1b6>
1000ee9e:	2a73      	cmp	r2, #115	; 0x73
1000eea0:	d100      	bne.n	1000eea4 <_printf_i+0x48>
1000eea2:	e0a7      	b.n	1000eff4 <_printf_i+0x198>
1000eea4:	d809      	bhi.n	1000eeba <_printf_i+0x5e>
1000eea6:	2a6f      	cmp	r2, #111	; 0x6f
1000eea8:	d029      	beq.n	1000eefe <_printf_i+0xa2>
1000eeaa:	2a70      	cmp	r2, #112	; 0x70
1000eeac:	d000      	beq.n	1000eeb0 <_printf_i+0x54>
1000eeae:	e0b0      	b.n	1000f012 <_printf_i+0x1b6>
1000eeb0:	2220      	movs	r2, #32
1000eeb2:	6809      	ldr	r1, [r1, #0]
1000eeb4:	430a      	orrs	r2, r1
1000eeb6:	6022      	str	r2, [r4, #0]
1000eeb8:	e037      	b.n	1000ef2a <_printf_i+0xce>
1000eeba:	2a75      	cmp	r2, #117	; 0x75
1000eebc:	d01f      	beq.n	1000eefe <_printf_i+0xa2>
1000eebe:	2a78      	cmp	r2, #120	; 0x78
1000eec0:	d033      	beq.n	1000ef2a <_printf_i+0xce>
1000eec2:	e0a6      	b.n	1000f012 <_printf_i+0x1b6>
1000eec4:	1c0e      	adds	r6, r1, #0
1000eec6:	681a      	ldr	r2, [r3, #0]
1000eec8:	3642      	adds	r6, #66	; 0x42
1000eeca:	1d11      	adds	r1, r2, #4
1000eecc:	6019      	str	r1, [r3, #0]
1000eece:	6813      	ldr	r3, [r2, #0]
1000eed0:	7033      	strb	r3, [r6, #0]
1000eed2:	e0a1      	b.n	1000f018 <_printf_i+0x1bc>
1000eed4:	6821      	ldr	r1, [r4, #0]
1000eed6:	681a      	ldr	r2, [r3, #0]
1000eed8:	0608      	lsls	r0, r1, #24
1000eeda:	d406      	bmi.n	1000eeea <_printf_i+0x8e>
1000eedc:	0649      	lsls	r1, r1, #25
1000eede:	d504      	bpl.n	1000eeea <_printf_i+0x8e>
1000eee0:	1d11      	adds	r1, r2, #4
1000eee2:	6019      	str	r1, [r3, #0]
1000eee4:	2300      	movs	r3, #0
1000eee6:	5ed5      	ldrsh	r5, [r2, r3]
1000eee8:	e002      	b.n	1000eef0 <_printf_i+0x94>
1000eeea:	1d11      	adds	r1, r2, #4
1000eeec:	6019      	str	r1, [r3, #0]
1000eeee:	6815      	ldr	r5, [r2, #0]
1000eef0:	2d00      	cmp	r5, #0
1000eef2:	da3b      	bge.n	1000ef6c <_printf_i+0x110>
1000eef4:	232d      	movs	r3, #45	; 0x2d
1000eef6:	9a04      	ldr	r2, [sp, #16]
1000eef8:	426d      	negs	r5, r5
1000eefa:	7013      	strb	r3, [r2, #0]
1000eefc:	e036      	b.n	1000ef6c <_printf_i+0x110>
1000eefe:	6821      	ldr	r1, [r4, #0]
1000ef00:	681a      	ldr	r2, [r3, #0]
1000ef02:	0608      	lsls	r0, r1, #24
1000ef04:	d406      	bmi.n	1000ef14 <_printf_i+0xb8>
1000ef06:	0649      	lsls	r1, r1, #25
1000ef08:	d504      	bpl.n	1000ef14 <_printf_i+0xb8>
1000ef0a:	6815      	ldr	r5, [r2, #0]
1000ef0c:	1d11      	adds	r1, r2, #4
1000ef0e:	6019      	str	r1, [r3, #0]
1000ef10:	b2ad      	uxth	r5, r5
1000ef12:	e002      	b.n	1000ef1a <_printf_i+0xbe>
1000ef14:	1d11      	adds	r1, r2, #4
1000ef16:	6019      	str	r1, [r3, #0]
1000ef18:	6815      	ldr	r5, [r2, #0]
1000ef1a:	4b5a      	ldr	r3, [pc, #360]	; (1000f084 <_printf_i+0x228>)
1000ef1c:	7e22      	ldrb	r2, [r4, #24]
1000ef1e:	9303      	str	r3, [sp, #12]
1000ef20:	270a      	movs	r7, #10
1000ef22:	2a6f      	cmp	r2, #111	; 0x6f
1000ef24:	d11d      	bne.n	1000ef62 <_printf_i+0x106>
1000ef26:	2708      	movs	r7, #8
1000ef28:	e01b      	b.n	1000ef62 <_printf_i+0x106>
1000ef2a:	1c22      	adds	r2, r4, #0
1000ef2c:	2178      	movs	r1, #120	; 0x78
1000ef2e:	3245      	adds	r2, #69	; 0x45
1000ef30:	7011      	strb	r1, [r2, #0]
1000ef32:	4a55      	ldr	r2, [pc, #340]	; (1000f088 <_printf_i+0x22c>)
1000ef34:	6819      	ldr	r1, [r3, #0]
1000ef36:	9203      	str	r2, [sp, #12]
1000ef38:	1d08      	adds	r0, r1, #4
1000ef3a:	6822      	ldr	r2, [r4, #0]
1000ef3c:	6018      	str	r0, [r3, #0]
1000ef3e:	680d      	ldr	r5, [r1, #0]
1000ef40:	0610      	lsls	r0, r2, #24
1000ef42:	d402      	bmi.n	1000ef4a <_printf_i+0xee>
1000ef44:	0650      	lsls	r0, r2, #25
1000ef46:	d500      	bpl.n	1000ef4a <_printf_i+0xee>
1000ef48:	b2ad      	uxth	r5, r5
1000ef4a:	07d3      	lsls	r3, r2, #31
1000ef4c:	d502      	bpl.n	1000ef54 <_printf_i+0xf8>
1000ef4e:	2320      	movs	r3, #32
1000ef50:	431a      	orrs	r2, r3
1000ef52:	6022      	str	r2, [r4, #0]
1000ef54:	2710      	movs	r7, #16
1000ef56:	2d00      	cmp	r5, #0
1000ef58:	d103      	bne.n	1000ef62 <_printf_i+0x106>
1000ef5a:	2320      	movs	r3, #32
1000ef5c:	6822      	ldr	r2, [r4, #0]
1000ef5e:	439a      	bics	r2, r3
1000ef60:	6022      	str	r2, [r4, #0]
1000ef62:	1c23      	adds	r3, r4, #0
1000ef64:	2200      	movs	r2, #0
1000ef66:	3343      	adds	r3, #67	; 0x43
1000ef68:	701a      	strb	r2, [r3, #0]
1000ef6a:	e002      	b.n	1000ef72 <_printf_i+0x116>
1000ef6c:	270a      	movs	r7, #10
1000ef6e:	4b45      	ldr	r3, [pc, #276]	; (1000f084 <_printf_i+0x228>)
1000ef70:	9303      	str	r3, [sp, #12]
1000ef72:	6863      	ldr	r3, [r4, #4]
1000ef74:	60a3      	str	r3, [r4, #8]
1000ef76:	2b00      	cmp	r3, #0
1000ef78:	db03      	blt.n	1000ef82 <_printf_i+0x126>
1000ef7a:	2204      	movs	r2, #4
1000ef7c:	6821      	ldr	r1, [r4, #0]
1000ef7e:	4391      	bics	r1, r2
1000ef80:	6021      	str	r1, [r4, #0]
1000ef82:	2d00      	cmp	r5, #0
1000ef84:	d102      	bne.n	1000ef8c <_printf_i+0x130>
1000ef86:	9e04      	ldr	r6, [sp, #16]
1000ef88:	2b00      	cmp	r3, #0
1000ef8a:	d00e      	beq.n	1000efaa <_printf_i+0x14e>
1000ef8c:	9e04      	ldr	r6, [sp, #16]
1000ef8e:	1c28      	adds	r0, r5, #0
1000ef90:	1c39      	adds	r1, r7, #0
1000ef92:	f7fc f9a5 	bl	1000b2e0 <__aeabi_uidivmod>
1000ef96:	9b03      	ldr	r3, [sp, #12]
1000ef98:	3e01      	subs	r6, #1
1000ef9a:	5c5b      	ldrb	r3, [r3, r1]
1000ef9c:	1c28      	adds	r0, r5, #0
1000ef9e:	7033      	strb	r3, [r6, #0]
1000efa0:	1c39      	adds	r1, r7, #0
1000efa2:	f7fc f917 	bl	1000b1d4 <__aeabi_uidiv>
1000efa6:	1e05      	subs	r5, r0, #0
1000efa8:	d1f1      	bne.n	1000ef8e <_printf_i+0x132>
1000efaa:	2f08      	cmp	r7, #8
1000efac:	d109      	bne.n	1000efc2 <_printf_i+0x166>
1000efae:	6823      	ldr	r3, [r4, #0]
1000efb0:	07db      	lsls	r3, r3, #31
1000efb2:	d506      	bpl.n	1000efc2 <_printf_i+0x166>
1000efb4:	6863      	ldr	r3, [r4, #4]
1000efb6:	6922      	ldr	r2, [r4, #16]
1000efb8:	4293      	cmp	r3, r2
1000efba:	dc02      	bgt.n	1000efc2 <_printf_i+0x166>
1000efbc:	2330      	movs	r3, #48	; 0x30
1000efbe:	3e01      	subs	r6, #1
1000efc0:	7033      	strb	r3, [r6, #0]
1000efc2:	9b04      	ldr	r3, [sp, #16]
1000efc4:	1b9b      	subs	r3, r3, r6
1000efc6:	6123      	str	r3, [r4, #16]
1000efc8:	e02b      	b.n	1000f022 <_printf_i+0x1c6>
1000efca:	6809      	ldr	r1, [r1, #0]
1000efcc:	681a      	ldr	r2, [r3, #0]
1000efce:	0608      	lsls	r0, r1, #24
1000efd0:	d407      	bmi.n	1000efe2 <_printf_i+0x186>
1000efd2:	0649      	lsls	r1, r1, #25
1000efd4:	d505      	bpl.n	1000efe2 <_printf_i+0x186>
1000efd6:	1d11      	adds	r1, r2, #4
1000efd8:	6019      	str	r1, [r3, #0]
1000efda:	6813      	ldr	r3, [r2, #0]
1000efdc:	8aa2      	ldrh	r2, [r4, #20]
1000efde:	801a      	strh	r2, [r3, #0]
1000efe0:	e004      	b.n	1000efec <_printf_i+0x190>
1000efe2:	1d11      	adds	r1, r2, #4
1000efe4:	6019      	str	r1, [r3, #0]
1000efe6:	6813      	ldr	r3, [r2, #0]
1000efe8:	6962      	ldr	r2, [r4, #20]
1000efea:	601a      	str	r2, [r3, #0]
1000efec:	2300      	movs	r3, #0
1000efee:	9e04      	ldr	r6, [sp, #16]
1000eff0:	6123      	str	r3, [r4, #16]
1000eff2:	e016      	b.n	1000f022 <_printf_i+0x1c6>
1000eff4:	681a      	ldr	r2, [r3, #0]
1000eff6:	1d11      	adds	r1, r2, #4
1000eff8:	6019      	str	r1, [r3, #0]
1000effa:	6816      	ldr	r6, [r2, #0]
1000effc:	2100      	movs	r1, #0
1000effe:	1c30      	adds	r0, r6, #0
1000f000:	6862      	ldr	r2, [r4, #4]
1000f002:	f001 f8cb 	bl	1001019c <memchr>
1000f006:	2800      	cmp	r0, #0
1000f008:	d001      	beq.n	1000f00e <_printf_i+0x1b2>
1000f00a:	1b80      	subs	r0, r0, r6
1000f00c:	6060      	str	r0, [r4, #4]
1000f00e:	6863      	ldr	r3, [r4, #4]
1000f010:	e003      	b.n	1000f01a <_printf_i+0x1be>
1000f012:	1c26      	adds	r6, r4, #0
1000f014:	3642      	adds	r6, #66	; 0x42
1000f016:	7032      	strb	r2, [r6, #0]
1000f018:	2301      	movs	r3, #1
1000f01a:	6123      	str	r3, [r4, #16]
1000f01c:	2300      	movs	r3, #0
1000f01e:	9a04      	ldr	r2, [sp, #16]
1000f020:	7013      	strb	r3, [r2, #0]
1000f022:	9b07      	ldr	r3, [sp, #28]
1000f024:	9805      	ldr	r0, [sp, #20]
1000f026:	9300      	str	r3, [sp, #0]
1000f028:	1c21      	adds	r1, r4, #0
1000f02a:	9b06      	ldr	r3, [sp, #24]
1000f02c:	aa09      	add	r2, sp, #36	; 0x24
1000f02e:	f7ff fea7 	bl	1000ed80 <_printf_common>
1000f032:	1c43      	adds	r3, r0, #1
1000f034:	d102      	bne.n	1000f03c <_printf_i+0x1e0>
1000f036:	2001      	movs	r0, #1
1000f038:	4240      	negs	r0, r0
1000f03a:	e021      	b.n	1000f080 <_printf_i+0x224>
1000f03c:	6923      	ldr	r3, [r4, #16]
1000f03e:	9805      	ldr	r0, [sp, #20]
1000f040:	9906      	ldr	r1, [sp, #24]
1000f042:	1c32      	adds	r2, r6, #0
1000f044:	9d07      	ldr	r5, [sp, #28]
1000f046:	47a8      	blx	r5
1000f048:	1c43      	adds	r3, r0, #1
1000f04a:	d0f4      	beq.n	1000f036 <_printf_i+0x1da>
1000f04c:	6823      	ldr	r3, [r4, #0]
1000f04e:	079b      	lsls	r3, r3, #30
1000f050:	d405      	bmi.n	1000f05e <_printf_i+0x202>
1000f052:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f054:	68e0      	ldr	r0, [r4, #12]
1000f056:	4298      	cmp	r0, r3
1000f058:	da12      	bge.n	1000f080 <_printf_i+0x224>
1000f05a:	1c18      	adds	r0, r3, #0
1000f05c:	e010      	b.n	1000f080 <_printf_i+0x224>
1000f05e:	2500      	movs	r5, #0
1000f060:	68e3      	ldr	r3, [r4, #12]
1000f062:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000f064:	1a9b      	subs	r3, r3, r2
1000f066:	429d      	cmp	r5, r3
1000f068:	daf3      	bge.n	1000f052 <_printf_i+0x1f6>
1000f06a:	1c22      	adds	r2, r4, #0
1000f06c:	2301      	movs	r3, #1
1000f06e:	9805      	ldr	r0, [sp, #20]
1000f070:	9906      	ldr	r1, [sp, #24]
1000f072:	3219      	adds	r2, #25
1000f074:	9e07      	ldr	r6, [sp, #28]
1000f076:	47b0      	blx	r6
1000f078:	1c43      	adds	r3, r0, #1
1000f07a:	d0dc      	beq.n	1000f036 <_printf_i+0x1da>
1000f07c:	3501      	adds	r5, #1
1000f07e:	e7ef      	b.n	1000f060 <_printf_i+0x204>
1000f080:	b00b      	add	sp, #44	; 0x2c
1000f082:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f084:	10010a65 	.word	0x10010a65
1000f088:	10010a76 	.word	0x10010a76

1000f08c <_putc_r>:
1000f08c:	b570      	push	{r4, r5, r6, lr}
1000f08e:	1c05      	adds	r5, r0, #0
1000f090:	1c0e      	adds	r6, r1, #0
1000f092:	1c14      	adds	r4, r2, #0
1000f094:	2800      	cmp	r0, #0
1000f096:	d004      	beq.n	1000f0a2 <_putc_r+0x16>
1000f098:	6983      	ldr	r3, [r0, #24]
1000f09a:	2b00      	cmp	r3, #0
1000f09c:	d101      	bne.n	1000f0a2 <_putc_r+0x16>
1000f09e:	f7ff f8e9 	bl	1000e274 <__sinit>
1000f0a2:	4b15      	ldr	r3, [pc, #84]	; (1000f0f8 <_putc_r+0x6c>)
1000f0a4:	429c      	cmp	r4, r3
1000f0a6:	d101      	bne.n	1000f0ac <_putc_r+0x20>
1000f0a8:	686c      	ldr	r4, [r5, #4]
1000f0aa:	e008      	b.n	1000f0be <_putc_r+0x32>
1000f0ac:	4b13      	ldr	r3, [pc, #76]	; (1000f0fc <_putc_r+0x70>)
1000f0ae:	429c      	cmp	r4, r3
1000f0b0:	d101      	bne.n	1000f0b6 <_putc_r+0x2a>
1000f0b2:	68ac      	ldr	r4, [r5, #8]
1000f0b4:	e003      	b.n	1000f0be <_putc_r+0x32>
1000f0b6:	4b12      	ldr	r3, [pc, #72]	; (1000f100 <_putc_r+0x74>)
1000f0b8:	429c      	cmp	r4, r3
1000f0ba:	d100      	bne.n	1000f0be <_putc_r+0x32>
1000f0bc:	68ec      	ldr	r4, [r5, #12]
1000f0be:	68a3      	ldr	r3, [r4, #8]
1000f0c0:	3b01      	subs	r3, #1
1000f0c2:	60a3      	str	r3, [r4, #8]
1000f0c4:	2b00      	cmp	r3, #0
1000f0c6:	da10      	bge.n	1000f0ea <_putc_r+0x5e>
1000f0c8:	69a2      	ldr	r2, [r4, #24]
1000f0ca:	4293      	cmp	r3, r2
1000f0cc:	db07      	blt.n	1000f0de <_putc_r+0x52>
1000f0ce:	6823      	ldr	r3, [r4, #0]
1000f0d0:	701e      	strb	r6, [r3, #0]
1000f0d2:	6823      	ldr	r3, [r4, #0]
1000f0d4:	7819      	ldrb	r1, [r3, #0]
1000f0d6:	290a      	cmp	r1, #10
1000f0d8:	d10a      	bne.n	1000f0f0 <_putc_r+0x64>
1000f0da:	1c28      	adds	r0, r5, #0
1000f0dc:	e001      	b.n	1000f0e2 <_putc_r+0x56>
1000f0de:	1c28      	adds	r0, r5, #0
1000f0e0:	1c31      	adds	r1, r6, #0
1000f0e2:	1c22      	adds	r2, r4, #0
1000f0e4:	f000 f874 	bl	1000f1d0 <__swbuf_r>
1000f0e8:	e005      	b.n	1000f0f6 <_putc_r+0x6a>
1000f0ea:	6823      	ldr	r3, [r4, #0]
1000f0ec:	701e      	strb	r6, [r3, #0]
1000f0ee:	6823      	ldr	r3, [r4, #0]
1000f0f0:	1c5a      	adds	r2, r3, #1
1000f0f2:	6022      	str	r2, [r4, #0]
1000f0f4:	7818      	ldrb	r0, [r3, #0]
1000f0f6:	bd70      	pop	{r4, r5, r6, pc}
1000f0f8:	100108f8 	.word	0x100108f8
1000f0fc:	10010918 	.word	0x10010918
1000f100:	10010938 	.word	0x10010938

1000f104 <_sbrk_r>:
1000f104:	b538      	push	{r3, r4, r5, lr}
1000f106:	2300      	movs	r3, #0
1000f108:	4c06      	ldr	r4, [pc, #24]	; (1000f124 <_sbrk_r+0x20>)
1000f10a:	1c05      	adds	r5, r0, #0
1000f10c:	1c08      	adds	r0, r1, #0
1000f10e:	6023      	str	r3, [r4, #0]
1000f110:	f7fa fdae 	bl	10009c70 <_sbrk>
1000f114:	1c43      	adds	r3, r0, #1
1000f116:	d103      	bne.n	1000f120 <_sbrk_r+0x1c>
1000f118:	6823      	ldr	r3, [r4, #0]
1000f11a:	2b00      	cmp	r3, #0
1000f11c:	d000      	beq.n	1000f120 <_sbrk_r+0x1c>
1000f11e:	602b      	str	r3, [r5, #0]
1000f120:	bd38      	pop	{r3, r4, r5, pc}
1000f122:	46c0      	nop			; (mov r8, r8)
1000f124:	10010d3c 	.word	0x10010d3c

1000f128 <__sread>:
1000f128:	b538      	push	{r3, r4, r5, lr}
1000f12a:	1c0c      	adds	r4, r1, #0
1000f12c:	250e      	movs	r5, #14
1000f12e:	5f49      	ldrsh	r1, [r1, r5]
1000f130:	f001 f840 	bl	100101b4 <_read_r>
1000f134:	2800      	cmp	r0, #0
1000f136:	db03      	blt.n	1000f140 <__sread+0x18>
1000f138:	6d63      	ldr	r3, [r4, #84]	; 0x54
1000f13a:	181b      	adds	r3, r3, r0
1000f13c:	6563      	str	r3, [r4, #84]	; 0x54
1000f13e:	e003      	b.n	1000f148 <__sread+0x20>
1000f140:	89a2      	ldrh	r2, [r4, #12]
1000f142:	4b02      	ldr	r3, [pc, #8]	; (1000f14c <__sread+0x24>)
1000f144:	4013      	ands	r3, r2
1000f146:	81a3      	strh	r3, [r4, #12]
1000f148:	bd38      	pop	{r3, r4, r5, pc}
1000f14a:	46c0      	nop			; (mov r8, r8)
1000f14c:	ffffefff 	.word	0xffffefff

1000f150 <__swrite>:
1000f150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000f152:	1c1e      	adds	r6, r3, #0
1000f154:	898b      	ldrh	r3, [r1, #12]
1000f156:	1c05      	adds	r5, r0, #0
1000f158:	1c0c      	adds	r4, r1, #0
1000f15a:	1c17      	adds	r7, r2, #0
1000f15c:	05db      	lsls	r3, r3, #23
1000f15e:	d505      	bpl.n	1000f16c <__swrite+0x1c>
1000f160:	230e      	movs	r3, #14
1000f162:	5ec9      	ldrsh	r1, [r1, r3]
1000f164:	2200      	movs	r2, #0
1000f166:	2302      	movs	r3, #2
1000f168:	f000 ffac 	bl	100100c4 <_lseek_r>
1000f16c:	89a2      	ldrh	r2, [r4, #12]
1000f16e:	4b05      	ldr	r3, [pc, #20]	; (1000f184 <__swrite+0x34>)
1000f170:	1c28      	adds	r0, r5, #0
1000f172:	4013      	ands	r3, r2
1000f174:	81a3      	strh	r3, [r4, #12]
1000f176:	1c3a      	adds	r2, r7, #0
1000f178:	230e      	movs	r3, #14
1000f17a:	5ee1      	ldrsh	r1, [r4, r3]
1000f17c:	1c33      	adds	r3, r6, #0
1000f17e:	f000 f87f 	bl	1000f280 <_write_r>
1000f182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000f184:	ffffefff 	.word	0xffffefff

1000f188 <__sseek>:
1000f188:	b538      	push	{r3, r4, r5, lr}
1000f18a:	1c0c      	adds	r4, r1, #0
1000f18c:	250e      	movs	r5, #14
1000f18e:	5f49      	ldrsh	r1, [r1, r5]
1000f190:	f000 ff98 	bl	100100c4 <_lseek_r>
1000f194:	89a3      	ldrh	r3, [r4, #12]
1000f196:	1c42      	adds	r2, r0, #1
1000f198:	d103      	bne.n	1000f1a2 <__sseek+0x1a>
1000f19a:	4a05      	ldr	r2, [pc, #20]	; (1000f1b0 <__sseek+0x28>)
1000f19c:	4013      	ands	r3, r2
1000f19e:	81a3      	strh	r3, [r4, #12]
1000f1a0:	e004      	b.n	1000f1ac <__sseek+0x24>
1000f1a2:	2280      	movs	r2, #128	; 0x80
1000f1a4:	0152      	lsls	r2, r2, #5
1000f1a6:	4313      	orrs	r3, r2
1000f1a8:	81a3      	strh	r3, [r4, #12]
1000f1aa:	6560      	str	r0, [r4, #84]	; 0x54
1000f1ac:	bd38      	pop	{r3, r4, r5, pc}
1000f1ae:	46c0      	nop			; (mov r8, r8)
1000f1b0:	ffffefff 	.word	0xffffefff

1000f1b4 <__sclose>:
1000f1b4:	b508      	push	{r3, lr}
1000f1b6:	230e      	movs	r3, #14
1000f1b8:	5ec9      	ldrsh	r1, [r1, r3]
1000f1ba:	f000 f8e9 	bl	1000f390 <_close_r>
1000f1be:	bd08      	pop	{r3, pc}

1000f1c0 <strcpy>:
1000f1c0:	1c03      	adds	r3, r0, #0
1000f1c2:	780a      	ldrb	r2, [r1, #0]
1000f1c4:	3101      	adds	r1, #1
1000f1c6:	701a      	strb	r2, [r3, #0]
1000f1c8:	3301      	adds	r3, #1
1000f1ca:	2a00      	cmp	r2, #0
1000f1cc:	d1f9      	bne.n	1000f1c2 <strcpy+0x2>
1000f1ce:	4770      	bx	lr

1000f1d0 <__swbuf_r>:
1000f1d0:	b570      	push	{r4, r5, r6, lr}
1000f1d2:	1c05      	adds	r5, r0, #0
1000f1d4:	1c0e      	adds	r6, r1, #0
1000f1d6:	1c14      	adds	r4, r2, #0
1000f1d8:	2800      	cmp	r0, #0
1000f1da:	d004      	beq.n	1000f1e6 <__swbuf_r+0x16>
1000f1dc:	6983      	ldr	r3, [r0, #24]
1000f1de:	2b00      	cmp	r3, #0
1000f1e0:	d101      	bne.n	1000f1e6 <__swbuf_r+0x16>
1000f1e2:	f7ff f847 	bl	1000e274 <__sinit>
1000f1e6:	4b23      	ldr	r3, [pc, #140]	; (1000f274 <__swbuf_r+0xa4>)
1000f1e8:	429c      	cmp	r4, r3
1000f1ea:	d101      	bne.n	1000f1f0 <__swbuf_r+0x20>
1000f1ec:	686c      	ldr	r4, [r5, #4]
1000f1ee:	e008      	b.n	1000f202 <__swbuf_r+0x32>
1000f1f0:	4b21      	ldr	r3, [pc, #132]	; (1000f278 <__swbuf_r+0xa8>)
1000f1f2:	429c      	cmp	r4, r3
1000f1f4:	d101      	bne.n	1000f1fa <__swbuf_r+0x2a>
1000f1f6:	68ac      	ldr	r4, [r5, #8]
1000f1f8:	e003      	b.n	1000f202 <__swbuf_r+0x32>
1000f1fa:	4b20      	ldr	r3, [pc, #128]	; (1000f27c <__swbuf_r+0xac>)
1000f1fc:	429c      	cmp	r4, r3
1000f1fe:	d100      	bne.n	1000f202 <__swbuf_r+0x32>
1000f200:	68ec      	ldr	r4, [r5, #12]
1000f202:	69a3      	ldr	r3, [r4, #24]
1000f204:	60a3      	str	r3, [r4, #8]
1000f206:	89a3      	ldrh	r3, [r4, #12]
1000f208:	071b      	lsls	r3, r3, #28
1000f20a:	d50a      	bpl.n	1000f222 <__swbuf_r+0x52>
1000f20c:	6923      	ldr	r3, [r4, #16]
1000f20e:	2b00      	cmp	r3, #0
1000f210:	d007      	beq.n	1000f222 <__swbuf_r+0x52>
1000f212:	6823      	ldr	r3, [r4, #0]
1000f214:	6922      	ldr	r2, [r4, #16]
1000f216:	b2f6      	uxtb	r6, r6
1000f218:	1a98      	subs	r0, r3, r2
1000f21a:	6963      	ldr	r3, [r4, #20]
1000f21c:	4298      	cmp	r0, r3
1000f21e:	db0f      	blt.n	1000f240 <__swbuf_r+0x70>
1000f220:	e008      	b.n	1000f234 <__swbuf_r+0x64>
1000f222:	1c28      	adds	r0, r5, #0
1000f224:	1c21      	adds	r1, r4, #0
1000f226:	f000 f83f 	bl	1000f2a8 <__swsetup_r>
1000f22a:	2800      	cmp	r0, #0
1000f22c:	d0f1      	beq.n	1000f212 <__swbuf_r+0x42>
1000f22e:	2001      	movs	r0, #1
1000f230:	4240      	negs	r0, r0
1000f232:	e01d      	b.n	1000f270 <__swbuf_r+0xa0>
1000f234:	1c28      	adds	r0, r5, #0
1000f236:	1c21      	adds	r1, r4, #0
1000f238:	f7fe ffae 	bl	1000e198 <_fflush_r>
1000f23c:	2800      	cmp	r0, #0
1000f23e:	d1f6      	bne.n	1000f22e <__swbuf_r+0x5e>
1000f240:	68a3      	ldr	r3, [r4, #8]
1000f242:	3001      	adds	r0, #1
1000f244:	3b01      	subs	r3, #1
1000f246:	60a3      	str	r3, [r4, #8]
1000f248:	6823      	ldr	r3, [r4, #0]
1000f24a:	1c5a      	adds	r2, r3, #1
1000f24c:	6022      	str	r2, [r4, #0]
1000f24e:	701e      	strb	r6, [r3, #0]
1000f250:	6963      	ldr	r3, [r4, #20]
1000f252:	4298      	cmp	r0, r3
1000f254:	d005      	beq.n	1000f262 <__swbuf_r+0x92>
1000f256:	89a3      	ldrh	r3, [r4, #12]
1000f258:	1c30      	adds	r0, r6, #0
1000f25a:	07db      	lsls	r3, r3, #31
1000f25c:	d508      	bpl.n	1000f270 <__swbuf_r+0xa0>
1000f25e:	2e0a      	cmp	r6, #10
1000f260:	d106      	bne.n	1000f270 <__swbuf_r+0xa0>
1000f262:	1c28      	adds	r0, r5, #0
1000f264:	1c21      	adds	r1, r4, #0
1000f266:	f7fe ff97 	bl	1000e198 <_fflush_r>
1000f26a:	2800      	cmp	r0, #0
1000f26c:	d1df      	bne.n	1000f22e <__swbuf_r+0x5e>
1000f26e:	1c30      	adds	r0, r6, #0
1000f270:	bd70      	pop	{r4, r5, r6, pc}
1000f272:	46c0      	nop			; (mov r8, r8)
1000f274:	100108f8 	.word	0x100108f8
1000f278:	10010918 	.word	0x10010918
1000f27c:	10010938 	.word	0x10010938

1000f280 <_write_r>:
1000f280:	b538      	push	{r3, r4, r5, lr}
1000f282:	1c05      	adds	r5, r0, #0
1000f284:	2000      	movs	r0, #0
1000f286:	4c07      	ldr	r4, [pc, #28]	; (1000f2a4 <_write_r+0x24>)
1000f288:	6020      	str	r0, [r4, #0]
1000f28a:	1c08      	adds	r0, r1, #0
1000f28c:	1c11      	adds	r1, r2, #0
1000f28e:	1c1a      	adds	r2, r3, #0
1000f290:	f7f9 fcb8 	bl	10008c04 <_write>
1000f294:	1c43      	adds	r3, r0, #1
1000f296:	d103      	bne.n	1000f2a0 <_write_r+0x20>
1000f298:	6823      	ldr	r3, [r4, #0]
1000f29a:	2b00      	cmp	r3, #0
1000f29c:	d000      	beq.n	1000f2a0 <_write_r+0x20>
1000f29e:	602b      	str	r3, [r5, #0]
1000f2a0:	bd38      	pop	{r3, r4, r5, pc}
1000f2a2:	46c0      	nop			; (mov r8, r8)
1000f2a4:	10010d3c 	.word	0x10010d3c

1000f2a8 <__swsetup_r>:
1000f2a8:	4b35      	ldr	r3, [pc, #212]	; (1000f380 <__swsetup_r+0xd8>)
1000f2aa:	b570      	push	{r4, r5, r6, lr}
1000f2ac:	681d      	ldr	r5, [r3, #0]
1000f2ae:	1c06      	adds	r6, r0, #0
1000f2b0:	1c0c      	adds	r4, r1, #0
1000f2b2:	2d00      	cmp	r5, #0
1000f2b4:	d005      	beq.n	1000f2c2 <__swsetup_r+0x1a>
1000f2b6:	69ab      	ldr	r3, [r5, #24]
1000f2b8:	2b00      	cmp	r3, #0
1000f2ba:	d102      	bne.n	1000f2c2 <__swsetup_r+0x1a>
1000f2bc:	1c28      	adds	r0, r5, #0
1000f2be:	f7fe ffd9 	bl	1000e274 <__sinit>
1000f2c2:	4b30      	ldr	r3, [pc, #192]	; (1000f384 <__swsetup_r+0xdc>)
1000f2c4:	429c      	cmp	r4, r3
1000f2c6:	d101      	bne.n	1000f2cc <__swsetup_r+0x24>
1000f2c8:	686c      	ldr	r4, [r5, #4]
1000f2ca:	e008      	b.n	1000f2de <__swsetup_r+0x36>
1000f2cc:	4b2e      	ldr	r3, [pc, #184]	; (1000f388 <__swsetup_r+0xe0>)
1000f2ce:	429c      	cmp	r4, r3
1000f2d0:	d101      	bne.n	1000f2d6 <__swsetup_r+0x2e>
1000f2d2:	68ac      	ldr	r4, [r5, #8]
1000f2d4:	e003      	b.n	1000f2de <__swsetup_r+0x36>
1000f2d6:	4b2d      	ldr	r3, [pc, #180]	; (1000f38c <__swsetup_r+0xe4>)
1000f2d8:	429c      	cmp	r4, r3
1000f2da:	d100      	bne.n	1000f2de <__swsetup_r+0x36>
1000f2dc:	68ec      	ldr	r4, [r5, #12]
1000f2de:	89a3      	ldrh	r3, [r4, #12]
1000f2e0:	b29a      	uxth	r2, r3
1000f2e2:	0711      	lsls	r1, r2, #28
1000f2e4:	d423      	bmi.n	1000f32e <__swsetup_r+0x86>
1000f2e6:	06d1      	lsls	r1, r2, #27
1000f2e8:	d407      	bmi.n	1000f2fa <__swsetup_r+0x52>
1000f2ea:	2209      	movs	r2, #9
1000f2ec:	2001      	movs	r0, #1
1000f2ee:	6032      	str	r2, [r6, #0]
1000f2f0:	3237      	adds	r2, #55	; 0x37
1000f2f2:	4313      	orrs	r3, r2
1000f2f4:	81a3      	strh	r3, [r4, #12]
1000f2f6:	4240      	negs	r0, r0
1000f2f8:	e040      	b.n	1000f37c <__swsetup_r+0xd4>
1000f2fa:	0753      	lsls	r3, r2, #29
1000f2fc:	d513      	bpl.n	1000f326 <__swsetup_r+0x7e>
1000f2fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
1000f300:	2900      	cmp	r1, #0
1000f302:	d008      	beq.n	1000f316 <__swsetup_r+0x6e>
1000f304:	1c23      	adds	r3, r4, #0
1000f306:	3344      	adds	r3, #68	; 0x44
1000f308:	4299      	cmp	r1, r3
1000f30a:	d002      	beq.n	1000f312 <__swsetup_r+0x6a>
1000f30c:	1c30      	adds	r0, r6, #0
1000f30e:	f7ff fb61 	bl	1000e9d4 <_free_r>
1000f312:	2300      	movs	r3, #0
1000f314:	6363      	str	r3, [r4, #52]	; 0x34
1000f316:	2224      	movs	r2, #36	; 0x24
1000f318:	89a3      	ldrh	r3, [r4, #12]
1000f31a:	4393      	bics	r3, r2
1000f31c:	81a3      	strh	r3, [r4, #12]
1000f31e:	2300      	movs	r3, #0
1000f320:	6063      	str	r3, [r4, #4]
1000f322:	6923      	ldr	r3, [r4, #16]
1000f324:	6023      	str	r3, [r4, #0]
1000f326:	2208      	movs	r2, #8
1000f328:	89a3      	ldrh	r3, [r4, #12]
1000f32a:	4313      	orrs	r3, r2
1000f32c:	81a3      	strh	r3, [r4, #12]
1000f32e:	6923      	ldr	r3, [r4, #16]
1000f330:	2b00      	cmp	r3, #0
1000f332:	d10b      	bne.n	1000f34c <__swsetup_r+0xa4>
1000f334:	23a0      	movs	r3, #160	; 0xa0
1000f336:	89a2      	ldrh	r2, [r4, #12]
1000f338:	009b      	lsls	r3, r3, #2
1000f33a:	4013      	ands	r3, r2
1000f33c:	2280      	movs	r2, #128	; 0x80
1000f33e:	0092      	lsls	r2, r2, #2
1000f340:	4293      	cmp	r3, r2
1000f342:	d003      	beq.n	1000f34c <__swsetup_r+0xa4>
1000f344:	1c30      	adds	r0, r6, #0
1000f346:	1c21      	adds	r1, r4, #0
1000f348:	f000 fed0 	bl	100100ec <__smakebuf_r>
1000f34c:	2301      	movs	r3, #1
1000f34e:	89a2      	ldrh	r2, [r4, #12]
1000f350:	4013      	ands	r3, r2
1000f352:	d005      	beq.n	1000f360 <__swsetup_r+0xb8>
1000f354:	2300      	movs	r3, #0
1000f356:	60a3      	str	r3, [r4, #8]
1000f358:	6963      	ldr	r3, [r4, #20]
1000f35a:	425b      	negs	r3, r3
1000f35c:	61a3      	str	r3, [r4, #24]
1000f35e:	e003      	b.n	1000f368 <__swsetup_r+0xc0>
1000f360:	0791      	lsls	r1, r2, #30
1000f362:	d400      	bmi.n	1000f366 <__swsetup_r+0xbe>
1000f364:	6963      	ldr	r3, [r4, #20]
1000f366:	60a3      	str	r3, [r4, #8]
1000f368:	2000      	movs	r0, #0
1000f36a:	6923      	ldr	r3, [r4, #16]
1000f36c:	4283      	cmp	r3, r0
1000f36e:	d105      	bne.n	1000f37c <__swsetup_r+0xd4>
1000f370:	0613      	lsls	r3, r2, #24
1000f372:	d503      	bpl.n	1000f37c <__swsetup_r+0xd4>
1000f374:	2340      	movs	r3, #64	; 0x40
1000f376:	431a      	orrs	r2, r3
1000f378:	81a2      	strh	r2, [r4, #12]
1000f37a:	3801      	subs	r0, #1
1000f37c:	bd70      	pop	{r4, r5, r6, pc}
1000f37e:	46c0      	nop			; (mov r8, r8)
1000f380:	10010b28 	.word	0x10010b28
1000f384:	100108f8 	.word	0x100108f8
1000f388:	10010918 	.word	0x10010918
1000f38c:	10010938 	.word	0x10010938

1000f390 <_close_r>:
1000f390:	b538      	push	{r3, r4, r5, lr}
1000f392:	2300      	movs	r3, #0
1000f394:	4c06      	ldr	r4, [pc, #24]	; (1000f3b0 <_close_r+0x20>)
1000f396:	1c05      	adds	r5, r0, #0
1000f398:	1c08      	adds	r0, r1, #0
1000f39a:	6023      	str	r3, [r4, #0]
1000f39c:	f7fa fc7a 	bl	10009c94 <_close>
1000f3a0:	1c43      	adds	r3, r0, #1
1000f3a2:	d103      	bne.n	1000f3ac <_close_r+0x1c>
1000f3a4:	6823      	ldr	r3, [r4, #0]
1000f3a6:	2b00      	cmp	r3, #0
1000f3a8:	d000      	beq.n	1000f3ac <_close_r+0x1c>
1000f3aa:	602b      	str	r3, [r5, #0]
1000f3ac:	bd38      	pop	{r3, r4, r5, pc}
1000f3ae:	46c0      	nop			; (mov r8, r8)
1000f3b0:	10010d3c 	.word	0x10010d3c

1000f3b4 <quorem>:
1000f3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f3b6:	6903      	ldr	r3, [r0, #16]
1000f3b8:	690c      	ldr	r4, [r1, #16]
1000f3ba:	b089      	sub	sp, #36	; 0x24
1000f3bc:	2600      	movs	r6, #0
1000f3be:	42a3      	cmp	r3, r4
1000f3c0:	db7c      	blt.n	1000f4bc <quorem+0x108>
1000f3c2:	1c0b      	adds	r3, r1, #0
1000f3c4:	3c01      	subs	r4, #1
1000f3c6:	3314      	adds	r3, #20
1000f3c8:	00a5      	lsls	r5, r4, #2
1000f3ca:	9303      	str	r3, [sp, #12]
1000f3cc:	195b      	adds	r3, r3, r5
1000f3ce:	9304      	str	r3, [sp, #16]
1000f3d0:	1c03      	adds	r3, r0, #0
1000f3d2:	3314      	adds	r3, #20
1000f3d4:	9301      	str	r3, [sp, #4]
1000f3d6:	195d      	adds	r5, r3, r5
1000f3d8:	9b04      	ldr	r3, [sp, #16]
1000f3da:	9107      	str	r1, [sp, #28]
1000f3dc:	681b      	ldr	r3, [r3, #0]
1000f3de:	9002      	str	r0, [sp, #8]
1000f3e0:	1c59      	adds	r1, r3, #1
1000f3e2:	6828      	ldr	r0, [r5, #0]
1000f3e4:	9305      	str	r3, [sp, #20]
1000f3e6:	f7fb fef5 	bl	1000b1d4 <__aeabi_uidiv>
1000f3ea:	1e07      	subs	r7, r0, #0
1000f3ec:	42b7      	cmp	r7, r6
1000f3ee:	d035      	beq.n	1000f45c <quorem+0xa8>
1000f3f0:	9b03      	ldr	r3, [sp, #12]
1000f3f2:	9801      	ldr	r0, [sp, #4]
1000f3f4:	469c      	mov	ip, r3
1000f3f6:	9605      	str	r6, [sp, #20]
1000f3f8:	4663      	mov	r3, ip
1000f3fa:	cb04      	ldmia	r3!, {r2}
1000f3fc:	b291      	uxth	r1, r2
1000f3fe:	4379      	muls	r1, r7
1000f400:	0c12      	lsrs	r2, r2, #16
1000f402:	437a      	muls	r2, r7
1000f404:	1871      	adds	r1, r6, r1
1000f406:	0c0e      	lsrs	r6, r1, #16
1000f408:	469c      	mov	ip, r3
1000f40a:	18b3      	adds	r3, r6, r2
1000f40c:	9306      	str	r3, [sp, #24]
1000f40e:	8802      	ldrh	r2, [r0, #0]
1000f410:	0c1e      	lsrs	r6, r3, #16
1000f412:	9b05      	ldr	r3, [sp, #20]
1000f414:	b289      	uxth	r1, r1
1000f416:	18d2      	adds	r2, r2, r3
1000f418:	6803      	ldr	r3, [r0, #0]
1000f41a:	1a52      	subs	r2, r2, r1
1000f41c:	0c19      	lsrs	r1, r3, #16
1000f41e:	466b      	mov	r3, sp
1000f420:	8b1b      	ldrh	r3, [r3, #24]
1000f422:	1acb      	subs	r3, r1, r3
1000f424:	1411      	asrs	r1, r2, #16
1000f426:	185b      	adds	r3, r3, r1
1000f428:	1419      	asrs	r1, r3, #16
1000f42a:	b292      	uxth	r2, r2
1000f42c:	041b      	lsls	r3, r3, #16
1000f42e:	431a      	orrs	r2, r3
1000f430:	9b04      	ldr	r3, [sp, #16]
1000f432:	9105      	str	r1, [sp, #20]
1000f434:	c004      	stmia	r0!, {r2}
1000f436:	4563      	cmp	r3, ip
1000f438:	d2de      	bcs.n	1000f3f8 <quorem+0x44>
1000f43a:	682b      	ldr	r3, [r5, #0]
1000f43c:	2b00      	cmp	r3, #0
1000f43e:	d10d      	bne.n	1000f45c <quorem+0xa8>
1000f440:	1c23      	adds	r3, r4, #0
1000f442:	9a01      	ldr	r2, [sp, #4]
1000f444:	3d04      	subs	r5, #4
1000f446:	4295      	cmp	r5, r2
1000f448:	d803      	bhi.n	1000f452 <quorem+0x9e>
1000f44a:	9a02      	ldr	r2, [sp, #8]
1000f44c:	1c1c      	adds	r4, r3, #0
1000f44e:	6113      	str	r3, [r2, #16]
1000f450:	e004      	b.n	1000f45c <quorem+0xa8>
1000f452:	682a      	ldr	r2, [r5, #0]
1000f454:	2a00      	cmp	r2, #0
1000f456:	d1f8      	bne.n	1000f44a <quorem+0x96>
1000f458:	3b01      	subs	r3, #1
1000f45a:	e7f2      	b.n	1000f442 <quorem+0x8e>
1000f45c:	9802      	ldr	r0, [sp, #8]
1000f45e:	9907      	ldr	r1, [sp, #28]
1000f460:	f7ff f9b6 	bl	1000e7d0 <__mcmp>
1000f464:	2800      	cmp	r0, #0
1000f466:	db28      	blt.n	1000f4ba <quorem+0x106>
1000f468:	2000      	movs	r0, #0
1000f46a:	9901      	ldr	r1, [sp, #4]
1000f46c:	9a03      	ldr	r2, [sp, #12]
1000f46e:	3701      	adds	r7, #1
1000f470:	ca20      	ldmia	r2!, {r5}
1000f472:	880b      	ldrh	r3, [r1, #0]
1000f474:	1818      	adds	r0, r3, r0
1000f476:	b2ab      	uxth	r3, r5
1000f478:	1ac3      	subs	r3, r0, r3
1000f47a:	6808      	ldr	r0, [r1, #0]
1000f47c:	0c2d      	lsrs	r5, r5, #16
1000f47e:	0c00      	lsrs	r0, r0, #16
1000f480:	1b45      	subs	r5, r0, r5
1000f482:	141e      	asrs	r6, r3, #16
1000f484:	19ad      	adds	r5, r5, r6
1000f486:	1428      	asrs	r0, r5, #16
1000f488:	b29b      	uxth	r3, r3
1000f48a:	042d      	lsls	r5, r5, #16
1000f48c:	432b      	orrs	r3, r5
1000f48e:	c108      	stmia	r1!, {r3}
1000f490:	9b04      	ldr	r3, [sp, #16]
1000f492:	4293      	cmp	r3, r2
1000f494:	d2ec      	bcs.n	1000f470 <quorem+0xbc>
1000f496:	9a01      	ldr	r2, [sp, #4]
1000f498:	00a3      	lsls	r3, r4, #2
1000f49a:	18d3      	adds	r3, r2, r3
1000f49c:	681a      	ldr	r2, [r3, #0]
1000f49e:	2a00      	cmp	r2, #0
1000f4a0:	d10b      	bne.n	1000f4ba <quorem+0x106>
1000f4a2:	9a01      	ldr	r2, [sp, #4]
1000f4a4:	3b04      	subs	r3, #4
1000f4a6:	4293      	cmp	r3, r2
1000f4a8:	d802      	bhi.n	1000f4b0 <quorem+0xfc>
1000f4aa:	9b02      	ldr	r3, [sp, #8]
1000f4ac:	611c      	str	r4, [r3, #16]
1000f4ae:	e004      	b.n	1000f4ba <quorem+0x106>
1000f4b0:	681a      	ldr	r2, [r3, #0]
1000f4b2:	2a00      	cmp	r2, #0
1000f4b4:	d1f9      	bne.n	1000f4aa <quorem+0xf6>
1000f4b6:	3c01      	subs	r4, #1
1000f4b8:	e7f3      	b.n	1000f4a2 <quorem+0xee>
1000f4ba:	1c3e      	adds	r6, r7, #0
1000f4bc:	1c30      	adds	r0, r6, #0
1000f4be:	b009      	add	sp, #36	; 0x24
1000f4c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

1000f4c4 <_dtoa_r>:
1000f4c4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f4c6:	1c16      	adds	r6, r2, #0
1000f4c8:	1c1f      	adds	r7, r3, #0
1000f4ca:	6a44      	ldr	r4, [r0, #36]	; 0x24
1000f4cc:	b09b      	sub	sp, #108	; 0x6c
1000f4ce:	9008      	str	r0, [sp, #32]
1000f4d0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
1000f4d2:	9606      	str	r6, [sp, #24]
1000f4d4:	9707      	str	r7, [sp, #28]
1000f4d6:	2c00      	cmp	r4, #0
1000f4d8:	d108      	bne.n	1000f4ec <_dtoa_r+0x28>
1000f4da:	2010      	movs	r0, #16
1000f4dc:	f7fe ff5c 	bl	1000e398 <malloc>
1000f4e0:	9b08      	ldr	r3, [sp, #32]
1000f4e2:	6258      	str	r0, [r3, #36]	; 0x24
1000f4e4:	6044      	str	r4, [r0, #4]
1000f4e6:	6084      	str	r4, [r0, #8]
1000f4e8:	6004      	str	r4, [r0, #0]
1000f4ea:	60c4      	str	r4, [r0, #12]
1000f4ec:	9b08      	ldr	r3, [sp, #32]
1000f4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000f4f0:	6819      	ldr	r1, [r3, #0]
1000f4f2:	2900      	cmp	r1, #0
1000f4f4:	d00b      	beq.n	1000f50e <_dtoa_r+0x4a>
1000f4f6:	685a      	ldr	r2, [r3, #4]
1000f4f8:	2301      	movs	r3, #1
1000f4fa:	4093      	lsls	r3, r2
1000f4fc:	604a      	str	r2, [r1, #4]
1000f4fe:	608b      	str	r3, [r1, #8]
1000f500:	9808      	ldr	r0, [sp, #32]
1000f502:	f7fe ff8b 	bl	1000e41c <_Bfree>
1000f506:	2200      	movs	r2, #0
1000f508:	9b08      	ldr	r3, [sp, #32]
1000f50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000f50c:	601a      	str	r2, [r3, #0]
1000f50e:	9b07      	ldr	r3, [sp, #28]
1000f510:	2b00      	cmp	r3, #0
1000f512:	da05      	bge.n	1000f520 <_dtoa_r+0x5c>
1000f514:	2301      	movs	r3, #1
1000f516:	602b      	str	r3, [r5, #0]
1000f518:	007b      	lsls	r3, r7, #1
1000f51a:	085b      	lsrs	r3, r3, #1
1000f51c:	9307      	str	r3, [sp, #28]
1000f51e:	e001      	b.n	1000f524 <_dtoa_r+0x60>
1000f520:	2300      	movs	r3, #0
1000f522:	602b      	str	r3, [r5, #0]
1000f524:	9c07      	ldr	r4, [sp, #28]
1000f526:	4bc6      	ldr	r3, [pc, #792]	; (1000f840 <_dtoa_r+0x37c>)
1000f528:	1c22      	adds	r2, r4, #0
1000f52a:	9317      	str	r3, [sp, #92]	; 0x5c
1000f52c:	401a      	ands	r2, r3
1000f52e:	429a      	cmp	r2, r3
1000f530:	d119      	bne.n	1000f566 <_dtoa_r+0xa2>
1000f532:	4bc4      	ldr	r3, [pc, #784]	; (1000f844 <_dtoa_r+0x380>)
1000f534:	9a22      	ldr	r2, [sp, #136]	; 0x88
1000f536:	6013      	str	r3, [r2, #0]
1000f538:	9a06      	ldr	r2, [sp, #24]
1000f53a:	4bc3      	ldr	r3, [pc, #780]	; (1000f848 <_dtoa_r+0x384>)
1000f53c:	2a00      	cmp	r2, #0
1000f53e:	d102      	bne.n	1000f546 <_dtoa_r+0x82>
1000f540:	0324      	lsls	r4, r4, #12
1000f542:	d100      	bne.n	1000f546 <_dtoa_r+0x82>
1000f544:	4bc1      	ldr	r3, [pc, #772]	; (1000f84c <_dtoa_r+0x388>)
1000f546:	9a24      	ldr	r2, [sp, #144]	; 0x90
1000f548:	1c18      	adds	r0, r3, #0
1000f54a:	2a00      	cmp	r2, #0
1000f54c:	d101      	bne.n	1000f552 <_dtoa_r+0x8e>
1000f54e:	f000 fdb6 	bl	100100be <_dtoa_r+0xbfa>
1000f552:	78d9      	ldrb	r1, [r3, #3]
1000f554:	1cda      	adds	r2, r3, #3
1000f556:	2900      	cmp	r1, #0
1000f558:	d000      	beq.n	1000f55c <_dtoa_r+0x98>
1000f55a:	3205      	adds	r2, #5
1000f55c:	9924      	ldr	r1, [sp, #144]	; 0x90
1000f55e:	1c18      	adds	r0, r3, #0
1000f560:	600a      	str	r2, [r1, #0]
1000f562:	f000 fdac 	bl	100100be <_dtoa_r+0xbfa>
1000f566:	9e06      	ldr	r6, [sp, #24]
1000f568:	9f07      	ldr	r7, [sp, #28]
1000f56a:	2200      	movs	r2, #0
1000f56c:	1c30      	adds	r0, r6, #0
1000f56e:	1c39      	adds	r1, r7, #0
1000f570:	2300      	movs	r3, #0
1000f572:	f7fb fed1 	bl	1000b318 <__aeabi_dcmpeq>
1000f576:	1e05      	subs	r5, r0, #0
1000f578:	d00e      	beq.n	1000f598 <_dtoa_r+0xd4>
1000f57a:	2301      	movs	r3, #1
1000f57c:	9a22      	ldr	r2, [sp, #136]	; 0x88
1000f57e:	6013      	str	r3, [r2, #0]
1000f580:	4bb3      	ldr	r3, [pc, #716]	; (1000f850 <_dtoa_r+0x38c>)
1000f582:	9a24      	ldr	r2, [sp, #144]	; 0x90
1000f584:	1c18      	adds	r0, r3, #0
1000f586:	2a00      	cmp	r2, #0
1000f588:	d101      	bne.n	1000f58e <_dtoa_r+0xca>
1000f58a:	f000 fd98 	bl	100100be <_dtoa_r+0xbfa>
1000f58e:	4ab1      	ldr	r2, [pc, #708]	; (1000f854 <_dtoa_r+0x390>)
1000f590:	9924      	ldr	r1, [sp, #144]	; 0x90
1000f592:	600a      	str	r2, [r1, #0]
1000f594:	f000 fd93 	bl	100100be <_dtoa_r+0xbfa>
1000f598:	ab19      	add	r3, sp, #100	; 0x64
1000f59a:	9300      	str	r3, [sp, #0]
1000f59c:	ab18      	add	r3, sp, #96	; 0x60
1000f59e:	9301      	str	r3, [sp, #4]
1000f5a0:	9808      	ldr	r0, [sp, #32]
1000f5a2:	1c32      	adds	r2, r6, #0
1000f5a4:	1c3b      	adds	r3, r7, #0
1000f5a6:	f7ff f999 	bl	1000e8dc <__d2b>
1000f5aa:	0061      	lsls	r1, r4, #1
1000f5ac:	900a      	str	r0, [sp, #40]	; 0x28
1000f5ae:	0d49      	lsrs	r1, r1, #21
1000f5b0:	d009      	beq.n	1000f5c6 <_dtoa_r+0x102>
1000f5b2:	0338      	lsls	r0, r7, #12
1000f5b4:	4ca8      	ldr	r4, [pc, #672]	; (1000f858 <_dtoa_r+0x394>)
1000f5b6:	0b00      	lsrs	r0, r0, #12
1000f5b8:	4304      	orrs	r4, r0
1000f5ba:	48a8      	ldr	r0, [pc, #672]	; (1000f85c <_dtoa_r+0x398>)
1000f5bc:	1c32      	adds	r2, r6, #0
1000f5be:	1c23      	adds	r3, r4, #0
1000f5c0:	180e      	adds	r6, r1, r0
1000f5c2:	9516      	str	r5, [sp, #88]	; 0x58
1000f5c4:	e01c      	b.n	1000f600 <_dtoa_r+0x13c>
1000f5c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
1000f5c8:	9a19      	ldr	r2, [sp, #100]	; 0x64
1000f5ca:	189e      	adds	r6, r3, r2
1000f5cc:	4ba4      	ldr	r3, [pc, #656]	; (1000f860 <_dtoa_r+0x39c>)
1000f5ce:	429e      	cmp	r6, r3
1000f5d0:	db09      	blt.n	1000f5e6 <_dtoa_r+0x122>
1000f5d2:	4ba4      	ldr	r3, [pc, #656]	; (1000f864 <_dtoa_r+0x3a0>)
1000f5d4:	18f0      	adds	r0, r6, r3
1000f5d6:	9b06      	ldr	r3, [sp, #24]
1000f5d8:	40c3      	lsrs	r3, r0
1000f5da:	1c18      	adds	r0, r3, #0
1000f5dc:	4ba2      	ldr	r3, [pc, #648]	; (1000f868 <_dtoa_r+0x3a4>)
1000f5de:	1b9b      	subs	r3, r3, r6
1000f5e0:	409c      	lsls	r4, r3
1000f5e2:	4320      	orrs	r0, r4
1000f5e4:	e004      	b.n	1000f5f0 <_dtoa_r+0x12c>
1000f5e6:	48a1      	ldr	r0, [pc, #644]	; (1000f86c <_dtoa_r+0x3a8>)
1000f5e8:	9b06      	ldr	r3, [sp, #24]
1000f5ea:	1b80      	subs	r0, r0, r6
1000f5ec:	4083      	lsls	r3, r0
1000f5ee:	1c18      	adds	r0, r3, #0
1000f5f0:	f000 ff84 	bl	100104fc <__aeabi_ui2d>
1000f5f4:	4c9e      	ldr	r4, [pc, #632]	; (1000f870 <_dtoa_r+0x3ac>)
1000f5f6:	1c02      	adds	r2, r0, #0
1000f5f8:	190b      	adds	r3, r1, r4
1000f5fa:	2101      	movs	r1, #1
1000f5fc:	3e01      	subs	r6, #1
1000f5fe:	9116      	str	r1, [sp, #88]	; 0x58
1000f600:	1c10      	adds	r0, r2, #0
1000f602:	1c19      	adds	r1, r3, #0
1000f604:	2200      	movs	r2, #0
1000f606:	4b9b      	ldr	r3, [pc, #620]	; (1000f874 <_dtoa_r+0x3b0>)
1000f608:	f7fd fe60 	bl	1000d2cc <__aeabi_dsub>
1000f60c:	4a9a      	ldr	r2, [pc, #616]	; (1000f878 <_dtoa_r+0x3b4>)
1000f60e:	4b9b      	ldr	r3, [pc, #620]	; (1000f87c <_dtoa_r+0x3b8>)
1000f610:	f7fd fbc2 	bl	1000cd98 <__aeabi_dmul>
1000f614:	4a9a      	ldr	r2, [pc, #616]	; (1000f880 <_dtoa_r+0x3bc>)
1000f616:	4b9b      	ldr	r3, [pc, #620]	; (1000f884 <_dtoa_r+0x3c0>)
1000f618:	f7fc fc58 	bl	1000becc <__aeabi_dadd>
1000f61c:	1c04      	adds	r4, r0, #0
1000f61e:	1c30      	adds	r0, r6, #0
1000f620:	1c0d      	adds	r5, r1, #0
1000f622:	f000 ff2f 	bl	10010484 <__aeabi_i2d>
1000f626:	4a98      	ldr	r2, [pc, #608]	; (1000f888 <_dtoa_r+0x3c4>)
1000f628:	4b98      	ldr	r3, [pc, #608]	; (1000f88c <_dtoa_r+0x3c8>)
1000f62a:	f7fd fbb5 	bl	1000cd98 <__aeabi_dmul>
1000f62e:	1c02      	adds	r2, r0, #0
1000f630:	1c0b      	adds	r3, r1, #0
1000f632:	1c20      	adds	r0, r4, #0
1000f634:	1c29      	adds	r1, r5, #0
1000f636:	f7fc fc49 	bl	1000becc <__aeabi_dadd>
1000f63a:	1c04      	adds	r4, r0, #0
1000f63c:	1c0d      	adds	r5, r1, #0
1000f63e:	f000 feeb 	bl	10010418 <__aeabi_d2iz>
1000f642:	1c29      	adds	r1, r5, #0
1000f644:	9003      	str	r0, [sp, #12]
1000f646:	2200      	movs	r2, #0
1000f648:	1c20      	adds	r0, r4, #0
1000f64a:	2300      	movs	r3, #0
1000f64c:	f7fb fe6a 	bl	1000b324 <__aeabi_dcmplt>
1000f650:	2800      	cmp	r0, #0
1000f652:	d00d      	beq.n	1000f670 <_dtoa_r+0x1ac>
1000f654:	9803      	ldr	r0, [sp, #12]
1000f656:	f000 ff15 	bl	10010484 <__aeabi_i2d>
1000f65a:	1c02      	adds	r2, r0, #0
1000f65c:	1c0b      	adds	r3, r1, #0
1000f65e:	1c20      	adds	r0, r4, #0
1000f660:	1c29      	adds	r1, r5, #0
1000f662:	f7fb fe59 	bl	1000b318 <__aeabi_dcmpeq>
1000f666:	4243      	negs	r3, r0
1000f668:	4143      	adcs	r3, r0
1000f66a:	9a03      	ldr	r2, [sp, #12]
1000f66c:	1ad3      	subs	r3, r2, r3
1000f66e:	9303      	str	r3, [sp, #12]
1000f670:	2301      	movs	r3, #1
1000f672:	9313      	str	r3, [sp, #76]	; 0x4c
1000f674:	9b03      	ldr	r3, [sp, #12]
1000f676:	2b16      	cmp	r3, #22
1000f678:	d811      	bhi.n	1000f69e <_dtoa_r+0x1da>
1000f67a:	4a85      	ldr	r2, [pc, #532]	; (1000f890 <_dtoa_r+0x3cc>)
1000f67c:	00db      	lsls	r3, r3, #3
1000f67e:	18d3      	adds	r3, r2, r3
1000f680:	6818      	ldr	r0, [r3, #0]
1000f682:	6859      	ldr	r1, [r3, #4]
1000f684:	9a06      	ldr	r2, [sp, #24]
1000f686:	9b07      	ldr	r3, [sp, #28]
1000f688:	f7fb fe60 	bl	1000b34c <__aeabi_dcmpgt>
1000f68c:	2800      	cmp	r0, #0
1000f68e:	d005      	beq.n	1000f69c <_dtoa_r+0x1d8>
1000f690:	9b03      	ldr	r3, [sp, #12]
1000f692:	3b01      	subs	r3, #1
1000f694:	9303      	str	r3, [sp, #12]
1000f696:	2300      	movs	r3, #0
1000f698:	9313      	str	r3, [sp, #76]	; 0x4c
1000f69a:	e000      	b.n	1000f69e <_dtoa_r+0x1da>
1000f69c:	9013      	str	r0, [sp, #76]	; 0x4c
1000f69e:	9b18      	ldr	r3, [sp, #96]	; 0x60
1000f6a0:	1b9e      	subs	r6, r3, r6
1000f6a2:	2300      	movs	r3, #0
1000f6a4:	930d      	str	r3, [sp, #52]	; 0x34
1000f6a6:	3e01      	subs	r6, #1
1000f6a8:	960e      	str	r6, [sp, #56]	; 0x38
1000f6aa:	d504      	bpl.n	1000f6b6 <_dtoa_r+0x1f2>
1000f6ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f6ae:	425b      	negs	r3, r3
1000f6b0:	930d      	str	r3, [sp, #52]	; 0x34
1000f6b2:	2300      	movs	r3, #0
1000f6b4:	930e      	str	r3, [sp, #56]	; 0x38
1000f6b6:	9b03      	ldr	r3, [sp, #12]
1000f6b8:	2b00      	cmp	r3, #0
1000f6ba:	db08      	blt.n	1000f6ce <_dtoa_r+0x20a>
1000f6bc:	9a03      	ldr	r2, [sp, #12]
1000f6be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f6c0:	4694      	mov	ip, r2
1000f6c2:	4463      	add	r3, ip
1000f6c4:	930e      	str	r3, [sp, #56]	; 0x38
1000f6c6:	2300      	movs	r3, #0
1000f6c8:	9212      	str	r2, [sp, #72]	; 0x48
1000f6ca:	930f      	str	r3, [sp, #60]	; 0x3c
1000f6cc:	e007      	b.n	1000f6de <_dtoa_r+0x21a>
1000f6ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000f6d0:	9a03      	ldr	r2, [sp, #12]
1000f6d2:	1a9b      	subs	r3, r3, r2
1000f6d4:	930d      	str	r3, [sp, #52]	; 0x34
1000f6d6:	4253      	negs	r3, r2
1000f6d8:	930f      	str	r3, [sp, #60]	; 0x3c
1000f6da:	2300      	movs	r3, #0
1000f6dc:	9312      	str	r3, [sp, #72]	; 0x48
1000f6de:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000f6e0:	2501      	movs	r5, #1
1000f6e2:	2b09      	cmp	r3, #9
1000f6e4:	d827      	bhi.n	1000f736 <_dtoa_r+0x272>
1000f6e6:	2b05      	cmp	r3, #5
1000f6e8:	dd02      	ble.n	1000f6f0 <_dtoa_r+0x22c>
1000f6ea:	2500      	movs	r5, #0
1000f6ec:	3b04      	subs	r3, #4
1000f6ee:	9320      	str	r3, [sp, #128]	; 0x80
1000f6f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000f6f2:	1e98      	subs	r0, r3, #2
1000f6f4:	2803      	cmp	r0, #3
1000f6f6:	d823      	bhi.n	1000f740 <_dtoa_r+0x27c>
1000f6f8:	f000 fd94 	bl	10010224 <__gnu_thumb1_case_uqi>
1000f6fc:	10040e02 	.word	0x10040e02
1000f700:	2300      	movs	r3, #0
1000f702:	e000      	b.n	1000f706 <_dtoa_r+0x242>
1000f704:	2301      	movs	r3, #1
1000f706:	9310      	str	r3, [sp, #64]	; 0x40
1000f708:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000f70a:	2b00      	cmp	r3, #0
1000f70c:	dc21      	bgt.n	1000f752 <_dtoa_r+0x28e>
1000f70e:	2301      	movs	r3, #1
1000f710:	930b      	str	r3, [sp, #44]	; 0x2c
1000f712:	9309      	str	r3, [sp, #36]	; 0x24
1000f714:	1c1a      	adds	r2, r3, #0
1000f716:	e01a      	b.n	1000f74e <_dtoa_r+0x28a>
1000f718:	2300      	movs	r3, #0
1000f71a:	e000      	b.n	1000f71e <_dtoa_r+0x25a>
1000f71c:	2301      	movs	r3, #1
1000f71e:	9a03      	ldr	r2, [sp, #12]
1000f720:	9310      	str	r3, [sp, #64]	; 0x40
1000f722:	4694      	mov	ip, r2
1000f724:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000f726:	4463      	add	r3, ip
1000f728:	930b      	str	r3, [sp, #44]	; 0x2c
1000f72a:	3301      	adds	r3, #1
1000f72c:	9309      	str	r3, [sp, #36]	; 0x24
1000f72e:	2b00      	cmp	r3, #0
1000f730:	dc12      	bgt.n	1000f758 <_dtoa_r+0x294>
1000f732:	2301      	movs	r3, #1
1000f734:	e010      	b.n	1000f758 <_dtoa_r+0x294>
1000f736:	2300      	movs	r3, #0
1000f738:	9510      	str	r5, [sp, #64]	; 0x40
1000f73a:	9320      	str	r3, [sp, #128]	; 0x80
1000f73c:	3b01      	subs	r3, #1
1000f73e:	e002      	b.n	1000f746 <_dtoa_r+0x282>
1000f740:	2301      	movs	r3, #1
1000f742:	9310      	str	r3, [sp, #64]	; 0x40
1000f744:	3b02      	subs	r3, #2
1000f746:	2200      	movs	r2, #0
1000f748:	930b      	str	r3, [sp, #44]	; 0x2c
1000f74a:	9309      	str	r3, [sp, #36]	; 0x24
1000f74c:	3313      	adds	r3, #19
1000f74e:	9221      	str	r2, [sp, #132]	; 0x84
1000f750:	e002      	b.n	1000f758 <_dtoa_r+0x294>
1000f752:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000f754:	930b      	str	r3, [sp, #44]	; 0x2c
1000f756:	9309      	str	r3, [sp, #36]	; 0x24
1000f758:	9a08      	ldr	r2, [sp, #32]
1000f75a:	6a54      	ldr	r4, [r2, #36]	; 0x24
1000f75c:	2200      	movs	r2, #0
1000f75e:	6062      	str	r2, [r4, #4]
1000f760:	3204      	adds	r2, #4
1000f762:	1c11      	adds	r1, r2, #0
1000f764:	3114      	adds	r1, #20
1000f766:	4299      	cmp	r1, r3
1000f768:	d804      	bhi.n	1000f774 <_dtoa_r+0x2b0>
1000f76a:	6861      	ldr	r1, [r4, #4]
1000f76c:	0052      	lsls	r2, r2, #1
1000f76e:	3101      	adds	r1, #1
1000f770:	6061      	str	r1, [r4, #4]
1000f772:	e7f6      	b.n	1000f762 <_dtoa_r+0x29e>
1000f774:	9808      	ldr	r0, [sp, #32]
1000f776:	6861      	ldr	r1, [r4, #4]
1000f778:	f7fe fe18 	bl	1000e3ac <_Balloc>
1000f77c:	9b08      	ldr	r3, [sp, #32]
1000f77e:	6020      	str	r0, [r4, #0]
1000f780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000f782:	681b      	ldr	r3, [r3, #0]
1000f784:	930c      	str	r3, [sp, #48]	; 0x30
1000f786:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f788:	2b0e      	cmp	r3, #14
1000f78a:	d900      	bls.n	1000f78e <_dtoa_r+0x2ca>
1000f78c:	e188      	b.n	1000faa0 <_dtoa_r+0x5dc>
1000f78e:	2d00      	cmp	r5, #0
1000f790:	d100      	bne.n	1000f794 <_dtoa_r+0x2d0>
1000f792:	e185      	b.n	1000faa0 <_dtoa_r+0x5dc>
1000f794:	9b06      	ldr	r3, [sp, #24]
1000f796:	9c07      	ldr	r4, [sp, #28]
1000f798:	9314      	str	r3, [sp, #80]	; 0x50
1000f79a:	9415      	str	r4, [sp, #84]	; 0x54
1000f79c:	9b03      	ldr	r3, [sp, #12]
1000f79e:	2b00      	cmp	r3, #0
1000f7a0:	dd30      	ble.n	1000f804 <_dtoa_r+0x340>
1000f7a2:	220f      	movs	r2, #15
1000f7a4:	493a      	ldr	r1, [pc, #232]	; (1000f890 <_dtoa_r+0x3cc>)
1000f7a6:	4013      	ands	r3, r2
1000f7a8:	00db      	lsls	r3, r3, #3
1000f7aa:	18cb      	adds	r3, r1, r3
1000f7ac:	685c      	ldr	r4, [r3, #4]
1000f7ae:	681b      	ldr	r3, [r3, #0]
1000f7b0:	9304      	str	r3, [sp, #16]
1000f7b2:	9405      	str	r4, [sp, #20]
1000f7b4:	9b03      	ldr	r3, [sp, #12]
1000f7b6:	2702      	movs	r7, #2
1000f7b8:	111d      	asrs	r5, r3, #4
1000f7ba:	06eb      	lsls	r3, r5, #27
1000f7bc:	d50a      	bpl.n	1000f7d4 <_dtoa_r+0x310>
1000f7be:	9814      	ldr	r0, [sp, #80]	; 0x50
1000f7c0:	9915      	ldr	r1, [sp, #84]	; 0x54
1000f7c2:	4b34      	ldr	r3, [pc, #208]	; (1000f894 <_dtoa_r+0x3d0>)
1000f7c4:	4015      	ands	r5, r2
1000f7c6:	6a1a      	ldr	r2, [r3, #32]
1000f7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000f7ca:	f7fc fea7 	bl	1000c51c <__aeabi_ddiv>
1000f7ce:	9006      	str	r0, [sp, #24]
1000f7d0:	9107      	str	r1, [sp, #28]
1000f7d2:	3701      	adds	r7, #1
1000f7d4:	4c2f      	ldr	r4, [pc, #188]	; (1000f894 <_dtoa_r+0x3d0>)
1000f7d6:	2d00      	cmp	r5, #0
1000f7d8:	d00d      	beq.n	1000f7f6 <_dtoa_r+0x332>
1000f7da:	07eb      	lsls	r3, r5, #31
1000f7dc:	d508      	bpl.n	1000f7f0 <_dtoa_r+0x32c>
1000f7de:	9804      	ldr	r0, [sp, #16]
1000f7e0:	9905      	ldr	r1, [sp, #20]
1000f7e2:	6822      	ldr	r2, [r4, #0]
1000f7e4:	6863      	ldr	r3, [r4, #4]
1000f7e6:	f7fd fad7 	bl	1000cd98 <__aeabi_dmul>
1000f7ea:	9004      	str	r0, [sp, #16]
1000f7ec:	9105      	str	r1, [sp, #20]
1000f7ee:	3701      	adds	r7, #1
1000f7f0:	106d      	asrs	r5, r5, #1
1000f7f2:	3408      	adds	r4, #8
1000f7f4:	e7ef      	b.n	1000f7d6 <_dtoa_r+0x312>
1000f7f6:	9806      	ldr	r0, [sp, #24]
1000f7f8:	9907      	ldr	r1, [sp, #28]
1000f7fa:	9a04      	ldr	r2, [sp, #16]
1000f7fc:	9b05      	ldr	r3, [sp, #20]
1000f7fe:	f7fc fe8d 	bl	1000c51c <__aeabi_ddiv>
1000f802:	e049      	b.n	1000f898 <_dtoa_r+0x3d4>
1000f804:	9b03      	ldr	r3, [sp, #12]
1000f806:	2702      	movs	r7, #2
1000f808:	425d      	negs	r5, r3
1000f80a:	2d00      	cmp	r5, #0
1000f80c:	d046      	beq.n	1000f89c <_dtoa_r+0x3d8>
1000f80e:	9814      	ldr	r0, [sp, #80]	; 0x50
1000f810:	9915      	ldr	r1, [sp, #84]	; 0x54
1000f812:	230f      	movs	r3, #15
1000f814:	4a1e      	ldr	r2, [pc, #120]	; (1000f890 <_dtoa_r+0x3cc>)
1000f816:	402b      	ands	r3, r5
1000f818:	00db      	lsls	r3, r3, #3
1000f81a:	18d3      	adds	r3, r2, r3
1000f81c:	681a      	ldr	r2, [r3, #0]
1000f81e:	685b      	ldr	r3, [r3, #4]
1000f820:	f7fd faba 	bl	1000cd98 <__aeabi_dmul>
1000f824:	4c1b      	ldr	r4, [pc, #108]	; (1000f894 <_dtoa_r+0x3d0>)
1000f826:	112d      	asrs	r5, r5, #4
1000f828:	2d00      	cmp	r5, #0
1000f82a:	d035      	beq.n	1000f898 <_dtoa_r+0x3d4>
1000f82c:	07eb      	lsls	r3, r5, #31
1000f82e:	d504      	bpl.n	1000f83a <_dtoa_r+0x376>
1000f830:	6822      	ldr	r2, [r4, #0]
1000f832:	6863      	ldr	r3, [r4, #4]
1000f834:	3701      	adds	r7, #1
1000f836:	f7fd faaf 	bl	1000cd98 <__aeabi_dmul>
1000f83a:	106d      	asrs	r5, r5, #1
1000f83c:	3408      	adds	r4, #8
1000f83e:	e7f3      	b.n	1000f828 <_dtoa_r+0x364>
1000f840:	7ff00000 	.word	0x7ff00000
1000f844:	0000270f 	.word	0x0000270f
1000f848:	10010a90 	.word	0x10010a90
1000f84c:	10010a87 	.word	0x10010a87
1000f850:	10010a94 	.word	0x10010a94
1000f854:	10010a95 	.word	0x10010a95
1000f858:	3ff00000 	.word	0x3ff00000
1000f85c:	fffffc01 	.word	0xfffffc01
1000f860:	fffffbef 	.word	0xfffffbef
1000f864:	00000412 	.word	0x00000412
1000f868:	fffffc0e 	.word	0xfffffc0e
1000f86c:	fffffbee 	.word	0xfffffbee
1000f870:	fe100000 	.word	0xfe100000
1000f874:	3ff80000 	.word	0x3ff80000
1000f878:	636f4361 	.word	0x636f4361
1000f87c:	3fd287a7 	.word	0x3fd287a7
1000f880:	8b60c8b3 	.word	0x8b60c8b3
1000f884:	3fc68a28 	.word	0x3fc68a28
1000f888:	509f79fb 	.word	0x509f79fb
1000f88c:	3fd34413 	.word	0x3fd34413
1000f890:	10010958 	.word	0x10010958
1000f894:	10010a20 	.word	0x10010a20
1000f898:	9006      	str	r0, [sp, #24]
1000f89a:	9107      	str	r1, [sp, #28]
1000f89c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1000f89e:	2b00      	cmp	r3, #0
1000f8a0:	d01e      	beq.n	1000f8e0 <_dtoa_r+0x41c>
1000f8a2:	9c06      	ldr	r4, [sp, #24]
1000f8a4:	9d07      	ldr	r5, [sp, #28]
1000f8a6:	2200      	movs	r2, #0
1000f8a8:	1c20      	adds	r0, r4, #0
1000f8aa:	1c29      	adds	r1, r5, #0
1000f8ac:	4bce      	ldr	r3, [pc, #824]	; (1000fbe8 <_dtoa_r+0x724>)
1000f8ae:	f7fb fd39 	bl	1000b324 <__aeabi_dcmplt>
1000f8b2:	2800      	cmp	r0, #0
1000f8b4:	d014      	beq.n	1000f8e0 <_dtoa_r+0x41c>
1000f8b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f8b8:	2b00      	cmp	r3, #0
1000f8ba:	d011      	beq.n	1000f8e0 <_dtoa_r+0x41c>
1000f8bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000f8be:	2b00      	cmp	r3, #0
1000f8c0:	dc00      	bgt.n	1000f8c4 <_dtoa_r+0x400>
1000f8c2:	e0e9      	b.n	1000fa98 <_dtoa_r+0x5d4>
1000f8c4:	9b03      	ldr	r3, [sp, #12]
1000f8c6:	1c29      	adds	r1, r5, #0
1000f8c8:	3b01      	subs	r3, #1
1000f8ca:	9311      	str	r3, [sp, #68]	; 0x44
1000f8cc:	1c20      	adds	r0, r4, #0
1000f8ce:	2200      	movs	r2, #0
1000f8d0:	4bc6      	ldr	r3, [pc, #792]	; (1000fbec <_dtoa_r+0x728>)
1000f8d2:	f7fd fa61 	bl	1000cd98 <__aeabi_dmul>
1000f8d6:	3701      	adds	r7, #1
1000f8d8:	9006      	str	r0, [sp, #24]
1000f8da:	9107      	str	r1, [sp, #28]
1000f8dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1000f8de:	e002      	b.n	1000f8e6 <_dtoa_r+0x422>
1000f8e0:	9b03      	ldr	r3, [sp, #12]
1000f8e2:	9d09      	ldr	r5, [sp, #36]	; 0x24
1000f8e4:	9311      	str	r3, [sp, #68]	; 0x44
1000f8e6:	1c38      	adds	r0, r7, #0
1000f8e8:	9b06      	ldr	r3, [sp, #24]
1000f8ea:	9c07      	ldr	r4, [sp, #28]
1000f8ec:	9304      	str	r3, [sp, #16]
1000f8ee:	9405      	str	r4, [sp, #20]
1000f8f0:	f000 fdc8 	bl	10010484 <__aeabi_i2d>
1000f8f4:	9a04      	ldr	r2, [sp, #16]
1000f8f6:	9b05      	ldr	r3, [sp, #20]
1000f8f8:	f7fd fa4e 	bl	1000cd98 <__aeabi_dmul>
1000f8fc:	2200      	movs	r2, #0
1000f8fe:	4bbc      	ldr	r3, [pc, #752]	; (1000fbf0 <_dtoa_r+0x72c>)
1000f900:	f7fc fae4 	bl	1000becc <__aeabi_dadd>
1000f904:	9006      	str	r0, [sp, #24]
1000f906:	9107      	str	r1, [sp, #28]
1000f908:	9e06      	ldr	r6, [sp, #24]
1000f90a:	9f07      	ldr	r7, [sp, #28]
1000f90c:	9b07      	ldr	r3, [sp, #28]
1000f90e:	4ab9      	ldr	r2, [pc, #740]	; (1000fbf4 <_dtoa_r+0x730>)
1000f910:	189c      	adds	r4, r3, r2
1000f912:	2d00      	cmp	r5, #0
1000f914:	d11c      	bne.n	1000f950 <_dtoa_r+0x48c>
1000f916:	9804      	ldr	r0, [sp, #16]
1000f918:	9905      	ldr	r1, [sp, #20]
1000f91a:	2200      	movs	r2, #0
1000f91c:	4bb6      	ldr	r3, [pc, #728]	; (1000fbf8 <_dtoa_r+0x734>)
1000f91e:	f7fd fcd5 	bl	1000d2cc <__aeabi_dsub>
1000f922:	1c32      	adds	r2, r6, #0
1000f924:	1c23      	adds	r3, r4, #0
1000f926:	9004      	str	r0, [sp, #16]
1000f928:	9105      	str	r1, [sp, #20]
1000f92a:	f7fb fd0f 	bl	1000b34c <__aeabi_dcmpgt>
1000f92e:	2800      	cmp	r0, #0
1000f930:	d000      	beq.n	1000f934 <_dtoa_r+0x470>
1000f932:	e263      	b.n	1000fdfc <_dtoa_r+0x938>
1000f934:	9804      	ldr	r0, [sp, #16]
1000f936:	9905      	ldr	r1, [sp, #20]
1000f938:	1c32      	adds	r2, r6, #0
1000f93a:	4eb0      	ldr	r6, [pc, #704]	; (1000fbfc <_dtoa_r+0x738>)
1000f93c:	9c07      	ldr	r4, [sp, #28]
1000f93e:	46b4      	mov	ip, r6
1000f940:	4464      	add	r4, ip
1000f942:	1c23      	adds	r3, r4, #0
1000f944:	f7fb fcee 	bl	1000b324 <__aeabi_dcmplt>
1000f948:	2800      	cmp	r0, #0
1000f94a:	d000      	beq.n	1000f94e <_dtoa_r+0x48a>
1000f94c:	e24c      	b.n	1000fde8 <_dtoa_r+0x924>
1000f94e:	e0a3      	b.n	1000fa98 <_dtoa_r+0x5d4>
1000f950:	4aab      	ldr	r2, [pc, #684]	; (1000fc00 <_dtoa_r+0x73c>)
1000f952:	1e6b      	subs	r3, r5, #1
1000f954:	9910      	ldr	r1, [sp, #64]	; 0x40
1000f956:	00db      	lsls	r3, r3, #3
1000f958:	18d3      	adds	r3, r2, r3
1000f95a:	2900      	cmp	r1, #0
1000f95c:	d04e      	beq.n	1000f9fc <_dtoa_r+0x538>
1000f95e:	681a      	ldr	r2, [r3, #0]
1000f960:	685b      	ldr	r3, [r3, #4]
1000f962:	2000      	movs	r0, #0
1000f964:	49a7      	ldr	r1, [pc, #668]	; (1000fc04 <_dtoa_r+0x740>)
1000f966:	f7fc fdd9 	bl	1000c51c <__aeabi_ddiv>
1000f96a:	1c32      	adds	r2, r6, #0
1000f96c:	1c23      	adds	r3, r4, #0
1000f96e:	f7fd fcad 	bl	1000d2cc <__aeabi_dsub>
1000f972:	9e04      	ldr	r6, [sp, #16]
1000f974:	9f05      	ldr	r7, [sp, #20]
1000f976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000f978:	9006      	str	r0, [sp, #24]
1000f97a:	9107      	str	r1, [sp, #28]
1000f97c:	9304      	str	r3, [sp, #16]
1000f97e:	1c39      	adds	r1, r7, #0
1000f980:	1c30      	adds	r0, r6, #0
1000f982:	f000 fd49 	bl	10010418 <__aeabi_d2iz>
1000f986:	1c04      	adds	r4, r0, #0
1000f988:	f000 fd7c 	bl	10010484 <__aeabi_i2d>
1000f98c:	1c02      	adds	r2, r0, #0
1000f98e:	1c0b      	adds	r3, r1, #0
1000f990:	1c30      	adds	r0, r6, #0
1000f992:	1c39      	adds	r1, r7, #0
1000f994:	f7fd fc9a 	bl	1000d2cc <__aeabi_dsub>
1000f998:	9b04      	ldr	r3, [sp, #16]
1000f99a:	3430      	adds	r4, #48	; 0x30
1000f99c:	3301      	adds	r3, #1
1000f99e:	9304      	str	r3, [sp, #16]
1000f9a0:	3b01      	subs	r3, #1
1000f9a2:	701c      	strb	r4, [r3, #0]
1000f9a4:	9a06      	ldr	r2, [sp, #24]
1000f9a6:	9b07      	ldr	r3, [sp, #28]
1000f9a8:	1c06      	adds	r6, r0, #0
1000f9aa:	1c0f      	adds	r7, r1, #0
1000f9ac:	f7fb fcba 	bl	1000b324 <__aeabi_dcmplt>
1000f9b0:	2800      	cmp	r0, #0
1000f9b2:	d000      	beq.n	1000f9b6 <_dtoa_r+0x4f2>
1000f9b4:	e361      	b.n	1001007a <_dtoa_r+0xbb6>
1000f9b6:	1c32      	adds	r2, r6, #0
1000f9b8:	1c3b      	adds	r3, r7, #0
1000f9ba:	2000      	movs	r0, #0
1000f9bc:	498a      	ldr	r1, [pc, #552]	; (1000fbe8 <_dtoa_r+0x724>)
1000f9be:	f7fd fc85 	bl	1000d2cc <__aeabi_dsub>
1000f9c2:	9a06      	ldr	r2, [sp, #24]
1000f9c4:	9b07      	ldr	r3, [sp, #28]
1000f9c6:	f7fb fcad 	bl	1000b324 <__aeabi_dcmplt>
1000f9ca:	2800      	cmp	r0, #0
1000f9cc:	d000      	beq.n	1000f9d0 <_dtoa_r+0x50c>
1000f9ce:	e0cd      	b.n	1000fb6c <_dtoa_r+0x6a8>
1000f9d0:	9b04      	ldr	r3, [sp, #16]
1000f9d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000f9d4:	1a9b      	subs	r3, r3, r2
1000f9d6:	42ab      	cmp	r3, r5
1000f9d8:	da5e      	bge.n	1000fa98 <_dtoa_r+0x5d4>
1000f9da:	9806      	ldr	r0, [sp, #24]
1000f9dc:	9907      	ldr	r1, [sp, #28]
1000f9de:	2200      	movs	r2, #0
1000f9e0:	4b82      	ldr	r3, [pc, #520]	; (1000fbec <_dtoa_r+0x728>)
1000f9e2:	f7fd f9d9 	bl	1000cd98 <__aeabi_dmul>
1000f9e6:	2200      	movs	r2, #0
1000f9e8:	9006      	str	r0, [sp, #24]
1000f9ea:	9107      	str	r1, [sp, #28]
1000f9ec:	4b7f      	ldr	r3, [pc, #508]	; (1000fbec <_dtoa_r+0x728>)
1000f9ee:	1c30      	adds	r0, r6, #0
1000f9f0:	1c39      	adds	r1, r7, #0
1000f9f2:	f7fd f9d1 	bl	1000cd98 <__aeabi_dmul>
1000f9f6:	1c06      	adds	r6, r0, #0
1000f9f8:	1c0f      	adds	r7, r1, #0
1000f9fa:	e7c0      	b.n	1000f97e <_dtoa_r+0x4ba>
1000f9fc:	6818      	ldr	r0, [r3, #0]
1000f9fe:	6859      	ldr	r1, [r3, #4]
1000fa00:	1c32      	adds	r2, r6, #0
1000fa02:	1c23      	adds	r3, r4, #0
1000fa04:	f7fd f9c8 	bl	1000cd98 <__aeabi_dmul>
1000fa08:	9e04      	ldr	r6, [sp, #16]
1000fa0a:	9f05      	ldr	r7, [sp, #20]
1000fa0c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
1000fa0e:	9006      	str	r0, [sp, #24]
1000fa10:	9107      	str	r1, [sp, #28]
1000fa12:	1963      	adds	r3, r4, r5
1000fa14:	9304      	str	r3, [sp, #16]
1000fa16:	1c39      	adds	r1, r7, #0
1000fa18:	1c30      	adds	r0, r6, #0
1000fa1a:	f000 fcfd 	bl	10010418 <__aeabi_d2iz>
1000fa1e:	1c05      	adds	r5, r0, #0
1000fa20:	f000 fd30 	bl	10010484 <__aeabi_i2d>
1000fa24:	1c0b      	adds	r3, r1, #0
1000fa26:	1c02      	adds	r2, r0, #0
1000fa28:	1c39      	adds	r1, r7, #0
1000fa2a:	1c30      	adds	r0, r6, #0
1000fa2c:	f7fd fc4e 	bl	1000d2cc <__aeabi_dsub>
1000fa30:	3530      	adds	r5, #48	; 0x30
1000fa32:	9b04      	ldr	r3, [sp, #16]
1000fa34:	7025      	strb	r5, [r4, #0]
1000fa36:	3401      	adds	r4, #1
1000fa38:	1c06      	adds	r6, r0, #0
1000fa3a:	1c0f      	adds	r7, r1, #0
1000fa3c:	42a3      	cmp	r3, r4
1000fa3e:	d124      	bne.n	1000fa8a <_dtoa_r+0x5c6>
1000fa40:	2200      	movs	r2, #0
1000fa42:	9806      	ldr	r0, [sp, #24]
1000fa44:	9907      	ldr	r1, [sp, #28]
1000fa46:	4b6f      	ldr	r3, [pc, #444]	; (1000fc04 <_dtoa_r+0x740>)
1000fa48:	f7fc fa40 	bl	1000becc <__aeabi_dadd>
1000fa4c:	1c02      	adds	r2, r0, #0
1000fa4e:	1c0b      	adds	r3, r1, #0
1000fa50:	1c30      	adds	r0, r6, #0
1000fa52:	1c39      	adds	r1, r7, #0
1000fa54:	f7fb fc7a 	bl	1000b34c <__aeabi_dcmpgt>
1000fa58:	2800      	cmp	r0, #0
1000fa5a:	d000      	beq.n	1000fa5e <_dtoa_r+0x59a>
1000fa5c:	e086      	b.n	1000fb6c <_dtoa_r+0x6a8>
1000fa5e:	9a06      	ldr	r2, [sp, #24]
1000fa60:	9b07      	ldr	r3, [sp, #28]
1000fa62:	2000      	movs	r0, #0
1000fa64:	4967      	ldr	r1, [pc, #412]	; (1000fc04 <_dtoa_r+0x740>)
1000fa66:	f7fd fc31 	bl	1000d2cc <__aeabi_dsub>
1000fa6a:	1c02      	adds	r2, r0, #0
1000fa6c:	1c0b      	adds	r3, r1, #0
1000fa6e:	1c30      	adds	r0, r6, #0
1000fa70:	1c39      	adds	r1, r7, #0
1000fa72:	f7fb fc57 	bl	1000b324 <__aeabi_dcmplt>
1000fa76:	2800      	cmp	r0, #0
1000fa78:	d00e      	beq.n	1000fa98 <_dtoa_r+0x5d4>
1000fa7a:	9b04      	ldr	r3, [sp, #16]
1000fa7c:	3b01      	subs	r3, #1
1000fa7e:	781a      	ldrb	r2, [r3, #0]
1000fa80:	2a30      	cmp	r2, #48	; 0x30
1000fa82:	d000      	beq.n	1000fa86 <_dtoa_r+0x5c2>
1000fa84:	e2f9      	b.n	1001007a <_dtoa_r+0xbb6>
1000fa86:	9304      	str	r3, [sp, #16]
1000fa88:	e7f7      	b.n	1000fa7a <_dtoa_r+0x5b6>
1000fa8a:	2200      	movs	r2, #0
1000fa8c:	4b57      	ldr	r3, [pc, #348]	; (1000fbec <_dtoa_r+0x728>)
1000fa8e:	f7fd f983 	bl	1000cd98 <__aeabi_dmul>
1000fa92:	1c06      	adds	r6, r0, #0
1000fa94:	1c0f      	adds	r7, r1, #0
1000fa96:	e7be      	b.n	1000fa16 <_dtoa_r+0x552>
1000fa98:	9b14      	ldr	r3, [sp, #80]	; 0x50
1000fa9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
1000fa9c:	9306      	str	r3, [sp, #24]
1000fa9e:	9407      	str	r4, [sp, #28]
1000faa0:	9b19      	ldr	r3, [sp, #100]	; 0x64
1000faa2:	2b00      	cmp	r3, #0
1000faa4:	da00      	bge.n	1000faa8 <_dtoa_r+0x5e4>
1000faa6:	e086      	b.n	1000fbb6 <_dtoa_r+0x6f2>
1000faa8:	9a03      	ldr	r2, [sp, #12]
1000faaa:	2a0e      	cmp	r2, #14
1000faac:	dd00      	ble.n	1000fab0 <_dtoa_r+0x5ec>
1000faae:	e082      	b.n	1000fbb6 <_dtoa_r+0x6f2>
1000fab0:	00d3      	lsls	r3, r2, #3
1000fab2:	4a53      	ldr	r2, [pc, #332]	; (1000fc00 <_dtoa_r+0x73c>)
1000fab4:	18d3      	adds	r3, r2, r3
1000fab6:	681e      	ldr	r6, [r3, #0]
1000fab8:	685f      	ldr	r7, [r3, #4]
1000faba:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000fabc:	2b00      	cmp	r3, #0
1000fabe:	da14      	bge.n	1000faea <_dtoa_r+0x626>
1000fac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fac2:	2b00      	cmp	r3, #0
1000fac4:	dc11      	bgt.n	1000faea <_dtoa_r+0x626>
1000fac6:	d000      	beq.n	1000faca <_dtoa_r+0x606>
1000fac8:	e190      	b.n	1000fdec <_dtoa_r+0x928>
1000faca:	1c30      	adds	r0, r6, #0
1000facc:	1c39      	adds	r1, r7, #0
1000face:	2200      	movs	r2, #0
1000fad0:	4b49      	ldr	r3, [pc, #292]	; (1000fbf8 <_dtoa_r+0x734>)
1000fad2:	f7fd f961 	bl	1000cd98 <__aeabi_dmul>
1000fad6:	9a06      	ldr	r2, [sp, #24]
1000fad8:	9b07      	ldr	r3, [sp, #28]
1000fada:	f7fb fc41 	bl	1000b360 <__aeabi_dcmpge>
1000fade:	9f09      	ldr	r7, [sp, #36]	; 0x24
1000fae0:	1c3e      	adds	r6, r7, #0
1000fae2:	2800      	cmp	r0, #0
1000fae4:	d000      	beq.n	1000fae8 <_dtoa_r+0x624>
1000fae6:	e183      	b.n	1000fdf0 <_dtoa_r+0x92c>
1000fae8:	e18c      	b.n	1000fe04 <_dtoa_r+0x940>
1000faea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000faec:	9c06      	ldr	r4, [sp, #24]
1000faee:	9d07      	ldr	r5, [sp, #28]
1000faf0:	9304      	str	r3, [sp, #16]
1000faf2:	1c32      	adds	r2, r6, #0
1000faf4:	1c3b      	adds	r3, r7, #0
1000faf6:	1c20      	adds	r0, r4, #0
1000faf8:	1c29      	adds	r1, r5, #0
1000fafa:	f7fc fd0f 	bl	1000c51c <__aeabi_ddiv>
1000fafe:	f000 fc8b 	bl	10010418 <__aeabi_d2iz>
1000fb02:	9006      	str	r0, [sp, #24]
1000fb04:	f000 fcbe 	bl	10010484 <__aeabi_i2d>
1000fb08:	1c32      	adds	r2, r6, #0
1000fb0a:	1c3b      	adds	r3, r7, #0
1000fb0c:	f7fd f944 	bl	1000cd98 <__aeabi_dmul>
1000fb10:	1c02      	adds	r2, r0, #0
1000fb12:	1c0b      	adds	r3, r1, #0
1000fb14:	1c20      	adds	r0, r4, #0
1000fb16:	1c29      	adds	r1, r5, #0
1000fb18:	f7fd fbd8 	bl	1000d2cc <__aeabi_dsub>
1000fb1c:	1c0b      	adds	r3, r1, #0
1000fb1e:	9904      	ldr	r1, [sp, #16]
1000fb20:	1c02      	adds	r2, r0, #0
1000fb22:	9806      	ldr	r0, [sp, #24]
1000fb24:	3101      	adds	r1, #1
1000fb26:	9104      	str	r1, [sp, #16]
1000fb28:	3030      	adds	r0, #48	; 0x30
1000fb2a:	3901      	subs	r1, #1
1000fb2c:	7008      	strb	r0, [r1, #0]
1000fb2e:	980c      	ldr	r0, [sp, #48]	; 0x30
1000fb30:	9904      	ldr	r1, [sp, #16]
1000fb32:	1a09      	subs	r1, r1, r0
1000fb34:	9809      	ldr	r0, [sp, #36]	; 0x24
1000fb36:	4281      	cmp	r1, r0
1000fb38:	d12e      	bne.n	1000fb98 <_dtoa_r+0x6d4>
1000fb3a:	1c10      	adds	r0, r2, #0
1000fb3c:	1c19      	adds	r1, r3, #0
1000fb3e:	f7fc f9c5 	bl	1000becc <__aeabi_dadd>
1000fb42:	1c32      	adds	r2, r6, #0
1000fb44:	1c3b      	adds	r3, r7, #0
1000fb46:	1c04      	adds	r4, r0, #0
1000fb48:	1c0d      	adds	r5, r1, #0
1000fb4a:	f7fb fbff 	bl	1000b34c <__aeabi_dcmpgt>
1000fb4e:	2800      	cmp	r0, #0
1000fb50:	d110      	bne.n	1000fb74 <_dtoa_r+0x6b0>
1000fb52:	1c20      	adds	r0, r4, #0
1000fb54:	1c29      	adds	r1, r5, #0
1000fb56:	1c32      	adds	r2, r6, #0
1000fb58:	1c3b      	adds	r3, r7, #0
1000fb5a:	f7fb fbdd 	bl	1000b318 <__aeabi_dcmpeq>
1000fb5e:	2800      	cmp	r0, #0
1000fb60:	d100      	bne.n	1000fb64 <_dtoa_r+0x6a0>
1000fb62:	e28c      	b.n	1001007e <_dtoa_r+0xbba>
1000fb64:	9b06      	ldr	r3, [sp, #24]
1000fb66:	07db      	lsls	r3, r3, #31
1000fb68:	d404      	bmi.n	1000fb74 <_dtoa_r+0x6b0>
1000fb6a:	e288      	b.n	1001007e <_dtoa_r+0xbba>
1000fb6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
1000fb6e:	9303      	str	r3, [sp, #12]
1000fb70:	e000      	b.n	1000fb74 <_dtoa_r+0x6b0>
1000fb72:	9304      	str	r3, [sp, #16]
1000fb74:	9b04      	ldr	r3, [sp, #16]
1000fb76:	3b01      	subs	r3, #1
1000fb78:	781a      	ldrb	r2, [r3, #0]
1000fb7a:	2a39      	cmp	r2, #57	; 0x39
1000fb7c:	d108      	bne.n	1000fb90 <_dtoa_r+0x6cc>
1000fb7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000fb80:	4293      	cmp	r3, r2
1000fb82:	d1f6      	bne.n	1000fb72 <_dtoa_r+0x6ae>
1000fb84:	9b03      	ldr	r3, [sp, #12]
1000fb86:	3301      	adds	r3, #1
1000fb88:	9303      	str	r3, [sp, #12]
1000fb8a:	2330      	movs	r3, #48	; 0x30
1000fb8c:	7013      	strb	r3, [r2, #0]
1000fb8e:	1c13      	adds	r3, r2, #0
1000fb90:	781a      	ldrb	r2, [r3, #0]
1000fb92:	3201      	adds	r2, #1
1000fb94:	701a      	strb	r2, [r3, #0]
1000fb96:	e272      	b.n	1001007e <_dtoa_r+0xbba>
1000fb98:	1c10      	adds	r0, r2, #0
1000fb9a:	1c19      	adds	r1, r3, #0
1000fb9c:	2200      	movs	r2, #0
1000fb9e:	4b13      	ldr	r3, [pc, #76]	; (1000fbec <_dtoa_r+0x728>)
1000fba0:	f7fd f8fa 	bl	1000cd98 <__aeabi_dmul>
1000fba4:	2200      	movs	r2, #0
1000fba6:	2300      	movs	r3, #0
1000fba8:	1c04      	adds	r4, r0, #0
1000fbaa:	1c0d      	adds	r5, r1, #0
1000fbac:	f7fb fbb4 	bl	1000b318 <__aeabi_dcmpeq>
1000fbb0:	2800      	cmp	r0, #0
1000fbb2:	d09e      	beq.n	1000faf2 <_dtoa_r+0x62e>
1000fbb4:	e263      	b.n	1001007e <_dtoa_r+0xbba>
1000fbb6:	9a10      	ldr	r2, [sp, #64]	; 0x40
1000fbb8:	2a00      	cmp	r2, #0
1000fbba:	d044      	beq.n	1000fc46 <_dtoa_r+0x782>
1000fbbc:	9a20      	ldr	r2, [sp, #128]	; 0x80
1000fbbe:	2a01      	cmp	r2, #1
1000fbc0:	dc0b      	bgt.n	1000fbda <_dtoa_r+0x716>
1000fbc2:	9a16      	ldr	r2, [sp, #88]	; 0x58
1000fbc4:	2a00      	cmp	r2, #0
1000fbc6:	d002      	beq.n	1000fbce <_dtoa_r+0x70a>
1000fbc8:	4a0f      	ldr	r2, [pc, #60]	; (1000fc08 <_dtoa_r+0x744>)
1000fbca:	189b      	adds	r3, r3, r2
1000fbcc:	e002      	b.n	1000fbd4 <_dtoa_r+0x710>
1000fbce:	2336      	movs	r3, #54	; 0x36
1000fbd0:	9a18      	ldr	r2, [sp, #96]	; 0x60
1000fbd2:	1a9b      	subs	r3, r3, r2
1000fbd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
1000fbd6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
1000fbd8:	e029      	b.n	1000fc2e <_dtoa_r+0x76a>
1000fbda:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fbdc:	1e5d      	subs	r5, r3, #1
1000fbde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000fbe0:	42ab      	cmp	r3, r5
1000fbe2:	db13      	blt.n	1000fc0c <_dtoa_r+0x748>
1000fbe4:	1b5d      	subs	r5, r3, r5
1000fbe6:	e018      	b.n	1000fc1a <_dtoa_r+0x756>
1000fbe8:	3ff00000 	.word	0x3ff00000
1000fbec:	40240000 	.word	0x40240000
1000fbf0:	401c0000 	.word	0x401c0000
1000fbf4:	fcc00000 	.word	0xfcc00000
1000fbf8:	40140000 	.word	0x40140000
1000fbfc:	7cc00000 	.word	0x7cc00000
1000fc00:	10010958 	.word	0x10010958
1000fc04:	3fe00000 	.word	0x3fe00000
1000fc08:	00000433 	.word	0x00000433
1000fc0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000fc0e:	950f      	str	r5, [sp, #60]	; 0x3c
1000fc10:	1aea      	subs	r2, r5, r3
1000fc12:	2500      	movs	r5, #0
1000fc14:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000fc16:	189b      	adds	r3, r3, r2
1000fc18:	9312      	str	r3, [sp, #72]	; 0x48
1000fc1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fc1c:	2b00      	cmp	r3, #0
1000fc1e:	da04      	bge.n	1000fc2a <_dtoa_r+0x766>
1000fc20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000fc22:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000fc24:	1a9c      	subs	r4, r3, r2
1000fc26:	2300      	movs	r3, #0
1000fc28:	e001      	b.n	1000fc2e <_dtoa_r+0x76a>
1000fc2a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
1000fc2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fc2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000fc30:	9808      	ldr	r0, [sp, #32]
1000fc32:	18d2      	adds	r2, r2, r3
1000fc34:	920d      	str	r2, [sp, #52]	; 0x34
1000fc36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000fc38:	2101      	movs	r1, #1
1000fc3a:	18d3      	adds	r3, r2, r3
1000fc3c:	930e      	str	r3, [sp, #56]	; 0x38
1000fc3e:	f7fe fc8c 	bl	1000e55a <__i2b>
1000fc42:	1c06      	adds	r6, r0, #0
1000fc44:	e002      	b.n	1000fc4c <_dtoa_r+0x788>
1000fc46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
1000fc48:	9c0d      	ldr	r4, [sp, #52]	; 0x34
1000fc4a:	9e10      	ldr	r6, [sp, #64]	; 0x40
1000fc4c:	2c00      	cmp	r4, #0
1000fc4e:	d00c      	beq.n	1000fc6a <_dtoa_r+0x7a6>
1000fc50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000fc52:	2b00      	cmp	r3, #0
1000fc54:	dd09      	ble.n	1000fc6a <_dtoa_r+0x7a6>
1000fc56:	42a3      	cmp	r3, r4
1000fc58:	dd00      	ble.n	1000fc5c <_dtoa_r+0x798>
1000fc5a:	1c23      	adds	r3, r4, #0
1000fc5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000fc5e:	1ae4      	subs	r4, r4, r3
1000fc60:	1ad2      	subs	r2, r2, r3
1000fc62:	920d      	str	r2, [sp, #52]	; 0x34
1000fc64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000fc66:	1ad3      	subs	r3, r2, r3
1000fc68:	930e      	str	r3, [sp, #56]	; 0x38
1000fc6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000fc6c:	2b00      	cmp	r3, #0
1000fc6e:	dd21      	ble.n	1000fcb4 <_dtoa_r+0x7f0>
1000fc70:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000fc72:	2b00      	cmp	r3, #0
1000fc74:	d018      	beq.n	1000fca8 <_dtoa_r+0x7e4>
1000fc76:	2d00      	cmp	r5, #0
1000fc78:	dd10      	ble.n	1000fc9c <_dtoa_r+0x7d8>
1000fc7a:	1c31      	adds	r1, r6, #0
1000fc7c:	1c2a      	adds	r2, r5, #0
1000fc7e:	9808      	ldr	r0, [sp, #32]
1000fc80:	f7fe fd02 	bl	1000e688 <__pow5mult>
1000fc84:	1c06      	adds	r6, r0, #0
1000fc86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000fc88:	1c31      	adds	r1, r6, #0
1000fc8a:	9808      	ldr	r0, [sp, #32]
1000fc8c:	f7fe fc6e 	bl	1000e56c <__multiply>
1000fc90:	1c07      	adds	r7, r0, #0
1000fc92:	990a      	ldr	r1, [sp, #40]	; 0x28
1000fc94:	9808      	ldr	r0, [sp, #32]
1000fc96:	f7fe fbc1 	bl	1000e41c <_Bfree>
1000fc9a:	970a      	str	r7, [sp, #40]	; 0x28
1000fc9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000fc9e:	1b5a      	subs	r2, r3, r5
1000fca0:	d008      	beq.n	1000fcb4 <_dtoa_r+0x7f0>
1000fca2:	9808      	ldr	r0, [sp, #32]
1000fca4:	990a      	ldr	r1, [sp, #40]	; 0x28
1000fca6:	e002      	b.n	1000fcae <_dtoa_r+0x7ea>
1000fca8:	9808      	ldr	r0, [sp, #32]
1000fcaa:	990a      	ldr	r1, [sp, #40]	; 0x28
1000fcac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
1000fcae:	f7fe fceb 	bl	1000e688 <__pow5mult>
1000fcb2:	900a      	str	r0, [sp, #40]	; 0x28
1000fcb4:	9808      	ldr	r0, [sp, #32]
1000fcb6:	2101      	movs	r1, #1
1000fcb8:	f7fe fc4f 	bl	1000e55a <__i2b>
1000fcbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000fcbe:	1c07      	adds	r7, r0, #0
1000fcc0:	2b00      	cmp	r3, #0
1000fcc2:	dd0a      	ble.n	1000fcda <_dtoa_r+0x816>
1000fcc4:	1c39      	adds	r1, r7, #0
1000fcc6:	1c1a      	adds	r2, r3, #0
1000fcc8:	9808      	ldr	r0, [sp, #32]
1000fcca:	f7fe fcdd 	bl	1000e688 <__pow5mult>
1000fcce:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000fcd0:	1c07      	adds	r7, r0, #0
1000fcd2:	2500      	movs	r5, #0
1000fcd4:	2b01      	cmp	r3, #1
1000fcd6:	dc1b      	bgt.n	1000fd10 <_dtoa_r+0x84c>
1000fcd8:	e003      	b.n	1000fce2 <_dtoa_r+0x81e>
1000fcda:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000fcdc:	2500      	movs	r5, #0
1000fcde:	2b01      	cmp	r3, #1
1000fce0:	dc12      	bgt.n	1000fd08 <_dtoa_r+0x844>
1000fce2:	2500      	movs	r5, #0
1000fce4:	9b06      	ldr	r3, [sp, #24]
1000fce6:	42ab      	cmp	r3, r5
1000fce8:	d10e      	bne.n	1000fd08 <_dtoa_r+0x844>
1000fcea:	9b07      	ldr	r3, [sp, #28]
1000fcec:	031b      	lsls	r3, r3, #12
1000fcee:	42ab      	cmp	r3, r5
1000fcf0:	d10a      	bne.n	1000fd08 <_dtoa_r+0x844>
1000fcf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
1000fcf4:	9a07      	ldr	r2, [sp, #28]
1000fcf6:	4213      	tst	r3, r2
1000fcf8:	d006      	beq.n	1000fd08 <_dtoa_r+0x844>
1000fcfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000fcfc:	3501      	adds	r5, #1
1000fcfe:	3301      	adds	r3, #1
1000fd00:	930d      	str	r3, [sp, #52]	; 0x34
1000fd02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000fd04:	3301      	adds	r3, #1
1000fd06:	930e      	str	r3, [sp, #56]	; 0x38
1000fd08:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000fd0a:	2001      	movs	r0, #1
1000fd0c:	2b00      	cmp	r3, #0
1000fd0e:	d008      	beq.n	1000fd22 <_dtoa_r+0x85e>
1000fd10:	693b      	ldr	r3, [r7, #16]
1000fd12:	3303      	adds	r3, #3
1000fd14:	009b      	lsls	r3, r3, #2
1000fd16:	18fb      	adds	r3, r7, r3
1000fd18:	6858      	ldr	r0, [r3, #4]
1000fd1a:	f7fe fbd4 	bl	1000e4c6 <__hi0bits>
1000fd1e:	2320      	movs	r3, #32
1000fd20:	1a18      	subs	r0, r3, r0
1000fd22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000fd24:	18c0      	adds	r0, r0, r3
1000fd26:	231f      	movs	r3, #31
1000fd28:	4018      	ands	r0, r3
1000fd2a:	d009      	beq.n	1000fd40 <_dtoa_r+0x87c>
1000fd2c:	3301      	adds	r3, #1
1000fd2e:	1a1b      	subs	r3, r3, r0
1000fd30:	2b04      	cmp	r3, #4
1000fd32:	dd02      	ble.n	1000fd3a <_dtoa_r+0x876>
1000fd34:	231c      	movs	r3, #28
1000fd36:	1a18      	subs	r0, r3, r0
1000fd38:	e003      	b.n	1000fd42 <_dtoa_r+0x87e>
1000fd3a:	2b04      	cmp	r3, #4
1000fd3c:	d008      	beq.n	1000fd50 <_dtoa_r+0x88c>
1000fd3e:	1c18      	adds	r0, r3, #0
1000fd40:	301c      	adds	r0, #28
1000fd42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000fd44:	1824      	adds	r4, r4, r0
1000fd46:	181b      	adds	r3, r3, r0
1000fd48:	930d      	str	r3, [sp, #52]	; 0x34
1000fd4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000fd4c:	181b      	adds	r3, r3, r0
1000fd4e:	930e      	str	r3, [sp, #56]	; 0x38
1000fd50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000fd52:	2b00      	cmp	r3, #0
1000fd54:	dd05      	ble.n	1000fd62 <_dtoa_r+0x89e>
1000fd56:	9808      	ldr	r0, [sp, #32]
1000fd58:	990a      	ldr	r1, [sp, #40]	; 0x28
1000fd5a:	1c1a      	adds	r2, r3, #0
1000fd5c:	f7fe fce6 	bl	1000e72c <__lshift>
1000fd60:	900a      	str	r0, [sp, #40]	; 0x28
1000fd62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000fd64:	2b00      	cmp	r3, #0
1000fd66:	dd05      	ble.n	1000fd74 <_dtoa_r+0x8b0>
1000fd68:	1c39      	adds	r1, r7, #0
1000fd6a:	9808      	ldr	r0, [sp, #32]
1000fd6c:	1c1a      	adds	r2, r3, #0
1000fd6e:	f7fe fcdd 	bl	1000e72c <__lshift>
1000fd72:	1c07      	adds	r7, r0, #0
1000fd74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1000fd76:	2b00      	cmp	r3, #0
1000fd78:	d01e      	beq.n	1000fdb8 <_dtoa_r+0x8f4>
1000fd7a:	980a      	ldr	r0, [sp, #40]	; 0x28
1000fd7c:	1c39      	adds	r1, r7, #0
1000fd7e:	f7fe fd27 	bl	1000e7d0 <__mcmp>
1000fd82:	2800      	cmp	r0, #0
1000fd84:	da18      	bge.n	1000fdb8 <_dtoa_r+0x8f4>
1000fd86:	9b03      	ldr	r3, [sp, #12]
1000fd88:	9808      	ldr	r0, [sp, #32]
1000fd8a:	3b01      	subs	r3, #1
1000fd8c:	9303      	str	r3, [sp, #12]
1000fd8e:	990a      	ldr	r1, [sp, #40]	; 0x28
1000fd90:	2300      	movs	r3, #0
1000fd92:	220a      	movs	r2, #10
1000fd94:	f7fe fb5b 	bl	1000e44e <__multadd>
1000fd98:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000fd9a:	900a      	str	r0, [sp, #40]	; 0x28
1000fd9c:	2b00      	cmp	r3, #0
1000fd9e:	d100      	bne.n	1000fda2 <_dtoa_r+0x8de>
1000fda0:	e17f      	b.n	100100a2 <_dtoa_r+0xbde>
1000fda2:	1c31      	adds	r1, r6, #0
1000fda4:	2300      	movs	r3, #0
1000fda6:	9808      	ldr	r0, [sp, #32]
1000fda8:	220a      	movs	r2, #10
1000fdaa:	f7fe fb50 	bl	1000e44e <__multadd>
1000fdae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000fdb0:	1c06      	adds	r6, r0, #0
1000fdb2:	2b00      	cmp	r3, #0
1000fdb4:	dc3c      	bgt.n	1000fe30 <_dtoa_r+0x96c>
1000fdb6:	e17d      	b.n	100100b4 <_dtoa_r+0xbf0>
1000fdb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fdba:	2b00      	cmp	r3, #0
1000fdbc:	dc2e      	bgt.n	1000fe1c <_dtoa_r+0x958>
1000fdbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000fdc0:	2b02      	cmp	r3, #2
1000fdc2:	dd2b      	ble.n	1000fe1c <_dtoa_r+0x958>
1000fdc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fdc6:	930b      	str	r3, [sp, #44]	; 0x2c
1000fdc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000fdca:	2b00      	cmp	r3, #0
1000fdcc:	d110      	bne.n	1000fdf0 <_dtoa_r+0x92c>
1000fdce:	1c39      	adds	r1, r7, #0
1000fdd0:	9808      	ldr	r0, [sp, #32]
1000fdd2:	2205      	movs	r2, #5
1000fdd4:	f7fe fb3b 	bl	1000e44e <__multadd>
1000fdd8:	1c07      	adds	r7, r0, #0
1000fdda:	980a      	ldr	r0, [sp, #40]	; 0x28
1000fddc:	1c39      	adds	r1, r7, #0
1000fdde:	f7fe fcf7 	bl	1000e7d0 <__mcmp>
1000fde2:	2800      	cmp	r0, #0
1000fde4:	dc0e      	bgt.n	1000fe04 <_dtoa_r+0x940>
1000fde6:	e003      	b.n	1000fdf0 <_dtoa_r+0x92c>
1000fde8:	1c2f      	adds	r7, r5, #0
1000fdea:	e000      	b.n	1000fdee <_dtoa_r+0x92a>
1000fdec:	2700      	movs	r7, #0
1000fdee:	1c3e      	adds	r6, r7, #0
1000fdf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000fdf2:	43db      	mvns	r3, r3
1000fdf4:	9303      	str	r3, [sp, #12]
1000fdf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000fdf8:	9304      	str	r3, [sp, #16]
1000fdfa:	e00c      	b.n	1000fe16 <_dtoa_r+0x952>
1000fdfc:	1c2f      	adds	r7, r5, #0
1000fdfe:	1c2e      	adds	r6, r5, #0
1000fe00:	9b11      	ldr	r3, [sp, #68]	; 0x44
1000fe02:	9303      	str	r3, [sp, #12]
1000fe04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000fe06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000fe08:	3301      	adds	r3, #1
1000fe0a:	9304      	str	r3, [sp, #16]
1000fe0c:	2331      	movs	r3, #49	; 0x31
1000fe0e:	7013      	strb	r3, [r2, #0]
1000fe10:	9b03      	ldr	r3, [sp, #12]
1000fe12:	3301      	adds	r3, #1
1000fe14:	9303      	str	r3, [sp, #12]
1000fe16:	9609      	str	r6, [sp, #36]	; 0x24
1000fe18:	2600      	movs	r6, #0
1000fe1a:	e11a      	b.n	10010052 <_dtoa_r+0xb8e>
1000fe1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000fe1e:	2b00      	cmp	r3, #0
1000fe20:	d104      	bne.n	1000fe2c <_dtoa_r+0x968>
1000fe22:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fe24:	930b      	str	r3, [sp, #44]	; 0x2c
1000fe26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
1000fe28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
1000fe2a:	e0d0      	b.n	1000ffce <_dtoa_r+0xb0a>
1000fe2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000fe2e:	930b      	str	r3, [sp, #44]	; 0x2c
1000fe30:	2c00      	cmp	r4, #0
1000fe32:	dd05      	ble.n	1000fe40 <_dtoa_r+0x97c>
1000fe34:	1c31      	adds	r1, r6, #0
1000fe36:	9808      	ldr	r0, [sp, #32]
1000fe38:	1c22      	adds	r2, r4, #0
1000fe3a:	f7fe fc77 	bl	1000e72c <__lshift>
1000fe3e:	1c06      	adds	r6, r0, #0
1000fe40:	9609      	str	r6, [sp, #36]	; 0x24
1000fe42:	2d00      	cmp	r5, #0
1000fe44:	d012      	beq.n	1000fe6c <_dtoa_r+0x9a8>
1000fe46:	6871      	ldr	r1, [r6, #4]
1000fe48:	9808      	ldr	r0, [sp, #32]
1000fe4a:	f7fe faaf 	bl	1000e3ac <_Balloc>
1000fe4e:	1c31      	adds	r1, r6, #0
1000fe50:	1c04      	adds	r4, r0, #0
1000fe52:	6933      	ldr	r3, [r6, #16]
1000fe54:	310c      	adds	r1, #12
1000fe56:	1c9a      	adds	r2, r3, #2
1000fe58:	0092      	lsls	r2, r2, #2
1000fe5a:	300c      	adds	r0, #12
1000fe5c:	f7fd ff02 	bl	1000dc64 <memcpy>
1000fe60:	9808      	ldr	r0, [sp, #32]
1000fe62:	1c21      	adds	r1, r4, #0
1000fe64:	2201      	movs	r2, #1
1000fe66:	f7fe fc61 	bl	1000e72c <__lshift>
1000fe6a:	9009      	str	r0, [sp, #36]	; 0x24
1000fe6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000fe6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000fe70:	930e      	str	r3, [sp, #56]	; 0x38
1000fe72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000fe74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
1000fe76:	3b01      	subs	r3, #1
1000fe78:	18d3      	adds	r3, r2, r3
1000fe7a:	9310      	str	r3, [sp, #64]	; 0x40
1000fe7c:	1c39      	adds	r1, r7, #0
1000fe7e:	1c20      	adds	r0, r4, #0
1000fe80:	f7ff fa98 	bl	1000f3b4 <quorem>
1000fe84:	1c03      	adds	r3, r0, #0
1000fe86:	900f      	str	r0, [sp, #60]	; 0x3c
1000fe88:	3330      	adds	r3, #48	; 0x30
1000fe8a:	1c31      	adds	r1, r6, #0
1000fe8c:	1c20      	adds	r0, r4, #0
1000fe8e:	930d      	str	r3, [sp, #52]	; 0x34
1000fe90:	f7fe fc9e 	bl	1000e7d0 <__mcmp>
1000fe94:	1c39      	adds	r1, r7, #0
1000fe96:	900b      	str	r0, [sp, #44]	; 0x2c
1000fe98:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000fe9a:	9808      	ldr	r0, [sp, #32]
1000fe9c:	f7fe fcb3 	bl	1000e806 <__mdiff>
1000fea0:	2301      	movs	r3, #1
1000fea2:	9304      	str	r3, [sp, #16]
1000fea4:	68c3      	ldr	r3, [r0, #12]
1000fea6:	1c05      	adds	r5, r0, #0
1000fea8:	2b00      	cmp	r3, #0
1000feaa:	d104      	bne.n	1000feb6 <_dtoa_r+0x9f2>
1000feac:	1c20      	adds	r0, r4, #0
1000feae:	1c29      	adds	r1, r5, #0
1000feb0:	f7fe fc8e 	bl	1000e7d0 <__mcmp>
1000feb4:	9004      	str	r0, [sp, #16]
1000feb6:	9808      	ldr	r0, [sp, #32]
1000feb8:	1c29      	adds	r1, r5, #0
1000feba:	f7fe faaf 	bl	1000e41c <_Bfree>
1000febe:	9b04      	ldr	r3, [sp, #16]
1000fec0:	9a20      	ldr	r2, [sp, #128]	; 0x80
1000fec2:	4313      	orrs	r3, r2
1000fec4:	d110      	bne.n	1000fee8 <_dtoa_r+0xa24>
1000fec6:	9a06      	ldr	r2, [sp, #24]
1000fec8:	3301      	adds	r3, #1
1000feca:	4213      	tst	r3, r2
1000fecc:	d10c      	bne.n	1000fee8 <_dtoa_r+0xa24>
1000fece:	980d      	ldr	r0, [sp, #52]	; 0x34
1000fed0:	940a      	str	r4, [sp, #40]	; 0x28
1000fed2:	2839      	cmp	r0, #57	; 0x39
1000fed4:	d03d      	beq.n	1000ff52 <_dtoa_r+0xa8e>
1000fed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000fed8:	2b00      	cmp	r3, #0
1000feda:	dd01      	ble.n	1000fee0 <_dtoa_r+0xa1c>
1000fedc:	980f      	ldr	r0, [sp, #60]	; 0x3c
1000fede:	3031      	adds	r0, #49	; 0x31
1000fee0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000fee2:	3301      	adds	r3, #1
1000fee4:	9304      	str	r3, [sp, #16]
1000fee6:	e03e      	b.n	1000ff66 <_dtoa_r+0xaa2>
1000fee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000feea:	2b00      	cmp	r3, #0
1000feec:	da05      	bge.n	1000fefa <_dtoa_r+0xa36>
1000feee:	9b04      	ldr	r3, [sp, #16]
1000fef0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
1000fef2:	940a      	str	r4, [sp, #40]	; 0x28
1000fef4:	2b00      	cmp	r3, #0
1000fef6:	dc09      	bgt.n	1000ff0c <_dtoa_r+0xa48>
1000fef8:	e01c      	b.n	1000ff34 <_dtoa_r+0xa70>
1000fefa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1000fefc:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000fefe:	431d      	orrs	r5, r3
1000ff00:	d11e      	bne.n	1000ff40 <_dtoa_r+0xa7c>
1000ff02:	2301      	movs	r3, #1
1000ff04:	9a06      	ldr	r2, [sp, #24]
1000ff06:	4213      	tst	r3, r2
1000ff08:	d11a      	bne.n	1000ff40 <_dtoa_r+0xa7c>
1000ff0a:	e7f0      	b.n	1000feee <_dtoa_r+0xa2a>
1000ff0c:	1c21      	adds	r1, r4, #0
1000ff0e:	9808      	ldr	r0, [sp, #32]
1000ff10:	2201      	movs	r2, #1
1000ff12:	f7fe fc0b 	bl	1000e72c <__lshift>
1000ff16:	1c39      	adds	r1, r7, #0
1000ff18:	900a      	str	r0, [sp, #40]	; 0x28
1000ff1a:	f7fe fc59 	bl	1000e7d0 <__mcmp>
1000ff1e:	2800      	cmp	r0, #0
1000ff20:	dc03      	bgt.n	1000ff2a <_dtoa_r+0xa66>
1000ff22:	d107      	bne.n	1000ff34 <_dtoa_r+0xa70>
1000ff24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ff26:	07db      	lsls	r3, r3, #31
1000ff28:	d504      	bpl.n	1000ff34 <_dtoa_r+0xa70>
1000ff2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ff2c:	2b39      	cmp	r3, #57	; 0x39
1000ff2e:	d010      	beq.n	1000ff52 <_dtoa_r+0xa8e>
1000ff30:	1c1d      	adds	r5, r3, #0
1000ff32:	3501      	adds	r5, #1
1000ff34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ff36:	3301      	adds	r3, #1
1000ff38:	9304      	str	r3, [sp, #16]
1000ff3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ff3c:	701d      	strb	r5, [r3, #0]
1000ff3e:	e088      	b.n	10010052 <_dtoa_r+0xb8e>
1000ff40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ff42:	1c5d      	adds	r5, r3, #1
1000ff44:	9b04      	ldr	r3, [sp, #16]
1000ff46:	2b00      	cmp	r3, #0
1000ff48:	dd10      	ble.n	1000ff6c <_dtoa_r+0xaa8>
1000ff4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ff4c:	940a      	str	r4, [sp, #40]	; 0x28
1000ff4e:	2b39      	cmp	r3, #57	; 0x39
1000ff50:	d106      	bne.n	1000ff60 <_dtoa_r+0xa9c>
1000ff52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ff54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000ff56:	3301      	adds	r3, #1
1000ff58:	9304      	str	r3, [sp, #16]
1000ff5a:	2339      	movs	r3, #57	; 0x39
1000ff5c:	7013      	strb	r3, [r2, #0]
1000ff5e:	e060      	b.n	10010022 <_dtoa_r+0xb5e>
1000ff60:	980d      	ldr	r0, [sp, #52]	; 0x34
1000ff62:	9504      	str	r5, [sp, #16]
1000ff64:	3001      	adds	r0, #1
1000ff66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ff68:	7018      	strb	r0, [r3, #0]
1000ff6a:	e072      	b.n	10010052 <_dtoa_r+0xb8e>
1000ff6c:	466a      	mov	r2, sp
1000ff6e:	2134      	movs	r1, #52	; 0x34
1000ff70:	1852      	adds	r2, r2, r1
1000ff72:	7812      	ldrb	r2, [r2, #0]
1000ff74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ff76:	9504      	str	r5, [sp, #16]
1000ff78:	701a      	strb	r2, [r3, #0]
1000ff7a:	9a10      	ldr	r2, [sp, #64]	; 0x40
1000ff7c:	4293      	cmp	r3, r2
1000ff7e:	d03f      	beq.n	10010000 <_dtoa_r+0xb3c>
1000ff80:	1c21      	adds	r1, r4, #0
1000ff82:	220a      	movs	r2, #10
1000ff84:	2300      	movs	r3, #0
1000ff86:	9808      	ldr	r0, [sp, #32]
1000ff88:	f7fe fa61 	bl	1000e44e <__multadd>
1000ff8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000ff8e:	1c04      	adds	r4, r0, #0
1000ff90:	1c31      	adds	r1, r6, #0
1000ff92:	9808      	ldr	r0, [sp, #32]
1000ff94:	220a      	movs	r2, #10
1000ff96:	429e      	cmp	r6, r3
1000ff98:	d105      	bne.n	1000ffa6 <_dtoa_r+0xae2>
1000ff9a:	2300      	movs	r3, #0
1000ff9c:	f7fe fa57 	bl	1000e44e <__multadd>
1000ffa0:	1c06      	adds	r6, r0, #0
1000ffa2:	9009      	str	r0, [sp, #36]	; 0x24
1000ffa4:	e00a      	b.n	1000ffbc <_dtoa_r+0xaf8>
1000ffa6:	2300      	movs	r3, #0
1000ffa8:	f7fe fa51 	bl	1000e44e <__multadd>
1000ffac:	9909      	ldr	r1, [sp, #36]	; 0x24
1000ffae:	1c06      	adds	r6, r0, #0
1000ffb0:	220a      	movs	r2, #10
1000ffb2:	9808      	ldr	r0, [sp, #32]
1000ffb4:	2300      	movs	r3, #0
1000ffb6:	f7fe fa4a 	bl	1000e44e <__multadd>
1000ffba:	9009      	str	r0, [sp, #36]	; 0x24
1000ffbc:	950e      	str	r5, [sp, #56]	; 0x38
1000ffbe:	e75d      	b.n	1000fe7c <_dtoa_r+0x9b8>
1000ffc0:	1c21      	adds	r1, r4, #0
1000ffc2:	9808      	ldr	r0, [sp, #32]
1000ffc4:	220a      	movs	r2, #10
1000ffc6:	2300      	movs	r3, #0
1000ffc8:	f7fe fa41 	bl	1000e44e <__multadd>
1000ffcc:	1c04      	adds	r4, r0, #0
1000ffce:	1c20      	adds	r0, r4, #0
1000ffd0:	1c39      	adds	r1, r7, #0
1000ffd2:	f7ff f9ef 	bl	1000f3b4 <quorem>
1000ffd6:	2234      	movs	r2, #52	; 0x34
1000ffd8:	466b      	mov	r3, sp
1000ffda:	3030      	adds	r0, #48	; 0x30
1000ffdc:	189b      	adds	r3, r3, r2
1000ffde:	900d      	str	r0, [sp, #52]	; 0x34
1000ffe0:	781b      	ldrb	r3, [r3, #0]
1000ffe2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1000ffe4:	702b      	strb	r3, [r5, #0]
1000ffe6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000ffe8:	3501      	adds	r5, #1
1000ffea:	1aeb      	subs	r3, r5, r3
1000ffec:	4293      	cmp	r3, r2
1000ffee:	dbe7      	blt.n	1000ffc0 <_dtoa_r+0xafc>
1000fff0:	1e13      	subs	r3, r2, #0
1000fff2:	dc00      	bgt.n	1000fff6 <_dtoa_r+0xb32>
1000fff4:	2301      	movs	r3, #1
1000fff6:	9609      	str	r6, [sp, #36]	; 0x24
1000fff8:	2600      	movs	r6, #0
1000fffa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000fffc:	18d3      	adds	r3, r2, r3
1000fffe:	9304      	str	r3, [sp, #16]
10010000:	1c21      	adds	r1, r4, #0
10010002:	9808      	ldr	r0, [sp, #32]
10010004:	2201      	movs	r2, #1
10010006:	f7fe fb91 	bl	1000e72c <__lshift>
1001000a:	1c39      	adds	r1, r7, #0
1001000c:	900a      	str	r0, [sp, #40]	; 0x28
1001000e:	f7fe fbdf 	bl	1000e7d0 <__mcmp>
10010012:	2800      	cmp	r0, #0
10010014:	dc05      	bgt.n	10010022 <_dtoa_r+0xb5e>
10010016:	d115      	bne.n	10010044 <_dtoa_r+0xb80>
10010018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1001001a:	07db      	lsls	r3, r3, #31
1001001c:	d401      	bmi.n	10010022 <_dtoa_r+0xb5e>
1001001e:	e011      	b.n	10010044 <_dtoa_r+0xb80>
10010020:	9304      	str	r3, [sp, #16]
10010022:	9b04      	ldr	r3, [sp, #16]
10010024:	3b01      	subs	r3, #1
10010026:	781a      	ldrb	r2, [r3, #0]
10010028:	2a39      	cmp	r2, #57	; 0x39
1001002a:	d108      	bne.n	1001003e <_dtoa_r+0xb7a>
1001002c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1001002e:	4293      	cmp	r3, r2
10010030:	d1f6      	bne.n	10010020 <_dtoa_r+0xb5c>
10010032:	9b03      	ldr	r3, [sp, #12]
10010034:	3301      	adds	r3, #1
10010036:	9303      	str	r3, [sp, #12]
10010038:	2331      	movs	r3, #49	; 0x31
1001003a:	7013      	strb	r3, [r2, #0]
1001003c:	e009      	b.n	10010052 <_dtoa_r+0xb8e>
1001003e:	3201      	adds	r2, #1
10010040:	701a      	strb	r2, [r3, #0]
10010042:	e006      	b.n	10010052 <_dtoa_r+0xb8e>
10010044:	9b04      	ldr	r3, [sp, #16]
10010046:	3b01      	subs	r3, #1
10010048:	781a      	ldrb	r2, [r3, #0]
1001004a:	2a30      	cmp	r2, #48	; 0x30
1001004c:	d101      	bne.n	10010052 <_dtoa_r+0xb8e>
1001004e:	9304      	str	r3, [sp, #16]
10010050:	e7f8      	b.n	10010044 <_dtoa_r+0xb80>
10010052:	9808      	ldr	r0, [sp, #32]
10010054:	1c39      	adds	r1, r7, #0
10010056:	f7fe f9e1 	bl	1000e41c <_Bfree>
1001005a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1001005c:	2b00      	cmp	r3, #0
1001005e:	d00e      	beq.n	1001007e <_dtoa_r+0xbba>
10010060:	2e00      	cmp	r6, #0
10010062:	d005      	beq.n	10010070 <_dtoa_r+0xbac>
10010064:	429e      	cmp	r6, r3
10010066:	d003      	beq.n	10010070 <_dtoa_r+0xbac>
10010068:	9808      	ldr	r0, [sp, #32]
1001006a:	1c31      	adds	r1, r6, #0
1001006c:	f7fe f9d6 	bl	1000e41c <_Bfree>
10010070:	9808      	ldr	r0, [sp, #32]
10010072:	9909      	ldr	r1, [sp, #36]	; 0x24
10010074:	f7fe f9d2 	bl	1000e41c <_Bfree>
10010078:	e001      	b.n	1001007e <_dtoa_r+0xbba>
1001007a:	9b11      	ldr	r3, [sp, #68]	; 0x44
1001007c:	9303      	str	r3, [sp, #12]
1001007e:	9808      	ldr	r0, [sp, #32]
10010080:	990a      	ldr	r1, [sp, #40]	; 0x28
10010082:	f7fe f9cb 	bl	1000e41c <_Bfree>
10010086:	2300      	movs	r3, #0
10010088:	9a04      	ldr	r2, [sp, #16]
1001008a:	980c      	ldr	r0, [sp, #48]	; 0x30
1001008c:	7013      	strb	r3, [r2, #0]
1001008e:	9b03      	ldr	r3, [sp, #12]
10010090:	9a22      	ldr	r2, [sp, #136]	; 0x88
10010092:	3301      	adds	r3, #1
10010094:	6013      	str	r3, [r2, #0]
10010096:	9b24      	ldr	r3, [sp, #144]	; 0x90
10010098:	2b00      	cmp	r3, #0
1001009a:	d010      	beq.n	100100be <_dtoa_r+0xbfa>
1001009c:	9a04      	ldr	r2, [sp, #16]
1001009e:	601a      	str	r2, [r3, #0]
100100a0:	e00d      	b.n	100100be <_dtoa_r+0xbfa>
100100a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
100100a4:	2b00      	cmp	r3, #0
100100a6:	dd00      	ble.n	100100aa <_dtoa_r+0xbe6>
100100a8:	e6bd      	b.n	1000fe26 <_dtoa_r+0x962>
100100aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
100100ac:	2b02      	cmp	r3, #2
100100ae:	dd00      	ble.n	100100b2 <_dtoa_r+0xbee>
100100b0:	e68a      	b.n	1000fdc8 <_dtoa_r+0x904>
100100b2:	e6b8      	b.n	1000fe26 <_dtoa_r+0x962>
100100b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
100100b6:	2b02      	cmp	r3, #2
100100b8:	dd00      	ble.n	100100bc <_dtoa_r+0xbf8>
100100ba:	e685      	b.n	1000fdc8 <_dtoa_r+0x904>
100100bc:	e6b8      	b.n	1000fe30 <_dtoa_r+0x96c>
100100be:	b01b      	add	sp, #108	; 0x6c
100100c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100100c2:	46c0      	nop			; (mov r8, r8)

100100c4 <_lseek_r>:
100100c4:	b538      	push	{r3, r4, r5, lr}
100100c6:	1c05      	adds	r5, r0, #0
100100c8:	2000      	movs	r0, #0
100100ca:	4c07      	ldr	r4, [pc, #28]	; (100100e8 <_lseek_r+0x24>)
100100cc:	6020      	str	r0, [r4, #0]
100100ce:	1c08      	adds	r0, r1, #0
100100d0:	1c11      	adds	r1, r2, #0
100100d2:	1c1a      	adds	r2, r3, #0
100100d4:	f7f9 fdea 	bl	10009cac <_lseek>
100100d8:	1c43      	adds	r3, r0, #1
100100da:	d103      	bne.n	100100e4 <_lseek_r+0x20>
100100dc:	6823      	ldr	r3, [r4, #0]
100100de:	2b00      	cmp	r3, #0
100100e0:	d000      	beq.n	100100e4 <_lseek_r+0x20>
100100e2:	602b      	str	r3, [r5, #0]
100100e4:	bd38      	pop	{r3, r4, r5, pc}
100100e6:	46c0      	nop			; (mov r8, r8)
100100e8:	10010d3c 	.word	0x10010d3c

100100ec <__smakebuf_r>:
100100ec:	b5f0      	push	{r4, r5, r6, r7, lr}
100100ee:	898b      	ldrh	r3, [r1, #12]
100100f0:	b091      	sub	sp, #68	; 0x44
100100f2:	079b      	lsls	r3, r3, #30
100100f4:	d506      	bpl.n	10010104 <__smakebuf_r+0x18>
100100f6:	1c0b      	adds	r3, r1, #0
100100f8:	3347      	adds	r3, #71	; 0x47
100100fa:	600b      	str	r3, [r1, #0]
100100fc:	610b      	str	r3, [r1, #16]
100100fe:	2301      	movs	r3, #1
10010100:	614b      	str	r3, [r1, #20]
10010102:	e045      	b.n	10010190 <__smakebuf_r+0xa4>
10010104:	1c0c      	adds	r4, r1, #0
10010106:	230e      	movs	r3, #14
10010108:	5ec9      	ldrsh	r1, [r1, r3]
1001010a:	1c06      	adds	r6, r0, #0
1001010c:	2900      	cmp	r1, #0
1001010e:	da04      	bge.n	1001011a <__smakebuf_r+0x2e>
10010110:	2380      	movs	r3, #128	; 0x80
10010112:	89a5      	ldrh	r5, [r4, #12]
10010114:	401d      	ands	r5, r3
10010116:	d110      	bne.n	1001013a <__smakebuf_r+0x4e>
10010118:	e00c      	b.n	10010134 <__smakebuf_r+0x48>
1001011a:	aa01      	add	r2, sp, #4
1001011c:	f000 f85e 	bl	100101dc <_fstat_r>
10010120:	2800      	cmp	r0, #0
10010122:	dbf5      	blt.n	10010110 <__smakebuf_r+0x24>
10010124:	23f0      	movs	r3, #240	; 0xf0
10010126:	9d02      	ldr	r5, [sp, #8]
10010128:	021b      	lsls	r3, r3, #8
1001012a:	401d      	ands	r5, r3
1001012c:	4b19      	ldr	r3, [pc, #100]	; (10010194 <__smakebuf_r+0xa8>)
1001012e:	18ed      	adds	r5, r5, r3
10010130:	426b      	negs	r3, r5
10010132:	415d      	adcs	r5, r3
10010134:	2780      	movs	r7, #128	; 0x80
10010136:	00ff      	lsls	r7, r7, #3
10010138:	e001      	b.n	1001013e <__smakebuf_r+0x52>
1001013a:	2500      	movs	r5, #0
1001013c:	2740      	movs	r7, #64	; 0x40
1001013e:	1c30      	adds	r0, r6, #0
10010140:	1c39      	adds	r1, r7, #0
10010142:	f7fe fc8d 	bl	1000ea60 <_malloc_r>
10010146:	2800      	cmp	r0, #0
10010148:	d10c      	bne.n	10010164 <__smakebuf_r+0x78>
1001014a:	89a3      	ldrh	r3, [r4, #12]
1001014c:	059a      	lsls	r2, r3, #22
1001014e:	d41f      	bmi.n	10010190 <__smakebuf_r+0xa4>
10010150:	2202      	movs	r2, #2
10010152:	4313      	orrs	r3, r2
10010154:	81a3      	strh	r3, [r4, #12]
10010156:	1c23      	adds	r3, r4, #0
10010158:	3347      	adds	r3, #71	; 0x47
1001015a:	6023      	str	r3, [r4, #0]
1001015c:	6123      	str	r3, [r4, #16]
1001015e:	2301      	movs	r3, #1
10010160:	6163      	str	r3, [r4, #20]
10010162:	e015      	b.n	10010190 <__smakebuf_r+0xa4>
10010164:	2280      	movs	r2, #128	; 0x80
10010166:	4b0c      	ldr	r3, [pc, #48]	; (10010198 <__smakebuf_r+0xac>)
10010168:	62b3      	str	r3, [r6, #40]	; 0x28
1001016a:	89a3      	ldrh	r3, [r4, #12]
1001016c:	6020      	str	r0, [r4, #0]
1001016e:	4313      	orrs	r3, r2
10010170:	81a3      	strh	r3, [r4, #12]
10010172:	6120      	str	r0, [r4, #16]
10010174:	6167      	str	r7, [r4, #20]
10010176:	2d00      	cmp	r5, #0
10010178:	d00a      	beq.n	10010190 <__smakebuf_r+0xa4>
1001017a:	230e      	movs	r3, #14
1001017c:	5ee1      	ldrsh	r1, [r4, r3]
1001017e:	1c30      	adds	r0, r6, #0
10010180:	f000 f83e 	bl	10010200 <_isatty_r>
10010184:	2800      	cmp	r0, #0
10010186:	d003      	beq.n	10010190 <__smakebuf_r+0xa4>
10010188:	2201      	movs	r2, #1
1001018a:	89a3      	ldrh	r3, [r4, #12]
1001018c:	4313      	orrs	r3, r2
1001018e:	81a3      	strh	r3, [r4, #12]
10010190:	b011      	add	sp, #68	; 0x44
10010192:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010194:	ffffe000 	.word	0xffffe000
10010198:	1000e1f1 	.word	0x1000e1f1

1001019c <memchr>:
1001019c:	b2c9      	uxtb	r1, r1
1001019e:	1882      	adds	r2, r0, r2
100101a0:	4290      	cmp	r0, r2
100101a2:	d004      	beq.n	100101ae <memchr+0x12>
100101a4:	7803      	ldrb	r3, [r0, #0]
100101a6:	428b      	cmp	r3, r1
100101a8:	d002      	beq.n	100101b0 <memchr+0x14>
100101aa:	3001      	adds	r0, #1
100101ac:	e7f8      	b.n	100101a0 <memchr+0x4>
100101ae:	2000      	movs	r0, #0
100101b0:	4770      	bx	lr
	...

100101b4 <_read_r>:
100101b4:	b538      	push	{r3, r4, r5, lr}
100101b6:	1c05      	adds	r5, r0, #0
100101b8:	2000      	movs	r0, #0
100101ba:	4c07      	ldr	r4, [pc, #28]	; (100101d8 <_read_r+0x24>)
100101bc:	6020      	str	r0, [r4, #0]
100101be:	1c08      	adds	r0, r1, #0
100101c0:	1c11      	adds	r1, r2, #0
100101c2:	1c1a      	adds	r2, r3, #0
100101c4:	f7f8 fcfc 	bl	10008bc0 <_read>
100101c8:	1c43      	adds	r3, r0, #1
100101ca:	d103      	bne.n	100101d4 <_read_r+0x20>
100101cc:	6823      	ldr	r3, [r4, #0]
100101ce:	2b00      	cmp	r3, #0
100101d0:	d000      	beq.n	100101d4 <_read_r+0x20>
100101d2:	602b      	str	r3, [r5, #0]
100101d4:	bd38      	pop	{r3, r4, r5, pc}
100101d6:	46c0      	nop			; (mov r8, r8)
100101d8:	10010d3c 	.word	0x10010d3c

100101dc <_fstat_r>:
100101dc:	b538      	push	{r3, r4, r5, lr}
100101de:	2300      	movs	r3, #0
100101e0:	4c06      	ldr	r4, [pc, #24]	; (100101fc <_fstat_r+0x20>)
100101e2:	1c05      	adds	r5, r0, #0
100101e4:	1c08      	adds	r0, r1, #0
100101e6:	1c11      	adds	r1, r2, #0
100101e8:	6023      	str	r3, [r4, #0]
100101ea:	f7f9 fd57 	bl	10009c9c <_fstat>
100101ee:	1c43      	adds	r3, r0, #1
100101f0:	d103      	bne.n	100101fa <_fstat_r+0x1e>
100101f2:	6823      	ldr	r3, [r4, #0]
100101f4:	2b00      	cmp	r3, #0
100101f6:	d000      	beq.n	100101fa <_fstat_r+0x1e>
100101f8:	602b      	str	r3, [r5, #0]
100101fa:	bd38      	pop	{r3, r4, r5, pc}
100101fc:	10010d3c 	.word	0x10010d3c

10010200 <_isatty_r>:
10010200:	b538      	push	{r3, r4, r5, lr}
10010202:	2300      	movs	r3, #0
10010204:	4c06      	ldr	r4, [pc, #24]	; (10010220 <_isatty_r+0x20>)
10010206:	1c05      	adds	r5, r0, #0
10010208:	1c08      	adds	r0, r1, #0
1001020a:	6023      	str	r3, [r4, #0]
1001020c:	f7f9 fd4c 	bl	10009ca8 <_isatty>
10010210:	1c43      	adds	r3, r0, #1
10010212:	d103      	bne.n	1001021c <_isatty_r+0x1c>
10010214:	6823      	ldr	r3, [r4, #0]
10010216:	2b00      	cmp	r3, #0
10010218:	d000      	beq.n	1001021c <_isatty_r+0x1c>
1001021a:	602b      	str	r3, [r5, #0]
1001021c:	bd38      	pop	{r3, r4, r5, pc}
1001021e:	46c0      	nop			; (mov r8, r8)
10010220:	10010d3c 	.word	0x10010d3c

10010224 <__gnu_thumb1_case_uqi>:
10010224:	b402      	push	{r1}
10010226:	4671      	mov	r1, lr
10010228:	0849      	lsrs	r1, r1, #1
1001022a:	0049      	lsls	r1, r1, #1
1001022c:	5c09      	ldrb	r1, [r1, r0]
1001022e:	0049      	lsls	r1, r1, #1
10010230:	448e      	add	lr, r1
10010232:	bc02      	pop	{r1}
10010234:	4770      	bx	lr
10010236:	46c0      	nop			; (mov r8, r8)

10010238 <__aeabi_idiv>:
10010238:	4603      	mov	r3, r0
1001023a:	430b      	orrs	r3, r1
1001023c:	d47f      	bmi.n	1001033e <__aeabi_idiv+0x106>
1001023e:	2200      	movs	r2, #0
10010240:	0843      	lsrs	r3, r0, #1
10010242:	428b      	cmp	r3, r1
10010244:	d374      	bcc.n	10010330 <__aeabi_idiv+0xf8>
10010246:	0903      	lsrs	r3, r0, #4
10010248:	428b      	cmp	r3, r1
1001024a:	d35f      	bcc.n	1001030c <__aeabi_idiv+0xd4>
1001024c:	0a03      	lsrs	r3, r0, #8
1001024e:	428b      	cmp	r3, r1
10010250:	d344      	bcc.n	100102dc <__aeabi_idiv+0xa4>
10010252:	0b03      	lsrs	r3, r0, #12
10010254:	428b      	cmp	r3, r1
10010256:	d328      	bcc.n	100102aa <__aeabi_idiv+0x72>
10010258:	0c03      	lsrs	r3, r0, #16
1001025a:	428b      	cmp	r3, r1
1001025c:	d30d      	bcc.n	1001027a <__aeabi_idiv+0x42>
1001025e:	22ff      	movs	r2, #255	; 0xff
10010260:	0209      	lsls	r1, r1, #8
10010262:	ba12      	rev	r2, r2
10010264:	0c03      	lsrs	r3, r0, #16
10010266:	428b      	cmp	r3, r1
10010268:	d302      	bcc.n	10010270 <__aeabi_idiv+0x38>
1001026a:	1212      	asrs	r2, r2, #8
1001026c:	0209      	lsls	r1, r1, #8
1001026e:	d065      	beq.n	1001033c <__aeabi_idiv+0x104>
10010270:	0b03      	lsrs	r3, r0, #12
10010272:	428b      	cmp	r3, r1
10010274:	d319      	bcc.n	100102aa <__aeabi_idiv+0x72>
10010276:	e000      	b.n	1001027a <__aeabi_idiv+0x42>
10010278:	0a09      	lsrs	r1, r1, #8
1001027a:	0bc3      	lsrs	r3, r0, #15
1001027c:	428b      	cmp	r3, r1
1001027e:	d301      	bcc.n	10010284 <__aeabi_idiv+0x4c>
10010280:	03cb      	lsls	r3, r1, #15
10010282:	1ac0      	subs	r0, r0, r3
10010284:	4152      	adcs	r2, r2
10010286:	0b83      	lsrs	r3, r0, #14
10010288:	428b      	cmp	r3, r1
1001028a:	d301      	bcc.n	10010290 <__aeabi_idiv+0x58>
1001028c:	038b      	lsls	r3, r1, #14
1001028e:	1ac0      	subs	r0, r0, r3
10010290:	4152      	adcs	r2, r2
10010292:	0b43      	lsrs	r3, r0, #13
10010294:	428b      	cmp	r3, r1
10010296:	d301      	bcc.n	1001029c <__aeabi_idiv+0x64>
10010298:	034b      	lsls	r3, r1, #13
1001029a:	1ac0      	subs	r0, r0, r3
1001029c:	4152      	adcs	r2, r2
1001029e:	0b03      	lsrs	r3, r0, #12
100102a0:	428b      	cmp	r3, r1
100102a2:	d301      	bcc.n	100102a8 <__aeabi_idiv+0x70>
100102a4:	030b      	lsls	r3, r1, #12
100102a6:	1ac0      	subs	r0, r0, r3
100102a8:	4152      	adcs	r2, r2
100102aa:	0ac3      	lsrs	r3, r0, #11
100102ac:	428b      	cmp	r3, r1
100102ae:	d301      	bcc.n	100102b4 <__aeabi_idiv+0x7c>
100102b0:	02cb      	lsls	r3, r1, #11
100102b2:	1ac0      	subs	r0, r0, r3
100102b4:	4152      	adcs	r2, r2
100102b6:	0a83      	lsrs	r3, r0, #10
100102b8:	428b      	cmp	r3, r1
100102ba:	d301      	bcc.n	100102c0 <__aeabi_idiv+0x88>
100102bc:	028b      	lsls	r3, r1, #10
100102be:	1ac0      	subs	r0, r0, r3
100102c0:	4152      	adcs	r2, r2
100102c2:	0a43      	lsrs	r3, r0, #9
100102c4:	428b      	cmp	r3, r1
100102c6:	d301      	bcc.n	100102cc <__aeabi_idiv+0x94>
100102c8:	024b      	lsls	r3, r1, #9
100102ca:	1ac0      	subs	r0, r0, r3
100102cc:	4152      	adcs	r2, r2
100102ce:	0a03      	lsrs	r3, r0, #8
100102d0:	428b      	cmp	r3, r1
100102d2:	d301      	bcc.n	100102d8 <__aeabi_idiv+0xa0>
100102d4:	020b      	lsls	r3, r1, #8
100102d6:	1ac0      	subs	r0, r0, r3
100102d8:	4152      	adcs	r2, r2
100102da:	d2cd      	bcs.n	10010278 <__aeabi_idiv+0x40>
100102dc:	09c3      	lsrs	r3, r0, #7
100102de:	428b      	cmp	r3, r1
100102e0:	d301      	bcc.n	100102e6 <__aeabi_idiv+0xae>
100102e2:	01cb      	lsls	r3, r1, #7
100102e4:	1ac0      	subs	r0, r0, r3
100102e6:	4152      	adcs	r2, r2
100102e8:	0983      	lsrs	r3, r0, #6
100102ea:	428b      	cmp	r3, r1
100102ec:	d301      	bcc.n	100102f2 <__aeabi_idiv+0xba>
100102ee:	018b      	lsls	r3, r1, #6
100102f0:	1ac0      	subs	r0, r0, r3
100102f2:	4152      	adcs	r2, r2
100102f4:	0943      	lsrs	r3, r0, #5
100102f6:	428b      	cmp	r3, r1
100102f8:	d301      	bcc.n	100102fe <__aeabi_idiv+0xc6>
100102fa:	014b      	lsls	r3, r1, #5
100102fc:	1ac0      	subs	r0, r0, r3
100102fe:	4152      	adcs	r2, r2
10010300:	0903      	lsrs	r3, r0, #4
10010302:	428b      	cmp	r3, r1
10010304:	d301      	bcc.n	1001030a <__aeabi_idiv+0xd2>
10010306:	010b      	lsls	r3, r1, #4
10010308:	1ac0      	subs	r0, r0, r3
1001030a:	4152      	adcs	r2, r2
1001030c:	08c3      	lsrs	r3, r0, #3
1001030e:	428b      	cmp	r3, r1
10010310:	d301      	bcc.n	10010316 <__aeabi_idiv+0xde>
10010312:	00cb      	lsls	r3, r1, #3
10010314:	1ac0      	subs	r0, r0, r3
10010316:	4152      	adcs	r2, r2
10010318:	0883      	lsrs	r3, r0, #2
1001031a:	428b      	cmp	r3, r1
1001031c:	d301      	bcc.n	10010322 <__aeabi_idiv+0xea>
1001031e:	008b      	lsls	r3, r1, #2
10010320:	1ac0      	subs	r0, r0, r3
10010322:	4152      	adcs	r2, r2
10010324:	0843      	lsrs	r3, r0, #1
10010326:	428b      	cmp	r3, r1
10010328:	d301      	bcc.n	1001032e <__aeabi_idiv+0xf6>
1001032a:	004b      	lsls	r3, r1, #1
1001032c:	1ac0      	subs	r0, r0, r3
1001032e:	4152      	adcs	r2, r2
10010330:	1a41      	subs	r1, r0, r1
10010332:	d200      	bcs.n	10010336 <__aeabi_idiv+0xfe>
10010334:	4601      	mov	r1, r0
10010336:	4152      	adcs	r2, r2
10010338:	4610      	mov	r0, r2
1001033a:	4770      	bx	lr
1001033c:	e05d      	b.n	100103fa <__aeabi_idiv+0x1c2>
1001033e:	0fca      	lsrs	r2, r1, #31
10010340:	d000      	beq.n	10010344 <__aeabi_idiv+0x10c>
10010342:	4249      	negs	r1, r1
10010344:	1003      	asrs	r3, r0, #32
10010346:	d300      	bcc.n	1001034a <__aeabi_idiv+0x112>
10010348:	4240      	negs	r0, r0
1001034a:	4053      	eors	r3, r2
1001034c:	2200      	movs	r2, #0
1001034e:	469c      	mov	ip, r3
10010350:	0903      	lsrs	r3, r0, #4
10010352:	428b      	cmp	r3, r1
10010354:	d32d      	bcc.n	100103b2 <__aeabi_idiv+0x17a>
10010356:	0a03      	lsrs	r3, r0, #8
10010358:	428b      	cmp	r3, r1
1001035a:	d312      	bcc.n	10010382 <__aeabi_idiv+0x14a>
1001035c:	22fc      	movs	r2, #252	; 0xfc
1001035e:	0189      	lsls	r1, r1, #6
10010360:	ba12      	rev	r2, r2
10010362:	0a03      	lsrs	r3, r0, #8
10010364:	428b      	cmp	r3, r1
10010366:	d30c      	bcc.n	10010382 <__aeabi_idiv+0x14a>
10010368:	0189      	lsls	r1, r1, #6
1001036a:	1192      	asrs	r2, r2, #6
1001036c:	428b      	cmp	r3, r1
1001036e:	d308      	bcc.n	10010382 <__aeabi_idiv+0x14a>
10010370:	0189      	lsls	r1, r1, #6
10010372:	1192      	asrs	r2, r2, #6
10010374:	428b      	cmp	r3, r1
10010376:	d304      	bcc.n	10010382 <__aeabi_idiv+0x14a>
10010378:	0189      	lsls	r1, r1, #6
1001037a:	d03a      	beq.n	100103f2 <__aeabi_idiv+0x1ba>
1001037c:	1192      	asrs	r2, r2, #6
1001037e:	e000      	b.n	10010382 <__aeabi_idiv+0x14a>
10010380:	0989      	lsrs	r1, r1, #6
10010382:	09c3      	lsrs	r3, r0, #7
10010384:	428b      	cmp	r3, r1
10010386:	d301      	bcc.n	1001038c <__aeabi_idiv+0x154>
10010388:	01cb      	lsls	r3, r1, #7
1001038a:	1ac0      	subs	r0, r0, r3
1001038c:	4152      	adcs	r2, r2
1001038e:	0983      	lsrs	r3, r0, #6
10010390:	428b      	cmp	r3, r1
10010392:	d301      	bcc.n	10010398 <__aeabi_idiv+0x160>
10010394:	018b      	lsls	r3, r1, #6
10010396:	1ac0      	subs	r0, r0, r3
10010398:	4152      	adcs	r2, r2
1001039a:	0943      	lsrs	r3, r0, #5
1001039c:	428b      	cmp	r3, r1
1001039e:	d301      	bcc.n	100103a4 <__aeabi_idiv+0x16c>
100103a0:	014b      	lsls	r3, r1, #5
100103a2:	1ac0      	subs	r0, r0, r3
100103a4:	4152      	adcs	r2, r2
100103a6:	0903      	lsrs	r3, r0, #4
100103a8:	428b      	cmp	r3, r1
100103aa:	d301      	bcc.n	100103b0 <__aeabi_idiv+0x178>
100103ac:	010b      	lsls	r3, r1, #4
100103ae:	1ac0      	subs	r0, r0, r3
100103b0:	4152      	adcs	r2, r2
100103b2:	08c3      	lsrs	r3, r0, #3
100103b4:	428b      	cmp	r3, r1
100103b6:	d301      	bcc.n	100103bc <__aeabi_idiv+0x184>
100103b8:	00cb      	lsls	r3, r1, #3
100103ba:	1ac0      	subs	r0, r0, r3
100103bc:	4152      	adcs	r2, r2
100103be:	0883      	lsrs	r3, r0, #2
100103c0:	428b      	cmp	r3, r1
100103c2:	d301      	bcc.n	100103c8 <__aeabi_idiv+0x190>
100103c4:	008b      	lsls	r3, r1, #2
100103c6:	1ac0      	subs	r0, r0, r3
100103c8:	4152      	adcs	r2, r2
100103ca:	d2d9      	bcs.n	10010380 <__aeabi_idiv+0x148>
100103cc:	0843      	lsrs	r3, r0, #1
100103ce:	428b      	cmp	r3, r1
100103d0:	d301      	bcc.n	100103d6 <__aeabi_idiv+0x19e>
100103d2:	004b      	lsls	r3, r1, #1
100103d4:	1ac0      	subs	r0, r0, r3
100103d6:	4152      	adcs	r2, r2
100103d8:	1a41      	subs	r1, r0, r1
100103da:	d200      	bcs.n	100103de <__aeabi_idiv+0x1a6>
100103dc:	4601      	mov	r1, r0
100103de:	4663      	mov	r3, ip
100103e0:	4152      	adcs	r2, r2
100103e2:	105b      	asrs	r3, r3, #1
100103e4:	4610      	mov	r0, r2
100103e6:	d301      	bcc.n	100103ec <__aeabi_idiv+0x1b4>
100103e8:	4240      	negs	r0, r0
100103ea:	2b00      	cmp	r3, #0
100103ec:	d500      	bpl.n	100103f0 <__aeabi_idiv+0x1b8>
100103ee:	4249      	negs	r1, r1
100103f0:	4770      	bx	lr
100103f2:	4663      	mov	r3, ip
100103f4:	105b      	asrs	r3, r3, #1
100103f6:	d300      	bcc.n	100103fa <__aeabi_idiv+0x1c2>
100103f8:	4240      	negs	r0, r0
100103fa:	b501      	push	{r0, lr}
100103fc:	2000      	movs	r0, #0
100103fe:	f7fa ff79 	bl	1000b2f4 <__aeabi_idiv0>
10010402:	bd02      	pop	{r1, pc}

10010404 <__aeabi_idivmod>:
10010404:	2900      	cmp	r1, #0
10010406:	d0f8      	beq.n	100103fa <__aeabi_idiv+0x1c2>
10010408:	b503      	push	{r0, r1, lr}
1001040a:	f7ff ff15 	bl	10010238 <__aeabi_idiv>
1001040e:	bc0e      	pop	{r1, r2, r3}
10010410:	4342      	muls	r2, r0
10010412:	1a89      	subs	r1, r1, r2
10010414:	4718      	bx	r3
10010416:	46c0      	nop			; (mov r8, r8)

10010418 <__aeabi_d2iz>:
10010418:	030b      	lsls	r3, r1, #12
1001041a:	b530      	push	{r4, r5, lr}
1001041c:	4c13      	ldr	r4, [pc, #76]	; (1001046c <__aeabi_d2iz+0x54>)
1001041e:	0b1a      	lsrs	r2, r3, #12
10010420:	004b      	lsls	r3, r1, #1
10010422:	1c05      	adds	r5, r0, #0
10010424:	0d5b      	lsrs	r3, r3, #21
10010426:	0fc9      	lsrs	r1, r1, #31
10010428:	2000      	movs	r0, #0
1001042a:	42a3      	cmp	r3, r4
1001042c:	dd10      	ble.n	10010450 <__aeabi_d2iz+0x38>
1001042e:	4810      	ldr	r0, [pc, #64]	; (10010470 <__aeabi_d2iz+0x58>)
10010430:	4283      	cmp	r3, r0
10010432:	dc0e      	bgt.n	10010452 <__aeabi_d2iz+0x3a>
10010434:	2080      	movs	r0, #128	; 0x80
10010436:	4c0f      	ldr	r4, [pc, #60]	; (10010474 <__aeabi_d2iz+0x5c>)
10010438:	0340      	lsls	r0, r0, #13
1001043a:	4302      	orrs	r2, r0
1001043c:	1ae4      	subs	r4, r4, r3
1001043e:	2c1f      	cmp	r4, #31
10010440:	dd0a      	ble.n	10010458 <__aeabi_d2iz+0x40>
10010442:	480d      	ldr	r0, [pc, #52]	; (10010478 <__aeabi_d2iz+0x60>)
10010444:	1ac3      	subs	r3, r0, r3
10010446:	40da      	lsrs	r2, r3
10010448:	1c13      	adds	r3, r2, #0
1001044a:	4248      	negs	r0, r1
1001044c:	4043      	eors	r3, r0
1001044e:	1858      	adds	r0, r3, r1
10010450:	bd30      	pop	{r4, r5, pc}
10010452:	4b0a      	ldr	r3, [pc, #40]	; (1001047c <__aeabi_d2iz+0x64>)
10010454:	18c8      	adds	r0, r1, r3
10010456:	e7fb      	b.n	10010450 <__aeabi_d2iz+0x38>
10010458:	1c28      	adds	r0, r5, #0
1001045a:	40e0      	lsrs	r0, r4
1001045c:	4c08      	ldr	r4, [pc, #32]	; (10010480 <__aeabi_d2iz+0x68>)
1001045e:	46a4      	mov	ip, r4
10010460:	4463      	add	r3, ip
10010462:	409a      	lsls	r2, r3
10010464:	1c13      	adds	r3, r2, #0
10010466:	4303      	orrs	r3, r0
10010468:	e7ef      	b.n	1001044a <__aeabi_d2iz+0x32>
1001046a:	46c0      	nop			; (mov r8, r8)
1001046c:	000003fe 	.word	0x000003fe
10010470:	0000041d 	.word	0x0000041d
10010474:	00000433 	.word	0x00000433
10010478:	00000413 	.word	0x00000413
1001047c:	7fffffff 	.word	0x7fffffff
10010480:	fffffbed 	.word	0xfffffbed

10010484 <__aeabi_i2d>:
10010484:	b538      	push	{r3, r4, r5, lr}
10010486:	1e04      	subs	r4, r0, #0
10010488:	d016      	beq.n	100104b8 <__aeabi_i2d+0x34>
1001048a:	0fc5      	lsrs	r5, r0, #31
1001048c:	d000      	beq.n	10010490 <__aeabi_i2d+0xc>
1001048e:	4244      	negs	r4, r0
10010490:	1c20      	adds	r0, r4, #0
10010492:	f7fd fb79 	bl	1000db88 <__clzsi2>
10010496:	4b17      	ldr	r3, [pc, #92]	; (100104f4 <__aeabi_i2d+0x70>)
10010498:	1a1b      	subs	r3, r3, r0
1001049a:	280a      	cmp	r0, #10
1001049c:	dc21      	bgt.n	100104e2 <__aeabi_i2d+0x5e>
1001049e:	1c02      	adds	r2, r0, #0
100104a0:	1c21      	adds	r1, r4, #0
100104a2:	3215      	adds	r2, #21
100104a4:	4091      	lsls	r1, r2
100104a6:	1c0a      	adds	r2, r1, #0
100104a8:	210b      	movs	r1, #11
100104aa:	1a08      	subs	r0, r1, r0
100104ac:	40c4      	lsrs	r4, r0
100104ae:	055b      	lsls	r3, r3, #21
100104b0:	0324      	lsls	r4, r4, #12
100104b2:	0b24      	lsrs	r4, r4, #12
100104b4:	0d5b      	lsrs	r3, r3, #21
100104b6:	e003      	b.n	100104c0 <__aeabi_i2d+0x3c>
100104b8:	2500      	movs	r5, #0
100104ba:	2300      	movs	r3, #0
100104bc:	2400      	movs	r4, #0
100104be:	2200      	movs	r2, #0
100104c0:	2100      	movs	r1, #0
100104c2:	1c10      	adds	r0, r2, #0
100104c4:	0324      	lsls	r4, r4, #12
100104c6:	0d0a      	lsrs	r2, r1, #20
100104c8:	0512      	lsls	r2, r2, #20
100104ca:	0b24      	lsrs	r4, r4, #12
100104cc:	4314      	orrs	r4, r2
100104ce:	4a0a      	ldr	r2, [pc, #40]	; (100104f8 <__aeabi_i2d+0x74>)
100104d0:	051b      	lsls	r3, r3, #20
100104d2:	4014      	ands	r4, r2
100104d4:	431c      	orrs	r4, r3
100104d6:	0064      	lsls	r4, r4, #1
100104d8:	07ed      	lsls	r5, r5, #31
100104da:	0864      	lsrs	r4, r4, #1
100104dc:	432c      	orrs	r4, r5
100104de:	1c21      	adds	r1, r4, #0
100104e0:	bd38      	pop	{r3, r4, r5, pc}
100104e2:	380b      	subs	r0, #11
100104e4:	4084      	lsls	r4, r0
100104e6:	055b      	lsls	r3, r3, #21
100104e8:	0324      	lsls	r4, r4, #12
100104ea:	0b24      	lsrs	r4, r4, #12
100104ec:	0d5b      	lsrs	r3, r3, #21
100104ee:	2200      	movs	r2, #0
100104f0:	e7e6      	b.n	100104c0 <__aeabi_i2d+0x3c>
100104f2:	46c0      	nop			; (mov r8, r8)
100104f4:	0000041e 	.word	0x0000041e
100104f8:	800fffff 	.word	0x800fffff

100104fc <__aeabi_ui2d>:
100104fc:	b510      	push	{r4, lr}
100104fe:	1e04      	subs	r4, r0, #0
10010500:	d010      	beq.n	10010524 <__aeabi_ui2d+0x28>
10010502:	f7fd fb41 	bl	1000db88 <__clzsi2>
10010506:	4a14      	ldr	r2, [pc, #80]	; (10010558 <__aeabi_ui2d+0x5c>)
10010508:	1a12      	subs	r2, r2, r0
1001050a:	280a      	cmp	r0, #10
1001050c:	dc1a      	bgt.n	10010544 <__aeabi_ui2d+0x48>
1001050e:	230b      	movs	r3, #11
10010510:	1c21      	adds	r1, r4, #0
10010512:	1a1b      	subs	r3, r3, r0
10010514:	40d9      	lsrs	r1, r3
10010516:	3015      	adds	r0, #21
10010518:	030b      	lsls	r3, r1, #12
1001051a:	0552      	lsls	r2, r2, #21
1001051c:	4084      	lsls	r4, r0
1001051e:	0b1b      	lsrs	r3, r3, #12
10010520:	0d52      	lsrs	r2, r2, #21
10010522:	e001      	b.n	10010528 <__aeabi_ui2d+0x2c>
10010524:	2200      	movs	r2, #0
10010526:	2300      	movs	r3, #0
10010528:	2100      	movs	r1, #0
1001052a:	031b      	lsls	r3, r3, #12
1001052c:	1c20      	adds	r0, r4, #0
1001052e:	0b1c      	lsrs	r4, r3, #12
10010530:	0d0b      	lsrs	r3, r1, #20
10010532:	051b      	lsls	r3, r3, #20
10010534:	4323      	orrs	r3, r4
10010536:	4c09      	ldr	r4, [pc, #36]	; (1001055c <__aeabi_ui2d+0x60>)
10010538:	0512      	lsls	r2, r2, #20
1001053a:	4023      	ands	r3, r4
1001053c:	4313      	orrs	r3, r2
1001053e:	005b      	lsls	r3, r3, #1
10010540:	0859      	lsrs	r1, r3, #1
10010542:	bd10      	pop	{r4, pc}
10010544:	1c03      	adds	r3, r0, #0
10010546:	3b0b      	subs	r3, #11
10010548:	409c      	lsls	r4, r3
1001054a:	0552      	lsls	r2, r2, #21
1001054c:	0323      	lsls	r3, r4, #12
1001054e:	0b1b      	lsrs	r3, r3, #12
10010550:	0d52      	lsrs	r2, r2, #21
10010552:	2400      	movs	r4, #0
10010554:	e7e8      	b.n	10010528 <__aeabi_ui2d+0x2c>
10010556:	46c0      	nop			; (mov r8, r8)
10010558:	0000041e 	.word	0x0000041e
1001055c:	800fffff 	.word	0x800fffff

10010560 <Configuration>:
10010560:	0a566455 01320f57 025400a0 01340733     UdV.W.2...T.3.4.
10010570:	10009078 10009086 10009094 100090a2     x...............
10010580:	100090b0 100090be 100090cc 100090dc     ................
10010590:	100090ec 100090fc 1000910c 1000911c     ................
100105a0:	1000912c 1000913c 1000914c 1000915c     ,...<...L...\...
100105b0:	1000916c 1000917c 1000918c 1000919c     l...|...........
100105c0:	100091ac 100091bc 100091cc 100091dc     ................
100105d0:	100091ec 100091fc 1000920c 1000921c     ................
100105e0:	1000922a 10009238 10009246 10009254     *...8...F...T...
100105f0:	10009262 10009270 1000927e 1000928c     b...p...~.......
10010600:	1000929c 100092ac 100092bc 100092cc     ................
10010610:	100092dc 100092ec 100092fc 1000930c     ................
10010620:	1000931c 1000932c 1000933c 1000934c     ....,...<...L...
10010630:	1000935c 1000936c 1000937c 1000938c     \...l...|.......
10010640:	1000939a 100093a8 100093e8 10009410     ................
10010650:	10009438 10009460 100096a0 10009490     8...`...........
10010660:	100094a8 10009520 10009538 100094c0     .... ...8.......
10010670:	100094d8 100094f0 10009508 10009550     ............P...
10010680:	10009814 10009814 10009814 10009814     ................
10010690:	10009814 10009814 10009814 10009814     ................
100106a0:	100095f8 10009610 10009628 100096b6     ........(.......
100106b0:	10009580 10009814 10009814 10009814     ................
100106c0:	10009814 10009814 10009814 10009640     ............@...
100106d0:	10009658 10009670 10009688 10009814     X...p...........
100106e0:	100097cc 100097e4 10009814 10009814     ................
100106f0:	100096e2 100096f8 1000970e 10009724     ............$...
10010700:	10009814 10009814 10009814 10009814     ................
10010710:	10009814 10009814 10009814 10009814     ................
10010720:	100093d4 100093fc 10009424 1000944c     ........$...L...
10010730:	10009478 10009568 10009598 100095b0     x...h...........
10010740:	100095c8 100095e0 100096cc 1000973a     ............:...
10010750:	100097b4 100097fc 00000d0a 00000000     ................

10010760 <atanlo>:
10010760:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
10010770:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

10010780 <atanhi>:
10010780:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
10010790:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
100107a0:	6e697361 00000000 74727173 00000000     asin....sqrt....
100107b0:	1000b7c2 1000b78a 1000b7a6 1000b77e     ............~...
100107c0:	1000b7a6 1000b6ea 1000b7a6 1000b77e     ............~...
100107d0:	1000b78a 1000b78a 1000b6ea 1000b77e     ............~...
100107e0:	1000b828 1000b828 1000b828 1000b7ac     (...(...(.......
100107f0:	1000b78a 1000b78a 1000b872 1000b77c     ........r...|...
10010800:	1000b872 1000b6ea 1000b872 1000b77c     r.......r...|...
10010810:	1000b78a 1000b78a 1000b6ea 1000b77c     ............|...
10010820:	1000b828 1000b828 1000b828 1000b856     (...(...(...V...
10010830:	1000ba16 1000ba0e 1000ba0e 1000ba06     ................
10010840:	1000b958 1000b958 1000b9fc 1000ba06     X...X...........
10010850:	1000b958 1000b9fc 1000b958 1000ba06     X.......X.......
10010860:	1000b95a 1000b95a 1000b95a 1000baa0     Z...Z...Z.......
10010870:	1000c6f0 1000c5de 1000c6c4 1000c5ca     ................
10010880:	1000c6c4 1000c6ce 1000c6c4 1000c5ca     ................
10010890:	1000c5de 1000c5de 1000c6ce 1000c5ca     ................
100108a0:	1000c5d4 1000c5d4 1000c5d4 1000c936     ............6...
100108b0:	1000cf84 1000cf62 1000cf62 1000cf56     ....b...b...V...
100108c0:	1000ce4a 1000ce4a 1000cf4a 1000cf56     J...J...J...V...
100108d0:	1000ce4a 1000cf4a 1000ce4a 1000cf56     J...J...J...V...
100108e0:	1000ce4e 1000ce4e 1000ce4e 1000d164     N...N...N...d...
100108f0:	00000043                                C...

100108f4 <_global_impure_ptr>:
100108f4:	10010ac8                                ....

100108f8 <__sf_fake_stdin>:
	...

10010918 <__sf_fake_stdout>:
	...

10010938 <__sf_fake_stderr>:
	...

10010958 <__mprec_tens>:
10010958:	00000000 3ff00000 00000000 40240000     .......?......$@
10010968:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
10010978:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
10010988:	00000000 412e8480 00000000 416312d0     .......A......cA
10010998:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
100109a8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
100109b8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
100109c8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
100109d8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
100109e8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
100109f8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
10010a08:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
10010a18:	79d99db4 44ea7843                       ...yCx.D

10010a20 <__mprec_bigtens>:
10010a20:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
10010a30:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
10010a40:	7f73bf3c 75154fdd                       <.s..O.u

10010a48 <p05.5314>:
10010a48:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
10010a58:	6c680020 6665004c 47464567 32313000      .hlL.efgEFG.012
10010a68:	36353433 41393837 45444342 31300046     3456789ABCDEF.01
10010a78:	35343332 39383736 64636261 49006665     23456789abcdef.I
10010a88:	6e69666e 00797469 004e614e 00000030     nfinity.NaN.0...

10010a98 <_init>:
10010a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10010a9a:	46c0      	nop			; (mov r8, r8)
10010a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
10010a9e:	bc08      	pop	{r3}
10010aa0:	469e      	mov	lr, r3
10010aa2:	4770      	bx	lr

10010aa4 <__init_array_start>:
10010aa4:	100080b1 	.word	0x100080b1

10010aa8 <_fini>:
10010aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10010aaa:	46c0      	nop			; (mov r8, r8)
10010aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
10010aae:	bc08      	pop	{r3}
10010ab0:	469e      	mov	lr, r3
10010ab2:	4770      	bx	lr

10010ab4 <__fini_array_start>:
10010ab4:	10008089 	.word	0x10008089
