<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p17" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_17{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t2_17{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_17{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_17{left:159px;bottom:1027px;}
#t5_17{left:164px;bottom:1027px;letter-spacing:-0.04px;}
#t6_17{left:151px;bottom:1010px;letter-spacing:-0.16px;}
#t7_17{left:172px;bottom:1010px;letter-spacing:-0.13px;}
#t8_17{left:154px;bottom:993px;letter-spacing:-0.12px;}
#t9_17{left:172px;bottom:993px;}
#ta_17{left:242px;bottom:1027px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_17{left:384px;bottom:1027px;letter-spacing:-0.14px;}
#tc_17{left:444px;bottom:1027px;letter-spacing:-0.1px;}
#td_17{left:242px;bottom:1010px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#te_17{left:242px;bottom:993px;letter-spacing:-0.11px;}
#tf_17{left:242px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#tg_17{left:314px;bottom:976px;}
#th_17{left:320px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#ti_17{left:242px;bottom:959px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tj_17{left:242px;bottom:943px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tk_17{left:610px;bottom:943px;}
#tl_17{left:615px;bottom:943px;letter-spacing:-0.11px;}
#tm_17{left:242px;bottom:926px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tn_17{left:242px;bottom:909px;letter-spacing:-0.1px;}
#to_17{left:242px;bottom:892px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tp_17{left:396px;bottom:892px;}
#tq_17{left:401px;bottom:892px;}
#tr_17{left:409px;bottom:892px;}
#ts_17{left:416px;bottom:892px;}
#tt_17{left:242px;bottom:875px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tu_17{left:633px;bottom:875px;}
#tv_17{left:639px;bottom:875px;}
#tw_17{left:647px;bottom:875px;}
#tx_17{left:657px;bottom:875px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#ty_17{left:242px;bottom:858px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_17{left:533px;bottom:858px;}
#t10_17{left:542px;bottom:858px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t11_17{left:243px;bottom:842px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t12_17{left:243px;bottom:825px;letter-spacing:-0.13px;word-spacing:-0.22px;}
#t13_17{left:243px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t14_17{left:157px;bottom:784px;letter-spacing:-0.11px;}
#t15_17{left:242px;bottom:784px;letter-spacing:-0.13px;}
#t16_17{left:267px;bottom:784px;letter-spacing:-0.19px;word-spacing:0.03px;}
#t17_17{left:368px;bottom:784px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t18_17{left:243px;bottom:767px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t19_17{left:243px;bottom:750px;letter-spacing:-0.14px;word-spacing:0.1px;}
#t1a_17{left:320px;bottom:750px;letter-spacing:-0.22px;}
#t1b_17{left:341px;bottom:750px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_17{left:630px;bottom:750px;letter-spacing:-0.13px;}
#t1d_17{left:651px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1e_17{left:243px;bottom:733px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_17{left:243px;bottom:716px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1g_17{left:740px;bottom:716px;letter-spacing:-0.22px;}
#t1h_17{left:761px;bottom:716px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1i_17{left:242px;bottom:700px;letter-spacing:-0.1px;}
#t1j_17{left:242px;bottom:683px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_17{left:242px;bottom:666px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1l_17{left:242px;bottom:649px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_17{left:242px;bottom:632px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1n_17{left:136px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1o_17{left:242px;bottom:608px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_17{left:242px;bottom:591px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1q_17{left:296px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1r_17{left:354px;bottom:591px;letter-spacing:-0.11px;}
#t1s_17{left:242px;bottom:574px;letter-spacing:-0.2px;}
#t1t_17{left:242px;bottom:449px;letter-spacing:-0.11px;}
#t1u_17{left:409px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_17{left:467px;bottom:449px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1w_17{left:242px;bottom:432px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t1x_17{left:503px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t1y_17{left:561px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1z_17{left:242px;bottom:415px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t20_17{left:142px;bottom:391px;letter-spacing:-0.4px;}
#t21_17{left:242px;bottom:391px;letter-spacing:-0.13px;}
#t22_17{left:242px;bottom:371px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t23_17{left:734px;bottom:377px;letter-spacing:-0.21px;}
#t24_17{left:774px;bottom:371px;letter-spacing:-0.16px;word-spacing:-0.08px;}
#t25_17{left:792px;bottom:377px;}
#t26_17{left:806px;bottom:371px;letter-spacing:-0.15px;}
#t27_17{left:109px;bottom:346px;letter-spacing:-0.14px;}
#t28_17{left:242px;bottom:346px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t29_17{left:242px;bottom:329px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2a_17{left:242px;bottom:313px;letter-spacing:-0.11px;}
#t2b_17{left:242px;bottom:296px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2c_17{left:242px;bottom:262px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t2d_17{left:460px;bottom:262px;letter-spacing:-0.14px;}
#t2e_17{left:581px;bottom:262px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#t2f_17{left:242px;bottom:245px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2g_17{left:242px;bottom:228px;letter-spacing:-0.12px;word-spacing:0.07px;}
#t2h_17{left:308px;bottom:228px;letter-spacing:-0.14px;}
#t2i_17{left:424px;bottom:228px;letter-spacing:-0.1px;}
#t2j_17{left:617px;bottom:228px;letter-spacing:-0.11px;}
#t2k_17{left:654px;bottom:228px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2l_17{left:242px;bottom:212px;letter-spacing:-0.1px;}
#t2m_17{left:242px;bottom:178px;letter-spacing:-0.14px;}
#t2n_17{left:315px;bottom:178px;letter-spacing:-0.14px;}
#t2o_17{left:437px;bottom:178px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2p_17{left:630px;bottom:178px;letter-spacing:-0.11px;}
#t2q_17{left:667px;bottom:178px;letter-spacing:-0.21px;}
#t2r_17{left:204px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2s_17{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t2t_17{left:514px;bottom:1054px;letter-spacing:-0.15px;}
#t2u_17{left:354px;bottom:543px;letter-spacing:-0.15px;}
#t2v_17{left:550px;bottom:543px;letter-spacing:-0.15px;}
#t2w_17{left:382px;bottom:519px;}
#t2x_17{left:430px;bottom:519px;letter-spacing:-0.12px;}
#t2y_17{left:382px;bottom:497px;}
#t2z_17{left:430px;bottom:497px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t30_17{left:430px;bottom:481px;letter-spacing:-0.1px;}

.s1_17{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_17{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_17{font-size:14px;font-family:Times-Bold_7hi;color:#000;}
.s4_17{font-size:14px;font-family:Times-Roman_az;color:#000;}
.s5_17{font-size:14px;font-family:Times-Italic_b3;color:#000;}
.s6_17{font-size:11px;font-family:Times-Roman_az;color:#000;}
.s7_17{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts17" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7hi;
	src: url("fonts/Times-Bold_7hi.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg17Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg17" style="-webkit-user-select: none;"><object width="935" height="1210" data="17/17.svg" type="image/svg+xml" id="pdf17" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_17" class="t s1_17">About This Book </span>
<span id="t2_17" class="t s2_17">17 </span><span id="t3_17" class="t s2_17">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span>
<span id="t4_17" class="t s3_17">I</span><span id="t5_17" class="t s4_17">:, </span>
<span id="t6_17" class="t s3_17">I+n</span><span id="t7_17" class="t s4_17">:, </span>
<span id="t8_17" class="t s3_17">I-n</span><span id="t9_17" class="t s4_17">: </span>
<span id="ta_17" class="t s4_17">This occurs as a prefix to </span><span id="tb_17" class="t s5_17">Operation </span><span id="tc_17" class="t s4_17">description lines and functions as a label. It indicates the instruction </span>
<span id="td_17" class="t s4_17">time during which the pseudocode appears to “execute.” Unless otherwise indicated, all effects of the current </span>
<span id="te_17" class="t s4_17">instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a </span>
<span id="tf_17" class="t s4_17">time label of </span><span id="tg_17" class="t s3_17">I</span><span id="th_17" class="t s4_17">. Sometimes effects of an instruction appear to occur either earlier or later — that is, during the </span>
<span id="ti_17" class="t s4_17">instruction time of another instruction. When this happens, the instruction operation is written in sections </span>
<span id="tj_17" class="t s4_17">labeled with the instruction time, relative to the current instruction </span><span id="tk_17" class="t s3_17">I</span><span id="tl_17" class="t s4_17">, in which the effect of that pseudocode </span>
<span id="tm_17" class="t s4_17">appears to occur. For example, an instruction may have a result that is not available until after the next </span>
<span id="tn_17" class="t s4_17">instruction. Such an instruction has the portion of the instruction operation description that writes the result </span>
<span id="to_17" class="t s4_17">register in a section labeled </span><span id="tp_17" class="t s3_17">I</span><span id="tq_17" class="t s1_17">+</span><span id="tr_17" class="t s3_17">1</span><span id="ts_17" class="t s4_17">. </span>
<span id="tt_17" class="t s4_17">The effect of pseudocode statements for the current instruction labeled </span><span id="tu_17" class="t s3_17">I</span><span id="tv_17" class="t s1_17">+</span><span id="tw_17" class="t s3_17">1 </span><span id="tx_17" class="t s4_17">appears to occur “at the same </span>
<span id="ty_17" class="t s4_17">time” as the effect of pseudocode statements labeled </span><span id="tz_17" class="t s3_17">I </span><span id="t10_17" class="t s4_17">for the following instruction. Within one pseudocode </span>
<span id="t11_17" class="t s4_17">sequence, the effects of the statements take place in order. However, between sequences of statements for </span>
<span id="t12_17" class="t s4_17">different instructions that occur “at the same time,” there is no defined order. Programs must not depend on a </span>
<span id="t13_17" class="t s4_17">particular order of evaluation between such sections. </span>
<span id="t14_17" class="t s4_17">PC </span><span id="t15_17" class="t s4_17">The </span><span id="t16_17" class="t s5_17">Program Counter </span><span id="t17_17" class="t s4_17">value. During the instruction time of an instruction, this is the address of the instruc- </span>
<span id="t18_17" class="t s4_17">tion word. The address of the instruction that occurs during the next instruction time is determined by assign- </span>
<span id="t19_17" class="t s4_17">ing a value to </span><span id="t1a_17" class="t s5_17">PC </span><span id="t1b_17" class="t s4_17">during an instruction time. If no value is assigned to </span><span id="t1c_17" class="t s5_17">PC </span><span id="t1d_17" class="t s4_17">during an instruction time by any </span>
<span id="t1e_17" class="t s4_17">pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruc- </span>
<span id="t1f_17" class="t s4_17">tion) or 4 before the next instruction time. A taken branch assigns the target address to the </span><span id="t1g_17" class="t s5_17">PC </span><span id="t1h_17" class="t s4_17">during the </span>
<span id="t1i_17" class="t s4_17">instruction time of the instruction in the branch delay slot. </span>
<span id="t1j_17" class="t s4_17">In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the </span>
<span id="t1k_17" class="t s4_17">restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register </span>
<span id="t1l_17" class="t s4_17">on an exception. Release 6 adds PC-relative address computation and load instructions. The PC value con- </span>
<span id="t1m_17" class="t s4_17">tains a full 32-bit address, all of which are significant during a memory reference. </span>
<span id="t1n_17" class="t s4_17">ISA Mode </span><span id="t1o_17" class="t s4_17">In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architec- </span>
<span id="t1p_17" class="t s4_17">tures, the </span><span id="t1q_17" class="t s5_17">ISA Mode </span><span id="t1r_17" class="t s4_17">is a single-bit register that determines in which mode the processor is executing, as fol- </span>
<span id="t1s_17" class="t s4_17">lows: </span>
<span id="t1t_17" class="t s4_17">In the MIPS Architecture, the </span><span id="t1u_17" class="t s5_17">ISA Mode </span><span id="t1v_17" class="t s4_17">value is only visible indirectly, such as when the processor stores a </span>
<span id="t1w_17" class="t s4_17">combined value of the upper bits of PC and the </span><span id="t1x_17" class="t s5_17">ISA Mode </span><span id="t1y_17" class="t s4_17">into a GPR on a jump-and-link or branch-and-link </span>
<span id="t1z_17" class="t s4_17">instruction, or into a Coprocessor 0 register on an exception. </span>
<span id="t20_17" class="t s4_17">PABITS </span><span id="t21_17" class="t s4_17">The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 </span>
<span id="t22_17" class="t s4_17">physical address bits were implemented, the size of the physical address space would be 2 </span>
<span id="t23_17" class="t s6_17">PABITS </span>
<span id="t24_17" class="t s4_17">= 2 </span>
<span id="t25_17" class="t s6_17">36 </span>
<span id="t26_17" class="t s4_17">bytes. </span>
<span id="t27_17" class="t s4_17">FP32RegistersMode </span><span id="t28_17" class="t s4_17">Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU </span>
<span id="t29_17" class="t s4_17">has 32, 32-bit FPRs, in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and </span>
<span id="t2a_17" class="t s4_17">optionally in MIPS32 Release 2 and Release 3) the FPU has 32 64-bit FPRs in which 64-bit data types are </span>
<span id="t2b_17" class="t s4_17">stored in any FPR. </span>
<span id="t2c_17" class="t s4_17">In MIPS32 Release 1 implementations, </span><span id="t2d_17" class="t s3_17">FP32RegistersMode </span><span id="t2e_17" class="t s4_17">is always a 0. MIPS64 implementations have a </span>
<span id="t2f_17" class="t s4_17">compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In </span>
<span id="t2g_17" class="t s4_17">such a case </span><span id="t2h_17" class="t s3_17">FP32RegisterMode </span><span id="t2i_17" class="t s4_17">is computed from the FR bit in the </span><span id="t2j_17" class="t s5_17">Status </span><span id="t2k_17" class="t s4_17">register. If this bit is a 0, the pro- </span>
<span id="t2l_17" class="t s4_17">cessor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. </span>
<span id="t2m_17" class="t s4_17">The value of </span><span id="t2n_17" class="t s3_17">FP32RegistersMode </span><span id="t2o_17" class="t s4_17">is computed from the FR bit in the </span><span id="t2p_17" class="t s5_17">Status </span><span id="t2q_17" class="t s4_17">register. </span>
<span id="t2r_17" class="t s7_17">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t2s_17" class="t s1_17">Symbol </span><span id="t2t_17" class="t s1_17">Meaning </span>
<span id="t2u_17" class="t s1_17">Encoding </span><span id="t2v_17" class="t s1_17">Meaning </span>
<span id="t2w_17" class="t s4_17">0 </span><span id="t2x_17" class="t s4_17">The processor is executing 32-bit MIPS instructions </span>
<span id="t2y_17" class="t s4_17">1 </span><span id="t2z_17" class="t s4_17">The processor is executing MIIPS16e or microMIPS </span>
<span id="t30_17" class="t s4_17">instructions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
