<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='484' type='bool llvm::TargetRegisterInfo::regmaskSubsetEqual(const uint32_t * mask0, const uint32_t * mask1) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='482'>/// Return true if all bits that are set in mask \p mask0 are also set in
  /// \p mask1.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='481' ll='488' type='bool llvm::TargetRegisterInfo::regmaskSubsetEqual(const uint32_t * mask0, const uint32_t * mask1) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5112' u='c' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='584' u='c' c='_ZNK4llvm19AArch64CallLowering35doCallerAndCalleePassArgsTheSameWayERNS_12CallLowering16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS1_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2823' u='c' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2840' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3629' u='c' c='_ZNK4llvm19RISCVTargetLowering33isEligibleForTailCallOptimizationERNS_7CCStateERNS_14TargetLowering16CallLoweringInfoERNS_15MachineFunctionERKNS_11Sma14937923'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4692' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
