Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Aug 22 18:01:06 2023
| Host         : WIN-VLJ867UGB14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_out_timing_summary_routed.rpt -pb uart_out_timing_summary_routed.pb -rpx uart_out_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_out
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk_gen_instance/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.034        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.034        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.632ns (24.408%)  route 1.957ns (75.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.817     6.754    clk_gen_instance/p_0_in
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.182    13.909    clk_gen_instance/CLK
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/C
                         clock pessimism              0.229    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.314    13.788    clk_gen_instance/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.632ns (24.408%)  route 1.957ns (75.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.817     6.754    clk_gen_instance/p_0_in
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.182    13.909    clk_gen_instance/CLK
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[14]/C
                         clock pessimism              0.229    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.314    13.788    clk_gen_instance/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.632ns (24.408%)  route 1.957ns (75.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.817     6.754    clk_gen_instance/p_0_in
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.182    13.909    clk_gen_instance/CLK
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
                         clock pessimism              0.229    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.314    13.788    clk_gen_instance/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.632ns (25.540%)  route 1.843ns (74.460%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.702     6.639    clk_gen_instance/p_0_in
    SLICE_X2Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X2Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
                         clock pessimism              0.229    14.139    
                         clock uncertainty           -0.035    14.104    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.373    13.731    clk_gen_instance/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.632ns (25.406%)  route 1.856ns (74.594%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.715     6.652    clk_gen_instance/p_0_in
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/C
                         clock pessimism              0.254    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.314    13.815    clk_gen_instance/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.632ns (25.406%)  route 1.856ns (74.594%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.715     6.652    clk_gen_instance/p_0_in
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
                         clock pessimism              0.254    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.314    13.815    clk_gen_instance/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.632ns (25.406%)  route 1.856ns (74.594%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.715     6.652    clk_gen_instance/p_0_in
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
                         clock pessimism              0.254    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.314    13.815    clk_gen_instance/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.632ns (25.406%)  route 1.856ns (74.594%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.715     6.652    clk_gen_instance/p_0_in
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
                         clock pessimism              0.254    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.314    13.815    clk_gen_instance/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.632ns (26.427%)  route 1.759ns (73.573%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.619     6.556    clk_gen_instance/p_0_in
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/C
                         clock pessimism              0.229    14.139    
                         clock uncertainty           -0.035    14.104    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.314    13.790    clk_gen_instance/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.790    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.632ns (26.427%)  route 1.759ns (73.573%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.285     4.164    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     4.505 r  clk_gen_instance/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     5.204    clk_gen_instance/counter_reg[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.097     5.301 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.174     5.475    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.097     5.572 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.268     5.840    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.097     5.937 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.619     6.556    clk_gen_instance/p_0_in
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.184    13.911    clk_gen_instance/CLK
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[6]/C
                         clock pessimism              0.229    14.139    
                         clock uncertainty           -0.035    14.104    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.314    13.790    clk_gen_instance/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.790    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  7.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen_instance/clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X1Y57          FDRE                                         r  clk_gen_instance/clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/clk_reg_reg/Q
                         net (fo=10, routed)          0.166     1.783    clk_gen_instance/clk
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  clk_gen_instance/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.828    clk_gen_instance/clk_reg_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  clk_gen_instance/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X1Y57          FDRE                                         r  clk_gen_instance/clk_reg_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.091     1.566    clk_gen_instance/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X2Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.173     1.813    clk_gen_instance/counter_reg[0]
    SLICE_X2Y58          LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  clk_gen_instance/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    clk_gen_instance/p_1_in[0]
    SLICE_X2Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X2Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.120     1.595    clk_gen_instance/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    clk_gen_instance/CLK
    SLICE_X0Y60          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen_instance/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.124     1.739    clk_gen_instance/counter_reg[11]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clk_gen_instance/counter_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.850    clk_gen_instance/p_1_in[11]
    SLICE_X0Y60          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.989    clk_gen_instance/CLK
    SLICE_X0Y60          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen_instance/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.124     1.740    clk_gen_instance/counter_reg[7]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  clk_gen_instance/counter_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.851    clk_gen_instance/p_1_in[7]
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    clk_gen_instance/CLK
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen_instance/counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.126     1.741    clk_gen_instance/counter_reg[15]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  clk_gen_instance/counter_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.852    clk_gen_instance/p_1_in[15]
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.989    clk_gen_instance/CLK
    SLICE_X0Y61          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen_instance/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.126     1.742    clk_gen_instance/counter_reg[3]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clk_gen_instance/counter_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.853    clk_gen_instance/p_1_in[3]
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.285ns (69.757%)  route 0.124ns (30.243%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    clk_gen_instance/CLK
    SLICE_X0Y60          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen_instance/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.124     1.739    clk_gen_instance/counter_reg[11]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  clk_gen_instance/counter_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen_instance/p_1_in[12]
    SLICE_X0Y60          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.989    clk_gen_instance/CLK
    SLICE_X0Y60          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen_instance/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.285ns (69.757%)  route 0.124ns (30.243%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.124     1.740    clk_gen_instance/counter_reg[7]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  clk_gen_instance/counter_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.884    clk_gen_instance/p_1_in[8]
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X0Y59          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.318%)  route 0.126ns (30.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.126     1.742    clk_gen_instance/counter_reg[3]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  clk_gen_instance/counter_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.886    clk_gen_instance/p_1_in[4]
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.256ns (59.916%)  route 0.171ns (40.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.171     1.787    clk_gen_instance/counter_reg[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  clk_gen_instance/counter_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.902    clk_gen_instance/p_1_in[1]
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.990    clk_gen_instance/CLK
    SLICE_X0Y58          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57    clk_gen_instance/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    clk_gen_instance/counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    clk_gen_instance/counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    clk_gen_instance/counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    clk_gen_instance/counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    clk_gen_instance/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    clk_gen_instance/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    clk_gen_instance/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    clk_gen_instance/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    clk_gen_instance/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    clk_gen_instance/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57    clk_gen_instance/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    clk_gen_instance/counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    clk_gen_instance/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    clk_gen_instance/counter_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_reg_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 3.481ns (62.659%)  route 2.075ns (37.341%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDSE                         0.000     0.000 r  uart_tx_reg_reg/C
    SLICE_X1Y59          FDSE (Prop_fdse_C_Q)         0.341     0.341 r  uart_tx_reg_reg/Q
                         net (fo=1, routed)           2.075     2.416    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140     5.556 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.556    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            bit_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 1.410ns (37.425%)  route 2.358ns (62.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 f  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.111     3.312 r  bit_count[3]_i_1/O
                         net (fo=5, routed)           0.456     3.768    bit_count[3]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            bit_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 1.410ns (37.425%)  route 2.358ns (62.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 f  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.111     3.312 r  bit_count[3]_i_1/O
                         net (fo=5, routed)           0.456     3.768    bit_count[3]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            bit_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 1.410ns (37.425%)  route 2.358ns (62.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 f  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.111     3.312 r  bit_count[3]_i_1/O
                         net (fo=5, routed)           0.456     3.768    bit_count[3]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            bit_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 1.410ns (37.425%)  route 2.358ns (62.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 f  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.111     3.312 r  bit_count[3]_i_1/O
                         net (fo=5, routed)           0.456     3.768    bit_count[3]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            uart_tx_reg_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.572ns  (logic 1.410ns (39.481%)  route 2.162ns (60.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 f  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.111     3.312 r  bit_count[3]_i_1/O
                         net (fo=5, routed)           0.260     3.572    bit_count[3]_i_1_n_0
    SLICE_X1Y59          FDSE                                         r  uart_tx_reg_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            letter_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 1.396ns (39.724%)  route 2.119ns (60.276%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.097     3.298 r  letter_count[3]_i_1/O
                         net (fo=4, routed)           0.217     3.515    letter_count
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            letter_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 1.396ns (39.724%)  route 2.119ns (60.276%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.097     3.298 r  letter_count[3]_i_1/O
                         net (fo=4, routed)           0.217     3.515    letter_count
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            letter_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 1.396ns (39.724%)  route 2.119ns (60.276%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.097     3.298 r  letter_count[3]_i_1/O
                         net (fo=4, routed)           0.217     3.515    letter_count
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            letter_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 1.396ns (39.724%)  route 2.119ns (60.276%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  button_IBUF_inst/O
                         net (fo=6, routed)           1.902     3.201    button_IBUF
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.097     3.298 r  letter_count[3]_i_1/O
                         net (fo=4, routed)           0.217     3.515    letter_count
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.247ns (68.839%)  route 0.112ns (31.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  bit_count_reg[3]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bit_count_reg[3]/Q
                         net (fo=4, routed)           0.112     0.260    bit_count[3]
    SLICE_X1Y59          LUT5 (Prop_lut5_I1_O)        0.099     0.359 r  uart_tx_reg_i_1/O
                         net (fo=1, routed)           0.000     0.359    uart_tx_reg_i_1_n_0
    SLICE_X1Y59          FDSE                                         r  uart_tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[0]/Q
                         net (fo=6, routed)           0.176     0.317    letter_count_reg_n_0_[0]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.042     0.359 r  letter_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    letter_count[1]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  letter_count_reg[0]/Q
                         net (fo=6, routed)           0.176     0.317    letter_count_reg_n_0_[0]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  letter_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    letter_count[0]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.184ns (50.797%)  route 0.178ns (49.203%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[0]/Q
                         net (fo=6, routed)           0.178     0.319    letter_count_reg_n_0_[0]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.043     0.362 r  letter_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.362    letter_count[3]_i_2_n_0
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.068%)  route 0.178ns (48.932%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[0]/Q
                         net (fo=6, routed)           0.178     0.319    letter_count_reg_n_0_[0]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  letter_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    letter_count[2]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.207ns (51.553%)  route 0.195ns (48.447%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_count_reg[0]/Q
                         net (fo=8, routed)           0.195     0.359    bit_count[0]
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.043     0.402 r  bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    bit_count[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.207ns (51.553%)  route 0.195ns (48.447%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_count_reg[0]/Q
                         net (fo=8, routed)           0.195     0.359    bit_count[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.043     0.402 r  bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.402    bit_count[3]_i_2_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.793%)  route 0.195ns (48.207%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  bit_count_reg[0]/Q
                         net (fo=8, routed)           0.195     0.359    bit_count[0]
    SLICE_X2Y59          LUT1 (Prop_lut1_I0_O)        0.045     0.404 r  bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    bit_count[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.793%)  route 0.195ns (48.207%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_count_reg[0]/Q
                         net (fo=8, routed)           0.195     0.359    bit_count[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    bit_count[1]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.701%)  route 0.259ns (55.299%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  bit_count_reg[1]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  bit_count_reg[1]/Q
                         net (fo=6, routed)           0.153     0.317    bit_count[1]
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.362 r  letter_count[3]_i_1/O
                         net (fo=4, routed)           0.106     0.468    letter_count
    SLICE_X1Y58          FDRE                                         r  letter_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------





