$date
	Wed Nov 05 10:37:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_load_tb $end
$var wire 4 ! count [3:0] $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 4 % load_value [3:0] $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 4 ' load_value [3:0] $end
$var wire 1 & reset $end
$var parameter 32 ( N $end
$var reg 4 ) count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b100 "
$end
#0
$dumpvars
b0 )
b0 '
1&
b0 %
0$
0#
b0 !
$end
#5000
1#
#10000
0#
b101 %
b101 '
1$
0&
#15000
b101 !
b101 )
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
b0 !
b0 )
0#
1&
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
0$
0&
#115000
b1 !
b1 )
1#
#120000
0#
#125000
b10 !
b10 )
1#
#130000
0#
#135000
b11 !
b11 )
1#
#140000
0#
#145000
b100 !
b100 )
1#
#150000
0#
#155000
b101 !
b101 )
1#
#160000
b0 !
b0 )
0#
1&
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
