<?xml version="1.0" encoding= "UTF-8" ?>
<configuration name="S32K396" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_12 http://mcuxpresso.nxp.com/XSD/mex_configuration_12.xsd" uuid="298c2c64-3ab5-4797-915e-7cf1a8b96da5" version="12" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_12" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <common>
      <processor>S32K396</processor>
      <package>S32K396_289bga</package>
      <mcu_data>PlatformSDK_S32K3</mcu_data>
      <cores selected="M7_0_0">
         <core name="Cortex-M7 (Core #0)" id="M7_0_0" description=""/>
         <core name="Cortex-M7 (Core #1)" id="M7_0_1" description=""/>
         <core name="Cortex-M7 (Core #2)" id="M7_0_2" description=""/>
      </cores>
      <description></description>
   </common>
   <preferences>
      <validate_boot_init_only>true</validate_boot_init_only>
      <generate_extended_information>false</generate_extended_information>
      <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
      <update_include_paths>true</update_include_paths>
      <generate_registers_defines>false</generate_registers_defines>
   </preferences>
   <tools>
      <pins name="Pins" version="12.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
         </generated_project_files>
         <pins_profile>
            <processor_version>0.0.0</processor_version>
         </pins_profile>
         <functions_list>
            <function name="BOARD_InitPins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>M7_0_0</coreID>
               </options>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="LPSPI2" signal="lpspi2_sck" pin_num="D2" pin_signal="PTE15">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="LPSPI2" signal="lpspi2_sin" pin_num="P10" pin_signal="PTB28">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="LPSPI2" signal="lpspi2_sout" pin_num="C6" pin_signal="PTF2">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="LPSPI2" signal="lpspi2_pcs0" pin_num="D6" pin_signal="PTF3">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="FXIO" signal="fxio_d12" pin_num="N15" pin_signal="PTC8">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="FXIO" signal="fxio_d3" pin_num="B5" pin_signal="PTE0">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="FXIO" signal="fxio_d6" pin_num="G6" pin_signal="PTE4">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="FXIO" signal="fxio_d14" pin_num="P16" pin_signal="PTB0">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
         </functions_list>
      </pins>
      <clocks name="Clocks" version="10.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
         </generated_project_files>
         <clocks_profile>
            <processor_version>0.0.0</processor_version>
         </clocks_profile>
         <clock_configurations>
            <clock_configuration name="BOARD_BootClockRUN" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RX, Clocks tool id: external_clocks.EMAC_MII_RX) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RX, Clocks tool id: external_clocks.EMAC_MII_RX) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RMII_TX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RMII_TX, Clocks tool id: external_clocks.EMAC_MII_RMII_TX) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RMII_TX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RMII_TX, Clocks tool id: external_clocks.EMAC_MII_RMII_TX) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".LFAST_REF_EXT" description="&apos;External pin&apos; (Pins tool id: .LFAST_REF_EXT, Clocks tool id: external_clocks.LFAST_REF_EXT) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".LFAST_REF_EXT" description="&apos;External pin&apos; (Pins tool id: .LFAST_REF_EXT, Clocks tool id: external_clocks.LFAST_REF_EXT) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".SWG_PAD" description="&apos;External pin&apos; (Pins tool id: .SWG_PAD, Clocks tool id: external_clocks.SWG_PAD) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".SWG_PAD" description="&apos;External pin&apos; (Pins tool id: .SWG_PAD, Clocks tool id: external_clocks.SWG_PAD) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources>
                  <clock_source id="FXOSC_CLK.FXOSC_CLK.outFreq" value="40 MHz" locked="false" enabled="true"/>
                  <clock_source id="external_clocks.emac_mii_rmii_tx.outFreq" value="50 MHz" locked="false" enabled="true"/>
                  <clock_source id="external_clocks.emac_mii_rx.outFreq" value="25 MHz" locked="false" enabled="true"/>
                  <clock_source id="external_clocks.lfast_ref_ext.outFreq" value="160 MHz" locked="false" enabled="true"/>
                  <clock_source id="external_clocks.swg_pad.outFreq" value="160 MHz" locked="false" enabled="true"/>
               </clock_sources>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC3_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC4_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC5_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC6_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADCBIST_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_RUN_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CM7_CORE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_DSP16L_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX3_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="DSPI_MSC_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD10_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD11_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD12_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD13_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD14_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD15_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD16_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD17_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD18_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD19_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD20_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD21_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD22_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD23_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD24_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD25_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD26_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD27_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD28_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD29_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD30_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD31_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD3_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD4_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD5_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD6_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD7_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD8_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD9_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM1_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM2_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_MII_RMII_TX.outFreq" value="50 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_MII_RX.outFreq" value="25 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_AB_REGISTERS_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_MIRROR_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_SDM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="FXOSCOUT.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="IGF0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="32 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LFAST_REF_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LFAST_REF_EXT.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART_MSC_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2A_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2B_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI0.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI1.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_2XSFIF_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC1_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC2_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC3_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDA_AP_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIPI0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG_PAD.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT2_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="CORE_MFD.scale" value="48" locked="true"/>
                  <setting id="CORE_PLLODIV_0_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLLODIV_1_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLL_PD" value="Power_up" locked="false"/>
                  <setting id="FXOSC_PM" value="Crystal_mode" locked="false"/>
                  <setting id="FxoscEndOfCount" value="49" locked="false"/>
                  <setting id="MC_CGM_MUX_0.sel" value="PHI0" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV0.scale" value="1" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5.scale" value="5" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV7.scale" value="1" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV7_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DE0" value="Enabled" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DIV0.scale" value="1" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX3_DIV0.scale" value="3" locked="false"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX4_DIV0.scale" value="3" locked="false"/>
                  <setting id="PHI0.scale" value="1" locked="true"/>
                  <setting id="PHI1.scale" value="1" locked="true"/>
                  <setting id="PLL_PREDIV.scale" value="2" locked="true"/>
                  <setting id="POSTDIV.scale" value="6" locked="true"/>
               </clock_settings>
               <called_from_default_init>true</called_from_default_init>
            </clock_configuration>
         </clock_configurations>
      </clocks>
      <ddr name="DDR" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <components/>
      </ddr>
      <dcd name="DCD" version="1.0" enabled="true" update_project_code="true" isSelfTest="false">
         <generated_project_files/>
         <dcdx_profile>
            <processor_version>N/A</processor_version>
         </dcdx_profile>
         <dcdx_configurations/>
      </dcd>
      <ivt name="IVT" version="1.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/ivt_config.c" update_enabled="true"/>
         </generated_project_files>
         <ivt_profile>
            <processor_version>N/A</processor_version>
         </ivt_profile>
         <ivt_records>
            <ivt_pointers>
               <ivt_pointer id="" index="0" name="CM7_0 core" size="4" start_address="0x400100" file_path="N/A" locked="false" reserved="false" sign_image="false"/>
               <ivt_pointer id="" index="1" name="CM7_1 core" size="4" start_address="0x400180" file_path="N/A" locked="false" reserved="true" sign_image="false"/>
               <ivt_pointer id="" index="2" name="CM7_2 core" size="4" start_address="0x400200" file_path="N/A" locked="false" reserved="true" sign_image="false"/>
            </ivt_pointers>
            <ivt_image start_address="0x400000" locked="false" sign_image="false"/>
            <automatic_align start_address="0x400000"/>
            <struct>
               <struct name="boot_config">
                  <setting>
                     <setting name="cm7_0" value="true"/>
                     <setting name="cm7_1" value="false"/>
                     <setting name="cm7_2" value="false"/>
                     <setting name="app_swt_init" value="false"/>
                     <setting name="secured_boot" value="false"/>
                  </setting>
                  <arrays/>
                  <child_structs/>
               </struct>
               <struct name="interface_selection">
                  <setting>
                     <setting name="device_type" value="QuadSPI Serial Flash"/>
                  </setting>
                  <arrays/>
                  <child_structs/>
               </struct>
               <struct name="life_cycle_config">
                  <setting>
                     <setting name="life_cycle" value="Keep existing configuration"/>
                     <setting name="life_cycle_address" value="0x400000"/>
                  </setting>
                  <arrays/>
                  <child_structs/>
               </struct>
            </struct>
            <ivt_flash image_path="" algorithm_name="" port=""/>
         </ivt_records>
      </ivt>
      <quadspi name="QuadSPI" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <quadspi_profile>
            <processor_version>N/A</processor_version>
         </quadspi_profile>
      </quadspi>
      <efuse name="eFUSE" version="1.0" enabled="false" update_project_code="true">
         <efuse_profile>
            <processor_version>N/A</processor_version>
         </efuse_profile>
      </efuse>
      <periphs name="Peripherals" version="11.0" enabled="true" update_project_code="true">
         <dependencies>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="osif not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="Unsupported version of the osif in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dem" description="Dem not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dem" description="Unsupported version of the Dem in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcl" description="mcl not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcl" description="Unsupported version of the mcl in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.spi" description="Spi not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.spi" description="Unsupported version of the Spi in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Platform not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Unsupported version of the Platform in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.port" description="port not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.port" description="Unsupported version of the port in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Rm" description="Rm not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Rm" description="Unsupported version of the Rm in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Mcu not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Unsupported version of the Mcu in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
         </dependencies>
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Axbs_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Axbs_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Axbs_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_Cfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/CDD_Rm_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Rm_Cfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Rm_Ipw_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Rm_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Dem_IntErrId.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_DeviceRegistersV3.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_Devices.h" update_enabled="true"/>
            <file path="generate/include/Dma_Mux_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Mux_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Mux_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Spi_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Spi_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Spi_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Igf_Port_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Igf_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Features.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Regs.h" update_enabled="true"/>
            <file path="generate/include/Lpspi_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Lpspi_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Ipw_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Mscm_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mscm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mscm_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/OsIf_ArchCfg.h" update_enabled="true"/>
            <file path="generate/include/OsIf_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Pflash_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Pflash_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Pflash_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Platform_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Platform_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Port_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Port_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Sema42_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Spi_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Spi_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Spi_Ipw_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Spi_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Tspc_Port_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Virt_Wrapper_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Virt_Wrapper_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Virt_Wrapper_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Xbic_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Xbic_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Xbic_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Xrdc_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Xrdc_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Xrdc_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/modules.h" update_enabled="true"/>
            <file path="generate/src/Axbs_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Mcl_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Mcl_Cfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Rm_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Rm_Cfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Rm_Ipw_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Mux_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Mcl_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Flexio_Mcl_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Flexio_Spi_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Igf_Port_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/IntCtrl_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Lcu_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Lcu_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Lpspi_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mpu_M7_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mscm_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/OsIf_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Pflash_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Pflash_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Ipw_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Port_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Port_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Siul2_Port_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Spi_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Spi_Ipw_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Trgmux_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Trgmux_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Tspc_Port_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Virt_Wrapper_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Xbic_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Xrdc_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Xrdc_Ip_Cfg.c" update_enabled="true"/>
         </generated_project_files>
         <peripherals_profile>
            <processor_version>0.0.0</processor_version>
         </peripherals_profile>
         <functional_groups>
            <functional_group name="BOARD_InitPeripherals" uuid="19219338-23ba-4005-a151-7ed38a5b6a3c" called_from_default_init="true" id_prefix="" core="M7_0_0">
               <description></description>
               <options/>
               <dependencies/>
               <instances>
                  <instance name="BaseNXP" uuid="f152ed32-02ba-42b2-9352-14669199c8b3" type="BaseNXP" type_id="Base" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="BaseNXP">
                        <setting name="Name" value="BaseNXP"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="OsIfGeneral">
                           <setting name="Name" value="OsIfGeneral"/>
                           <setting name="OsIfMulticoreSupport" value="false"/>
                           <setting name="OsIfEnableUserModeSupport" value="false"/>
                           <setting name="OsIfDevErrorDetect" value="true"/>
                           <setting name="OsIfUseSystemTimer" value="false"/>
                           <setting name="OsIfUseCustomTimer" value="false"/>
                           <setting name="OsIfInstanceId" value="0"/>
                           <struct name="OsIfOperatingSystemType">
                              <setting name="Name" value="OsIfOperatingSystemType"/>
                              <setting name="Choice" value="OsIfBaremetalType"/>
                              <struct name="OsIfBaremetalType">
                                 <setting name="Name" value="OsIfBaremetalType"/>
                              </struct>
                           </struct>
                           <array name="OsIfEcucPartitionRef"/>
                           <array name="OsIfCounterConfig"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="0"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Dem" uuid="52e0fe8a-4a7f-4149-8033-873263ad3587" type="Dem" type_id="Dem" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Dem">
                        <setting name="Name" value="Dem"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="DemConfigSet">
                           <setting name="Name" value="DemConfigSet"/>
                           <array name="DemEventParameter">
                              <struct name="0">
                                 <setting name="Name" value="DemEventParameter_0"/>
                                 <setting name="DemEventAvailable" value="false"/>
                                 <setting name="DemEventFailureCycleCounterThreshold" value="0"/>
                                 <setting name="DemEventId" value="1"/>
                                 <setting name="DemEventKind" value="DEM_EVENT_KIND_BSW"/>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="EcuC" uuid="b12b73f5-c656-44bd-8d30-2612a9e82080" type="EcuC" type_id="EcuC" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="EcuC">
                        <setting name="Name" value="EcuC"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <array name="EcucPduCollection"/>
                        <array name="EcucPartitionCollection"/>
                        <array name="EcucHardware"/>
                        <array name="EcucPostBuildVariants"/>
                     </config_set>
                  </instance>
                  <instance name="Mcl" uuid="ea3c394b-6bc4-464c-902d-b934c90b2274" type="Mcl" type_id="Mcl" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Mcl">
                        <setting name="Name" value="Mcl"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="MclGeneral">
                           <setting name="Name" value="MclGeneral"/>
                           <setting name="MclEnableDevErrorDetect" value="true"/>
                           <setting name="Mcl_VersionInfoApi" value="false"/>
                           <setting name="MclEnableUserModeSupport" value="false"/>
                           <setting name="MclEnableMulticoreSupport" value="false"/>
                           <setting name="MclEcucPartitionRef" value=""/>
                           <setting name="MclEnableVirtualAddressMappingSupport" value="false"/>
                           <struct name="MclDma">
                              <setting name="Name" value="MclDma"/>
                              <setting name="MclEnableDma" value="true"/>
                           </struct>
                           <struct name="MclCache">
                              <setting name="Name" value="MclCache"/>
                              <setting name="MclEnableCache" value="false"/>
                           </struct>
                           <struct name="MclTrgMux">
                              <setting name="Name" value="MclTrgMux"/>
                              <setting name="MclEnableTrgMux" value="false"/>
                           </struct>
                           <struct name="MclEmiosCommon">
                              <setting name="Name" value="MclEmiosCommon"/>
                              <setting name="MclEnableEmiosCommon" value="false"/>
                           </struct>
                           <struct name="MclFlexioCommon">
                              <setting name="Name" value="MclFlexioCommon"/>
                              <setting name="MclEnableFlexioCommon" value="true"/>
                           </struct>
                           <struct name="MclLcuConfig">
                              <setting name="Name" value="MclLcuConfig"/>
                              <setting name="MclEnableLcu" value="false"/>
                              <setting name="MclEnableLcuSyncFunc" value="false"/>
                              <setting name="MclEnableLcuAsyncFunc" value="false"/>
                           </struct>
                        </struct>
                        <struct name="MclConfig">
                           <setting name="Name" value="MclConfig"/>
                           <array name="MclVirtualMemorySection"/>
                           <array name="dmaLogicInstance_ConfigType">
                              <struct name="0">
                                 <setting name="Name" value="dmaLogicInstance_ConfigType_0"/>
                                 <setting name="dmaLogicInstance_IdName" value="DMA_LOGIC_INST_0"/>
                                 <setting name="dmaLogicInstance_hwId" value="DMA_IP_HW_INST_0"/>
                                 <setting name="dmaLogicInstance_enDebug" value="false"/>
                                 <setting name="dmaLogicInstance_enRoundRobin" value="false"/>
                                 <setting name="dmaLogicInstance_enHaltAfterError" value="false"/>
                                 <setting name="dmaLogicInstance_enChLinking" value="false"/>
                                 <setting name="dmaLogicInstance_enGlMasterIdReplication" value="false"/>
                                 <setting name="dmaLogicInstance_EcucPartitionRef" value=""/>
                              </struct>
                           </array>
                           <array name="dmaLogicChannel_Type">
                              <struct name="0">
                                 <setting name="Name" value="dmaLogicChannel_Tx"/>
                                 <setting name="dmaLogicChannel_LogicName" value="DMA_LOGIC_CH_0"/>
                                 <setting name="dmaLogicChannel_HwInstId" value="DMA_IP_HW_INST_0"/>
                                 <setting name="dmaLogicChannel_HwChId" value="DMA_IP_HW_CH_0"/>
                                 <setting name="dmaLogicChannel_InterruptCallback" value="Flexio_Spi_Ip_FLEXIO_SPI_0_IrqTxDmaHandler"/>
                                 <setting name="dmaLogicChannel_ErrorInterruptCallback" value="NULL_PTR"/>
                                 <setting name="dmaLogicChannel_EcucPartitionRef" value=""/>
                                 <setting name="dmaLogicChannel_EnableGlobalConfig" value="true"/>
                                 <setting name="dmaLogicChannel_EnableTransferConfig" value="false"/>
                                 <setting name="dmaLogicChannel_EnableScatterGather" value="false"/>
                                 <struct name="dmaLogicChannel_ConfigType">
                                    <setting name="Name" value="dmaLogicChannel_ConfigType"/>
                                    <struct name="dmaLogicChannel_GlobalConfigType">
                                       <setting name="Name" value="dmaLogicChannel_GlobalConfigType"/>
                                       <struct name="dmaLogicChannelConfig_GlobalControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalControlType"/>
                                          <setting name="dmaGlobalControl_enMasterIdReplication" value="false"/>
                                          <setting name="dmaGlobalControl_enBufferedWrites" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalRequestType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalRequestType"/>
                                          <setting name="dmaGlobalRequest_enDmaRequest" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalInterruptType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalInterruptType"/>
                                          <setting name="dmaGlobalInterrupt_enDmaErrorInterrupt" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalPriorityType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalPriorityType"/>
                                          <setting name="dmaGlobalPriority_GroupPriority" value="DMA_IP_GROUP_PRIO0"/>
                                          <setting name="dmaGlobalPriority_LevelPriority" value="DMA_IP_LEVEL_PRIO2"/>
                                          <setting name="dmaGlobalPriority_enPreemption" value="false"/>
                                          <setting name="dmaGlobalPriority_disPreempt" value="false"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_TransferConfigType">
                                       <setting name="Name" value="dmaLogicChannel_TransferConfigType"/>
                                       <struct name="dmaLogicChannelConfig_TransferControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferControlType"/>
                                          <setting name="dmaLogicChannelConfig_enDmaMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDmaHalfMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_disDmaAutoHwReq" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enEndOfPacketSignal" value="false"/>
                                          <setting name="dmaLogicChannelConfig_bandwidthControl" value="DMA_IP_BWC_ENGINE_NO_STALL"/>
                                          <setting name="dmaLogicChannelConfig_DestinationStoreAddressType" value="0U"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferSourceType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferSourceType"/>
                                          <setting name="dmaLogicChannelConfig_SourceSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_SourceLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_SourceModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferDestinationType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferDestinationType"/>
                                          <setting name="dmaLogicChannelConfig_DestinationSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_DestinationLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_DestinationModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMinorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMinorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enSourceOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDestinationOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_OffsetValueType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_enMinorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Tx"/>
                                          <setting name="dmaLogicChannelConfig_MinorLoopSizeType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMajorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMajorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enMajorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Tx"/>
                                          <setting name="dmaLogicChannelConfig_MajorLoopCountType" value="1"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_ScatterGatherConfigType">
                                       <setting name="Name" value="dmaLogicChannel_ScatterGatherConfigType"/>
                                       <array name="dmaLogicChannelConfig_ScatterGatherArrayType"/>
                                    </struct>
                                 </struct>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="dmaLogicChannel_Rx"/>
                                 <setting name="dmaLogicChannel_LogicName" value="DMA_LOGIC_CH_1"/>
                                 <setting name="dmaLogicChannel_HwInstId" value="DMA_IP_HW_INST_0"/>
                                 <setting name="dmaLogicChannel_HwChId" value="DMA_IP_HW_CH_1"/>
                                 <setting name="dmaLogicChannel_InterruptCallback" value="Flexio_Spi_Ip_FLEXIO_SPI_0_IrqRxDmaHandler"/>
                                 <setting name="dmaLogicChannel_ErrorInterruptCallback" value="NULL_PTR"/>
                                 <setting name="dmaLogicChannel_EcucPartitionRef" value=""/>
                                 <setting name="dmaLogicChannel_EnableGlobalConfig" value="true"/>
                                 <setting name="dmaLogicChannel_EnableTransferConfig" value="false"/>
                                 <setting name="dmaLogicChannel_EnableScatterGather" value="false"/>
                                 <struct name="dmaLogicChannel_ConfigType">
                                    <setting name="Name" value="dmaLogicChannel_ConfigType"/>
                                    <struct name="dmaLogicChannel_GlobalConfigType">
                                       <setting name="Name" value="dmaLogicChannel_GlobalConfigType"/>
                                       <struct name="dmaLogicChannelConfig_GlobalControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalControlType"/>
                                          <setting name="dmaGlobalControl_enMasterIdReplication" value="false"/>
                                          <setting name="dmaGlobalControl_enBufferedWrites" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalRequestType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalRequestType"/>
                                          <setting name="dmaGlobalRequest_enDmaRequest" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalInterruptType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalInterruptType"/>
                                          <setting name="dmaGlobalInterrupt_enDmaErrorInterrupt" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalPriorityType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalPriorityType"/>
                                          <setting name="dmaGlobalPriority_GroupPriority" value="DMA_IP_GROUP_PRIO0"/>
                                          <setting name="dmaGlobalPriority_LevelPriority" value="DMA_IP_LEVEL_PRIO1"/>
                                          <setting name="dmaGlobalPriority_enPreemption" value="false"/>
                                          <setting name="dmaGlobalPriority_disPreempt" value="false"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_TransferConfigType">
                                       <setting name="Name" value="dmaLogicChannel_TransferConfigType"/>
                                       <struct name="dmaLogicChannelConfig_TransferControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferControlType"/>
                                          <setting name="dmaLogicChannelConfig_enDmaMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDmaHalfMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_disDmaAutoHwReq" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enEndOfPacketSignal" value="false"/>
                                          <setting name="dmaLogicChannelConfig_bandwidthControl" value="DMA_IP_BWC_ENGINE_NO_STALL"/>
                                          <setting name="dmaLogicChannelConfig_DestinationStoreAddressType" value="0U"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferSourceType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferSourceType"/>
                                          <setting name="dmaLogicChannelConfig_SourceSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_SourceLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_SourceModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferDestinationType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferDestinationType"/>
                                          <setting name="dmaLogicChannelConfig_DestinationSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_DestinationLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_DestinationModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMinorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMinorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enSourceOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDestinationOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_OffsetValueType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_enMinorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Tx"/>
                                          <setting name="dmaLogicChannelConfig_MinorLoopSizeType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMajorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMajorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enMajorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Tx"/>
                                          <setting name="dmaLogicChannelConfig_MajorLoopCountType" value="1"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_ScatterGatherConfigType">
                                       <setting name="Name" value="dmaLogicChannel_ScatterGatherConfigType"/>
                                       <array name="dmaLogicChannelConfig_ScatterGatherArrayType"/>
                                    </struct>
                                 </struct>
                              </struct>
                           </array>
                           <array name="trgmuxInstaceList">
                              <struct name="0">
                                 <setting name="Name" value="trgmuxInstaceList_0"/>
                                 <setting name="trgmuxHardwareInstance" value="TRGMUX_IP_HW_INST_0"/>
                              </struct>
                           </array>
                           <array name="trgmuxLogicGroup"/>
                           <array name="EmiosCommon"/>
                           <array name="FlexioCommon">
                              <struct name="0">
                                 <setting name="Name" value="FlexioCommon_0"/>
                                 <setting name="FlexioMclInstances" value="FLEXIO_0"/>
                                 <setting name="FlexioDebugEnable" value="true"/>
                                 <array name="FlexioMclLogicChannels">
                                    <struct name="0">
                                       <setting name="Name" value="FlexioMclLogicChannels_TxandClk"/>
                                       <setting name="FlexioMclChannelId" value="CHANNEL_0"/>
                                       <setting name="FlexioMclPinId" value="PIN_6"/>
                                       <setting name="FlexioMclAddPinEnable" value="true"/>
                                       <setting name="FlexioMclAddPinId" value="PIN_12"/>
                                       <setting name="FlexioMclAddChannelEnable" value="false"/>
                                       <setting name="FlexioMclAddChannelId" value="CHANNEL_0"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="FlexioMclLogicChannels_RxandCs"/>
                                       <setting name="FlexioMclChannelId" value="CHANNEL_1"/>
                                       <setting name="FlexioMclPinId" value="PIN_3"/>
                                       <setting name="FlexioMclAddPinEnable" value="true"/>
                                       <setting name="FlexioMclAddPinId" value="PIN_14"/>
                                       <setting name="FlexioMclAddChannelEnable" value="false"/>
                                       <setting name="FlexioMclAddChannelId" value="CHANNEL_1"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="lcuConfiguration"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Spi" uuid="0161bfa5-786c-4b01-a4a2-a4b4a1563412" type="Spi" type_id="Spi" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Spi">
                        <setting name="Name" value="Spi"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <array name="SpiDemEventParameterRefs"/>
                        <struct name="SpiDriver">
                           <setting name="Name" value="SpiDriver"/>
                           <array name="SpiMaxChannel"/>
                           <array name="SpiMaxJob"/>
                           <array name="SpiMaxSequence"/>
                           <array name="SpiChannel">
                              <struct name="0">
                                 <setting name="Name" value="SpiChannel_Master"/>
                                 <setting name="SpiChannelId" value="0"/>
                                 <setting name="SpiChannelType" value="EB"/>
                                 <setting name="SpiDataWidth" value="16"/>
                                 <array name="SpiDefaultData"/>
                                 <setting name="SpiEbMaxLength" value="100"/>
                                 <setting name="SpiIbNBuffers" value="1"/>
                                 <setting name="SpiTransferStart" value="LSB"/>
                                 <array name="SpiChannelHalfDuplexDirection"/>
                                 <array name="SpiChannelEcucPartitionRef"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="SpiChannel_Slave"/>
                                 <setting name="SpiChannelId" value="1"/>
                                 <setting name="SpiChannelType" value="IB"/>
                                 <setting name="SpiDataWidth" value="16"/>
                                 <array name="SpiDefaultData"/>
                                 <setting name="SpiEbMaxLength" value="1"/>
                                 <setting name="SpiIbNBuffers" value="20"/>
                                 <setting name="SpiTransferStart" value="LSB"/>
                                 <array name="SpiChannelHalfDuplexDirection"/>
                                 <array name="SpiChannelEcucPartitionRef"/>
                              </struct>
                           </array>
                           <array name="SpiExternalDevice">
                              <struct name="0">
                                 <setting name="Name" value="SpiExternalDevice_0"/>
                                 <setting name="SpiBaudrate" value="100000.0"/>
                                 <setting name="SpiCsIdentifier" value="PCS0"/>
                                 <setting name="SpiCsPolarity" value="LOW"/>
                                 <array name="SpiCsSelection">
                                    <setting name="0" value="CS_VIA_PERIPHERAL_ENGINE"/>
                                 </array>
                                 <setting name="SpiDataShiftEdge" value="LEADING"/>
                                 <setting name="SpiEnableCs" value="true"/>
                                 <setting name="SpiHwUnit" value="CSIB0"/>
                                 <setting name="SpiShiftClockIdleLevel" value="LOW"/>
                                 <setting name="SpiTimeClk2Cs" value="1.0E-6"/>
                                 <setting name="SpiTimeCs2Clk" value="1.0E-6"/>
                                 <setting name="SpiTimeCs2Cs" value="6.4E-6"/>
                                 <setting name="SpiDeviceHalfDuplexSupport" value="false"/>
                                 <setting name="SpiTransferWidth" value="TRANSFER_1_BIT"/>
                                 <setting name="SpiHalfDuplexPinSelect" value="HALF_DUPLEX_SIN"/>
                                 <setting name="SpiCsBehavior" value="CS_KEEP_ASSERTED"/>
                                 <array name="SpiDeviceEcucPartitionRef"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="SpiExternalDevice_1"/>
                                 <setting name="SpiBaudrate" value="100000.0"/>
                                 <setting name="SpiCsIdentifier" value="PCS0"/>
                                 <setting name="SpiCsPolarity" value="LOW"/>
                                 <array name="SpiCsSelection">
                                    <setting name="0" value="CS_VIA_PERIPHERAL_ENGINE"/>
                                 </array>
                                 <setting name="SpiDataShiftEdge" value="LEADING"/>
                                 <setting name="SpiEnableCs" value="true"/>
                                 <setting name="SpiHwUnit" value="CSIB1"/>
                                 <setting name="SpiShiftClockIdleLevel" value="LOW"/>
                                 <setting name="SpiTimeClk2Cs" value="1.0e-6"/>
                                 <setting name="SpiTimeCs2Clk" value="1.0e-6"/>
                                 <setting name="SpiTimeCs2Cs" value="6.4E-6"/>
                                 <setting name="SpiDeviceHalfDuplexSupport" value="false"/>
                                 <setting name="SpiTransferWidth" value="TRANSFER_1_BIT"/>
                                 <setting name="SpiHalfDuplexPinSelect" value="HALF_DUPLEX_SIN"/>
                                 <setting name="SpiCsBehavior" value="CS_KEEP_ASSERTED"/>
                                 <array name="SpiDeviceEcucPartitionRef"/>
                              </struct>
                           </array>
                           <array name="SpiJob">
                              <struct name="0">
                                 <setting name="Name" value="SpiJob_0"/>
                                 <array name="SpiJobEndNotification"/>
                                 <array name="SpiJobStartNotification"/>
                                 <setting name="SpiJobId" value="0"/>
                                 <setting name="SpiJobPriority" value="0"/>
                                 <setting name="SpiDeviceAssignment" value="/Spi/Spi/SpiDriver/SpiExternalDevice_1"/>
                                 <array name="SpiChannelList">
                                    <struct name="0">
                                       <setting name="Name" value="SpiChannelList_0"/>
                                       <setting name="SpiChannelIndex" value="0"/>
                                       <setting name="SpiChannelAssignment" value="/Spi/Spi/SpiDriver/SpiChannel_Master"/>
                                    </struct>
                                 </array>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="SpiJob_1"/>
                                 <array name="SpiJobEndNotification"/>
                                 <array name="SpiJobStartNotification"/>
                                 <setting name="SpiJobId" value="1"/>
                                 <setting name="SpiJobPriority" value="0"/>
                                 <setting name="SpiDeviceAssignment" value="/Spi/Spi/SpiDriver/SpiExternalDevice_0"/>
                                 <array name="SpiChannelList">
                                    <struct name="0">
                                       <setting name="Name" value="SpiChannelList_0"/>
                                       <setting name="SpiChannelIndex" value="0"/>
                                       <setting name="SpiChannelAssignment" value="/Spi/Spi/SpiDriver/SpiChannel_Slave"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="SpiSequence">
                              <struct name="0">
                                 <setting name="Name" value="SpiSequence_Master"/>
                                 <setting name="SpiInterruptibleSequence" value="false"/>
                                 <array name="SpiSeqEndNotification"/>
                                 <setting name="SpiSequenceId" value="0"/>
                                 <setting name="SpiEnableDmaFastTransfer" value="false"/>
                                 <setting name="SpiDmaContMemTransferSequenceEnable" value="false"/>
                                 <array name="SpiJobAssignment">
                                    <setting name="0" value="/Spi/Spi/SpiDriver/SpiJob_0"/>
                                 </array>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="SpiSequence_Slave"/>
                                 <setting name="SpiInterruptibleSequence" value="false"/>
                                 <array name="SpiSeqEndNotification"/>
                                 <setting name="SpiSequenceId" value="1"/>
                                 <setting name="SpiEnableDmaFastTransfer" value="false"/>
                                 <setting name="SpiDmaContMemTransferSequenceEnable" value="false"/>
                                 <array name="SpiJobAssignment">
                                    <setting name="0" value="/Spi/Spi/SpiDriver/SpiJob_1"/>
                                 </array>
                              </struct>
                           </array>
                        </struct>
                        <struct name="SpiGeneral">
                           <setting name="Name" value="SpiGeneral"/>
                           <setting name="SpiMulticoreSupport" value="false"/>
                           <setting name="SpiCancelApi" value="true"/>
                           <setting name="SpiChannelBuffersAllowed" value="2"/>
                           <setting name="SpiDevErrorDetect" value="true"/>
                           <setting name="SpiHwStatusApi" value="true"/>
                           <setting name="SpiInterruptibleSeqAllowed" value="false"/>
                           <setting name="SpiLevelDelivered" value="2"/>
                           <array name="SpiMainFunctionPeriod"/>
                           <setting name="SpiSupportConcurrentSyncTransmit" value="false"/>
                           <setting name="SpiVersionInfoApi" value="true"/>
                           <setting name="SpiGlobalDmaEnable" value="true"/>
                           <setting name="SpiTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="SpiTransmitTimeout" value="100000"/>
                           <array name="SpiEcucPartitionRef"/>
                           <array name="SpiKernelEcucPartitionRef"/>
                           <array name="SpiPhyUnit">
                              <struct name="0">
                                 <setting name="Name" value="SpiPhyUnit_0"/>
                                 <setting name="SpiPhyUnitMapping" value="FLEXIO_SPI_0"/>
                                 <setting name="SpiPinConfiguration" value="0"/>
                                 <setting name="SpiSamplePoint" value="0"/>
                                 <setting name="SpiPhyUnitClockRef" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/AIPS_PLAT_CLK"/>
                                 <array name="SpiPhyUnitAlternateClockRef"/>
                                 <setting name="SpiPhyUnitMode" value="SPI_SLAVE"/>
                                 <setting name="SpiPhyUnitSync" value="false"/>
                                 <setting name="SpiPhyUnitAsyncUseDma" value="true"/>
                                 <array name="SpiPhyTxDmaChannel">
                                    <setting name="0" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Tx"/>
                                 </array>
                                 <array name="SpiPhyRxDmaChannel">
                                    <setting name="0" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Rx"/>
                                 </array>
                                 <array name="SpiMaxDmaFastTransfer"/>
                                 <array name="SpiFlexioTxAndClkChannelsConfig">
                                    <setting name="0" value="/Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_TxandClk"/>
                                 </array>
                                 <array name="SpiFlexioRxAndCsChannelsConfig">
                                    <setting name="0" value="/Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_RxandCs"/>
                                 </array>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="SpiPhyUnit_1"/>
                                 <setting name="SpiPhyUnitMapping" value="LPSPI_2"/>
                                 <setting name="SpiPinConfiguration" value="0"/>
                                 <setting name="SpiSamplePoint" value="0"/>
                                 <setting name="SpiPhyUnitClockRef" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/AIPS_SLOW_CLK"/>
                                 <array name="SpiPhyUnitAlternateClockRef"/>
                                 <setting name="SpiPhyUnitMode" value="SPI_MASTER"/>
                                 <setting name="SpiPhyUnitSync" value="true"/>
                                 <setting name="SpiPhyUnitAsyncUseDma" value="false"/>
                                 <array name="SpiPhyTxDmaChannel"/>
                                 <array name="SpiPhyRxDmaChannel"/>
                                 <array name="SpiMaxDmaFastTransfer"/>
                                 <array name="SpiFlexioTxAndClkChannelsConfig"/>
                                 <array name="SpiFlexioRxAndCsChannelsConfig"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="SpiPublishedInformation">
                           <setting name="Name" value="SpiPublishedInformation"/>
                           <setting name="SpiMaxHwUnit" value="0"/>
                        </struct>
                        <struct name="SpiAutosarExt">
                           <setting name="Name" value="SpiAutosarExt"/>
                           <setting name="SpiEnableUserModeSupport" value="false"/>
                           <setting name="SpiEnableDmaFastTransferSupport" value="false"/>
                           <setting name="SpiEnableDmaContMemTransferSupport" value="false"/>
                           <setting name="SpiHalfDuplexModeSupport" value="false"/>
                           <setting name="SpiAllowBigSizeCollections" value="false"/>
                           <setting name="SpiEnableHWUnitAsyncMode" value="true"/>
                           <setting name="SpiJobStartNotificationEnable" value="false"/>
                           <setting name="SpiDisableDemReportErrorStatus" value="false"/>
                           <setting name="SpiFlexioEnable" value="true"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="83"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Platform" uuid="f0ef5aca-9644-485d-aa2d-606b6a6202c6" type="Platform" type_id="Platform" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Platform">
                        <setting name="Name" value="Platform"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="GeneralConfiguration">
                           <setting name="Name" value="GeneralConfiguration"/>
                           <setting name="PlatformDevErrorDetect" value="true"/>
                           <setting name="PlatformIntmConfigurable" value="false"/>
                           <setting name="PlatformMcmConfigurable" value="false"/>
                           <setting name="PlatformMpuM7Configurable" value="false"/>
                           <setting name="PlatformIpAPIsAvailable" value="false"/>
                           <setting name="PlatformEnableUserModeSupport" value="false"/>
                           <setting name="PlatformMulticoreSupport" value="false"/>
                           <array name="PlatformEcucPartitionRef"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="255"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                        <array name="McmConfig"/>
                        <struct name="MPU_M7_Configuration">
                           <setting name="Name" value="MPU_M7_Configuration"/>
                           <array name="MPU_M7_ModuleConfig"/>
                        </struct>
                        <struct name="IntmConfig">
                           <setting name="Name" value="IntmConfig"/>
                           <array name="IntmGenericSettings"/>
                           <array name="IntmChannel"/>
                        </struct>
                        <array name="IntCtrlConfig">
                           <struct name="0">
                              <setting name="Name" value="IntCtrlConfig_0"/>
                              <array name="PlatformIsrConfig">
                                 <struct name="0">
                                    <setting name="Name" value="PlatformIsrConfig_0"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH0_CH1_IRQn"/>
                                    <setting name="IsrEnabled" value="true"/>
                                    <setting name="IsrPriority" value="7"/>
                                    <setting name="IsrHandler" value="Dma0_Ch0_Ch1_IrqHandler"/>
                                 </struct>
                              </array>
                              <array name="PlatformNvicEcucPartitionRef"/>
                           </struct>
                        </array>
                     </config_set>
                  </instance>
                  <instance name="Port" uuid="223910cf-fdb9-4a8a-b889-3ab7b1a3b03c" type="Port" type_id="Port" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Port">
                        <setting name="Name" value="Port"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="PortGeneral">
                           <setting name="Name" value="PortGeneral"/>
                           <setting name="PortDevErrorDetect" value="true"/>
                           <setting name="SIUL2PortIPDevErrorDetect" value="false"/>
                           <setting name="PortSetPinDirectionApi" value="true"/>
                           <setting name="PortSetPinModeApi" value="true"/>
                           <setting name="PortVersionInfoApi" value="true"/>
                           <setting name="PortSetPinModeDoesNotTouchGpioLevel" value="false"/>
                           <setting name="PortSetAsUnusedPinApi" value="false"/>
                           <setting name="PortResetPinModeApi" value="false"/>
                           <setting name="PortEnableUserModeSupport" value="false"/>
                           <setting name="PortMulticoreSupport" value="false"/>
                           <setting name="PortTspcSupport" value="false"/>
                           <setting name="SignalInversionConfigEnable" value="true"/>
                           <setting name="VirtWrapperSupport" value="false"/>
                           <setting name="PortCodeSizeOptimization" value="false"/>
                           <array name="PortEcucPartitionRef"/>
                        </struct>
                        <struct name="PortConfigSet">
                           <setting name="Name" value="PortConfigSet"/>
                           <struct name="NotUsedPortPin">
                              <setting name="Name" value="NotUsedPortPin"/>
                              <setting name="PortPinPue" value="false"/>
                              <setting name="PortPinPus" value="false"/>
                              <setting name="PortPinDirection" value="PORT_PIN_IN"/>
                              <setting name="PortPinLevelValue" value="PORT_PIN_LEVEL_LOW"/>
                           </struct>
                           <array name="PortContainer">
                              <struct name="0">
                                 <setting name="Name" value="PortContainer_0"/>
                                 <array name="PortPin">
                                    <struct name="0">
                                       <setting name="Name" value="FLEXIO_D12_SCK_PTC8"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="5"/>
                                       <setting name="PortPinPcr" value="72"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="FLEXIO_D14_PCS0_PTB0"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="8"/>
                                       <setting name="PortPinPcr" value="32"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="FLEXIO_D3_SIN_PTE0"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="6"/>
                                       <setting name="PortPinPcr" value="128"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="FLEXIO_D6_SOUT_PTE4"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="7"/>
                                       <setting name="PortPinPcr" value="132"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="LPSPI2_PCS0_PTF3"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="4"/>
                                       <setting name="PortPinPcr" value="163"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="LPSPI2_SCK_PTE15"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="1"/>
                                       <setting name="PortPinPcr" value="143"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="LPSPI2_SIN_PTB28"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="2"/>
                                       <setting name="PortPinPcr" value="60"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="LPSPI2_SOUT_PTF2"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="3"/>
                                       <setting name="PortPinPcr" value="162"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings">
                                          <setting name="Name" value=""/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="UnTouchedPortPin">
                              <struct name="0">
                                 <setting name="Name" value="UnTouchedPortPin_0"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="4"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="UnTouchedPortPin_1"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="10"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="UnTouchedPortPin_2"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="68"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="UnTouchedPortPin_3"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="69"/>
                              </struct>
                           </array>
                           <array name="UntouchedIMCR">
                              <struct name="0">
                                 <setting name="Name" value="UntouchedIMCR_0"/>
                                 <setting name="IMCRSiul2Instance" value="SIUL2_0"/>
                                 <setting name="UntouchedPortPinImcr" value="325"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="UntouchedIMCR_1"/>
                                 <setting name="IMCRSiul2Instance" value="SIUL2_0"/>
                                 <setting name="UntouchedPortPinImcr" value="57"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="UntouchedIMCR_2"/>
                                 <setting name="IMCRSiul2Instance" value="SIUL2_0"/>
                                 <setting name="UntouchedPortPinImcr" value="18"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="124"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <setting name="VendorApiInfix" value=""/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Rm" uuid="456aef11-1d4d-4e52-a316-9367421f792a" type="Rm" type_id="Rm" mode="AUTOSAR" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Rm">
                        <setting name="Name" value="Rm"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="RmGeneral">
                           <setting name="Name" value="RmGeneral"/>
                           <setting name="Rm_VersionInfoApi" value="true"/>
                           <setting name="RmDevErrorDetect" value="true"/>
                           <setting name="RmEnableUserModeSupport" value="false"/>
                           <setting name="RmEnableXRDCSupport" value="false"/>
                           <setting name="RmEnableSema42Support" value="false"/>
                           <setting name="RmPflashConfigurable" value="false"/>
                           <setting name="RmCrossbarConfigurable" value="false"/>
                           <setting name="RmXbicConfigurable" value="false"/>
                           <setting name="RmVirtWrapperConfigurable" value="false"/>
                           <setting name="RmEnableDmaMuxSupport" value="true"/>
                           <setting name="RmEnableMscmSupport" value="false"/>
                        </struct>
                        <struct name="RmConfigSet">
                           <setting name="Name" value="RmConfigSet"/>
                           <struct name="Xrdc_Configuration">
                              <setting name="Name" value="Xrdc_Configuration"/>
                              <setting name="XrdcDevErrorDetect" value="true"/>
                              <setting name="XrdcRegistersLock" value="false"/>
                              <setting name="XrdcCRLockBit" value="false"/>
                              <setting name="XrdcPIDRegisterLock" value="XRDC_PID_UNLOCKED"/>
                           </struct>
                           <array name="Rm_XRDC_Domain_Assignment"/>
                           <array name="Rm_XRDC_Memory_Config">
                              <struct name="0">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_0"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_1"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_2"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_3"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_4"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_5"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_6"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_7"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_8"/>
                                 <setting name="XrdcMrcInstance" value="Xrdc_0_PFLASH_0"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema42LogicChannel" value=""/>
                                 <setting name="XrdcMRGDLockBit" value="false"/>
                              </struct>
                           </array>
                           <array name="Rm_XRDC_Peripheral_Config"/>
                           <struct name="Sema42_ModuleConfig">
                              <setting name="Name" value="Sema42_ModuleConfig"/>
                              <setting name="Sema42DevErrorDetect" value="true"/>
                              <array name="Sema42LogicChannelConfiguration"/>
                           </struct>
                           <struct name="Pflash_Configuration">
                              <setting name="Name" value="Pflash_Configuration"/>
                              <setting name="PflashDevErrorDetect" value="true"/>
                              <array name="PflashMasterProtection"/>
                           </struct>
                           <struct name="Crossbar_Configuration">
                              <setting name="Name" value="Crossbar_Configuration"/>
                              <setting name="CrossbarDevErrorDetect" value="true"/>
                              <array name="RmCrossbarInstance"/>
                           </struct>
                           <struct name="Xbic_Configuration">
                              <setting name="Name" value="Xbic_Configuration"/>
                              <setting name="XbicDevErrorDetect" value="true"/>
                              <array name="XbicCheckingControl"/>
                           </struct>
                           <struct name="Virt_Wrapper_Configuration">
                              <setting name="Name" value="Virt_Wrapper_Configuration"/>
                              <setting name="VirtWrapperDevErrorDetect" value="true"/>
                              <array name="Mscr_Config_List">
                                 <struct name="0">
                                    <setting name="Name" value="Mscr_Config_List_0"/>
                                    <setting name="MscrName" value="PTA0"/>
                                    <setting name="MscrNumber" value="0"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_0"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="Mscr_Config_List_1"/>
                                    <setting name="MscrName" value="PTA1"/>
                                    <setting name="MscrNumber" value="1"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_1"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="Mscr_Config_List_2"/>
                                    <setting name="MscrName" value="PTA2"/>
                                    <setting name="MscrNumber" value="2"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_2"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="Mscr_Config_List_3"/>
                                    <setting name="MscrName" value="PTA3"/>
                                    <setting name="MscrNumber" value="3"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_3"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="Mscr_Config_List_4"/>
                                    <setting name="MscrName" value="PTA4"/>
                                    <setting name="MscrNumber" value="4"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_4"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="Mscr_Config_List_5"/>
                                    <setting name="MscrName" value="PTA5"/>
                                    <setting name="MscrNumber" value="5"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_5"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="Mscr_Config_List_6"/>
                                    <setting name="MscrName" value="PTA6"/>
                                    <setting name="MscrNumber" value="6"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_6"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="7">
                                    <setting name="Name" value="Mscr_Config_List_7"/>
                                    <setting name="MscrName" value="PTA7"/>
                                    <setting name="MscrNumber" value="7"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_7"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="8">
                                    <setting name="Name" value="Mscr_Config_List_8"/>
                                    <setting name="MscrName" value="PTA8"/>
                                    <setting name="MscrNumber" value="8"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_8"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="9">
                                    <setting name="Name" value="Mscr_Config_List_9"/>
                                    <setting name="MscrName" value="PTA9"/>
                                    <setting name="MscrNumber" value="9"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_9"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="10">
                                    <setting name="Name" value="Mscr_Config_List_10"/>
                                    <setting name="MscrName" value="PTA10"/>
                                    <setting name="MscrNumber" value="10"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_10"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="11">
                                    <setting name="Name" value="Mscr_Config_List_11"/>
                                    <setting name="MscrName" value="PTA14"/>
                                    <setting name="MscrNumber" value="14"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_14"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="12">
                                    <setting name="Name" value="Mscr_Config_List_12"/>
                                    <setting name="MscrName" value="PTA15"/>
                                    <setting name="MscrNumber" value="15"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_15"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="13">
                                    <setting name="Name" value="Mscr_Config_List_13"/>
                                    <setting name="MscrName" value="PTA16"/>
                                    <setting name="MscrNumber" value="16"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_16"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="14">
                                    <setting name="Name" value="Mscr_Config_List_14"/>
                                    <setting name="MscrName" value="PTA17"/>
                                    <setting name="MscrNumber" value="17"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_17"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="15">
                                    <setting name="Name" value="Mscr_Config_List_15"/>
                                    <setting name="MscrName" value="PTA18"/>
                                    <setting name="MscrNumber" value="18"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_18"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="16">
                                    <setting name="Name" value="Mscr_Config_List_16"/>
                                    <setting name="MscrName" value="PTA19"/>
                                    <setting name="MscrNumber" value="19"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_19"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="17">
                                    <setting name="Name" value="Mscr_Config_List_17"/>
                                    <setting name="MscrName" value="PTA20"/>
                                    <setting name="MscrNumber" value="20"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_20"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="18">
                                    <setting name="Name" value="Mscr_Config_List_18"/>
                                    <setting name="MscrName" value="PTA21"/>
                                    <setting name="MscrNumber" value="21"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_21"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="19">
                                    <setting name="Name" value="Mscr_Config_List_19"/>
                                    <setting name="MscrName" value="PTA22"/>
                                    <setting name="MscrNumber" value="22"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_22"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="20">
                                    <setting name="Name" value="Mscr_Config_List_20"/>
                                    <setting name="MscrName" value="PTA23"/>
                                    <setting name="MscrNumber" value="23"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_23"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="21">
                                    <setting name="Name" value="Mscr_Config_List_21"/>
                                    <setting name="MscrName" value="PTA24"/>
                                    <setting name="MscrNumber" value="24"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_24"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="22">
                                    <setting name="Name" value="Mscr_Config_List_22"/>
                                    <setting name="MscrName" value="PTA25"/>
                                    <setting name="MscrNumber" value="25"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_25"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="23">
                                    <setting name="Name" value="Mscr_Config_List_23"/>
                                    <setting name="MscrName" value="PTA26"/>
                                    <setting name="MscrNumber" value="26"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_26"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="24">
                                    <setting name="Name" value="Mscr_Config_List_24"/>
                                    <setting name="MscrName" value="PTA28"/>
                                    <setting name="MscrNumber" value="28"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_28"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="25">
                                    <setting name="Name" value="Mscr_Config_List_25"/>
                                    <setting name="MscrName" value="PTA29"/>
                                    <setting name="MscrNumber" value="29"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_29"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="26">
                                    <setting name="Name" value="Mscr_Config_List_26"/>
                                    <setting name="MscrName" value="PTA30"/>
                                    <setting name="MscrNumber" value="30"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_30"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="27">
                                    <setting name="Name" value="Mscr_Config_List_27"/>
                                    <setting name="MscrName" value="PTA31"/>
                                    <setting name="MscrNumber" value="31"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_31"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="28">
                                    <setting name="Name" value="Mscr_Config_List_28"/>
                                    <setting name="MscrName" value="PTB0"/>
                                    <setting name="MscrNumber" value="32"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_32"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="29">
                                    <setting name="Name" value="Mscr_Config_List_29"/>
                                    <setting name="MscrName" value="PTB1"/>
                                    <setting name="MscrNumber" value="33"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_33"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="30">
                                    <setting name="Name" value="Mscr_Config_List_30"/>
                                    <setting name="MscrName" value="PTB2"/>
                                    <setting name="MscrNumber" value="34"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_34"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="31">
                                    <setting name="Name" value="Mscr_Config_List_31"/>
                                    <setting name="MscrName" value="PTB3"/>
                                    <setting name="MscrNumber" value="35"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_35"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="32">
                                    <setting name="Name" value="Mscr_Config_List_32"/>
                                    <setting name="MscrName" value="PTB4"/>
                                    <setting name="MscrNumber" value="36"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_36"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="33">
                                    <setting name="Name" value="Mscr_Config_List_33"/>
                                    <setting name="MscrName" value="PTB5"/>
                                    <setting name="MscrNumber" value="37"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_37"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="34">
                                    <setting name="Name" value="Mscr_Config_List_34"/>
                                    <setting name="MscrName" value="PTB8"/>
                                    <setting name="MscrNumber" value="40"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_40"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="35">
                                    <setting name="Name" value="Mscr_Config_List_35"/>
                                    <setting name="MscrName" value="PTB9"/>
                                    <setting name="MscrNumber" value="41"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_41"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="36">
                                    <setting name="Name" value="Mscr_Config_List_36"/>
                                    <setting name="MscrName" value="PTB10"/>
                                    <setting name="MscrNumber" value="42"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_42"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="37">
                                    <setting name="Name" value="Mscr_Config_List_37"/>
                                    <setting name="MscrName" value="PTB11"/>
                                    <setting name="MscrNumber" value="43"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_43"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="38">
                                    <setting name="Name" value="Mscr_Config_List_38"/>
                                    <setting name="MscrName" value="PTB12"/>
                                    <setting name="MscrNumber" value="44"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_44"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="39">
                                    <setting name="Name" value="Mscr_Config_List_39"/>
                                    <setting name="MscrName" value="PTB13"/>
                                    <setting name="MscrNumber" value="45"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_45"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="40">
                                    <setting name="Name" value="Mscr_Config_List_40"/>
                                    <setting name="MscrName" value="PTB14"/>
                                    <setting name="MscrNumber" value="46"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_46"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="41">
                                    <setting name="Name" value="Mscr_Config_List_41"/>
                                    <setting name="MscrName" value="PTB15"/>
                                    <setting name="MscrNumber" value="47"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_47"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="42">
                                    <setting name="Name" value="Mscr_Config_List_42"/>
                                    <setting name="MscrName" value="PTB16"/>
                                    <setting name="MscrNumber" value="48"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_48"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="43">
                                    <setting name="Name" value="Mscr_Config_List_43"/>
                                    <setting name="MscrName" value="PTB17"/>
                                    <setting name="MscrNumber" value="49"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_49"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="44">
                                    <setting name="Name" value="Mscr_Config_List_44"/>
                                    <setting name="MscrName" value="PTB18"/>
                                    <setting name="MscrNumber" value="50"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_50"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="45">
                                    <setting name="Name" value="Mscr_Config_List_45"/>
                                    <setting name="MscrName" value="PTB19"/>
                                    <setting name="MscrNumber" value="51"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_51"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="46">
                                    <setting name="Name" value="Mscr_Config_List_46"/>
                                    <setting name="MscrName" value="PTB20"/>
                                    <setting name="MscrNumber" value="52"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_52"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="47">
                                    <setting name="Name" value="Mscr_Config_List_47"/>
                                    <setting name="MscrName" value="PTB21"/>
                                    <setting name="MscrNumber" value="53"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_53"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="48">
                                    <setting name="Name" value="Mscr_Config_List_48"/>
                                    <setting name="MscrName" value="PTB22"/>
                                    <setting name="MscrNumber" value="54"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_54"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="49">
                                    <setting name="Name" value="Mscr_Config_List_49"/>
                                    <setting name="MscrName" value="PTB23"/>
                                    <setting name="MscrNumber" value="55"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_55"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="50">
                                    <setting name="Name" value="Mscr_Config_List_50"/>
                                    <setting name="MscrName" value="PTB24"/>
                                    <setting name="MscrNumber" value="56"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_56"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="51">
                                    <setting name="Name" value="Mscr_Config_List_51"/>
                                    <setting name="MscrName" value="PTB25"/>
                                    <setting name="MscrNumber" value="57"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_57"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="52">
                                    <setting name="Name" value="Mscr_Config_List_52"/>
                                    <setting name="MscrName" value="PTB26"/>
                                    <setting name="MscrNumber" value="58"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_58"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="53">
                                    <setting name="Name" value="Mscr_Config_List_53"/>
                                    <setting name="MscrName" value="PTB27"/>
                                    <setting name="MscrNumber" value="59"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_59"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="54">
                                    <setting name="Name" value="Mscr_Config_List_54"/>
                                    <setting name="MscrName" value="PTB28"/>
                                    <setting name="MscrNumber" value="60"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_60"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="55">
                                    <setting name="Name" value="Mscr_Config_List_55"/>
                                    <setting name="MscrName" value="PTB29"/>
                                    <setting name="MscrNumber" value="61"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_61"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="56">
                                    <setting name="Name" value="Mscr_Config_List_56"/>
                                    <setting name="MscrName" value="PTC0"/>
                                    <setting name="MscrNumber" value="64"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_64"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="57">
                                    <setting name="Name" value="Mscr_Config_List_57"/>
                                    <setting name="MscrName" value="PTC1"/>
                                    <setting name="MscrNumber" value="65"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_65"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="58">
                                    <setting name="Name" value="Mscr_Config_List_58"/>
                                    <setting name="MscrName" value="PTC2"/>
                                    <setting name="MscrNumber" value="66"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_66"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="59">
                                    <setting name="Name" value="Mscr_Config_List_59"/>
                                    <setting name="MscrName" value="PTC3"/>
                                    <setting name="MscrNumber" value="67"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_67"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="60">
                                    <setting name="Name" value="Mscr_Config_List_60"/>
                                    <setting name="MscrName" value="PTC4"/>
                                    <setting name="MscrNumber" value="68"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_68"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="61">
                                    <setting name="Name" value="Mscr_Config_List_61"/>
                                    <setting name="MscrName" value="PTC5"/>
                                    <setting name="MscrNumber" value="69"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_69"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="62">
                                    <setting name="Name" value="Mscr_Config_List_62"/>
                                    <setting name="MscrName" value="PTC6"/>
                                    <setting name="MscrNumber" value="70"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_70"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="63">
                                    <setting name="Name" value="Mscr_Config_List_63"/>
                                    <setting name="MscrName" value="PTC7"/>
                                    <setting name="MscrNumber" value="71"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_71"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="64">
                                    <setting name="Name" value="Mscr_Config_List_64"/>
                                    <setting name="MscrName" value="PTC8"/>
                                    <setting name="MscrNumber" value="72"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_72"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="65">
                                    <setting name="Name" value="Mscr_Config_List_65"/>
                                    <setting name="MscrName" value="PTC9"/>
                                    <setting name="MscrNumber" value="73"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_73"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="66">
                                    <setting name="Name" value="Mscr_Config_List_66"/>
                                    <setting name="MscrName" value="PTC10"/>
                                    <setting name="MscrNumber" value="74"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_74"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="67">
                                    <setting name="Name" value="Mscr_Config_List_67"/>
                                    <setting name="MscrName" value="PTC11"/>
                                    <setting name="MscrNumber" value="75"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_75"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="68">
                                    <setting name="Name" value="Mscr_Config_List_68"/>
                                    <setting name="MscrName" value="PTC12"/>
                                    <setting name="MscrNumber" value="76"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_76"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="69">
                                    <setting name="Name" value="Mscr_Config_List_69"/>
                                    <setting name="MscrName" value="PTC13"/>
                                    <setting name="MscrNumber" value="77"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_77"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="70">
                                    <setting name="Name" value="Mscr_Config_List_70"/>
                                    <setting name="MscrName" value="PTC14"/>
                                    <setting name="MscrNumber" value="78"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_78"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="71">
                                    <setting name="Name" value="Mscr_Config_List_71"/>
                                    <setting name="MscrName" value="PTC15"/>
                                    <setting name="MscrNumber" value="79"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_79"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="72">
                                    <setting name="Name" value="Mscr_Config_List_72"/>
                                    <setting name="MscrName" value="PTC16"/>
                                    <setting name="MscrNumber" value="80"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_80"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="73">
                                    <setting name="Name" value="Mscr_Config_List_73"/>
                                    <setting name="MscrName" value="PTC17"/>
                                    <setting name="MscrNumber" value="81"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_81"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="74">
                                    <setting name="Name" value="Mscr_Config_List_74"/>
                                    <setting name="MscrName" value="PTC18"/>
                                    <setting name="MscrNumber" value="82"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_82"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="75">
                                    <setting name="Name" value="Mscr_Config_List_75"/>
                                    <setting name="MscrName" value="PTC19"/>
                                    <setting name="MscrNumber" value="83"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_83"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="76">
                                    <setting name="Name" value="Mscr_Config_List_76"/>
                                    <setting name="MscrName" value="PTC20"/>
                                    <setting name="MscrNumber" value="84"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_84"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="77">
                                    <setting name="Name" value="Mscr_Config_List_77"/>
                                    <setting name="MscrName" value="PTC21"/>
                                    <setting name="MscrNumber" value="85"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_85"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="78">
                                    <setting name="Name" value="Mscr_Config_List_78"/>
                                    <setting name="MscrName" value="PTC23"/>
                                    <setting name="MscrNumber" value="87"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_87"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="79">
                                    <setting name="Name" value="Mscr_Config_List_79"/>
                                    <setting name="MscrName" value="PTC24"/>
                                    <setting name="MscrNumber" value="88"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_88"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="80">
                                    <setting name="Name" value="Mscr_Config_List_80"/>
                                    <setting name="MscrName" value="PTC25"/>
                                    <setting name="MscrNumber" value="89"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_89"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="81">
                                    <setting name="Name" value="Mscr_Config_List_81"/>
                                    <setting name="MscrName" value="PTC26"/>
                                    <setting name="MscrNumber" value="90"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_90"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="82">
                                    <setting name="Name" value="Mscr_Config_List_82"/>
                                    <setting name="MscrName" value="PTC27"/>
                                    <setting name="MscrNumber" value="91"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_91"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="83">
                                    <setting name="Name" value="Mscr_Config_List_83"/>
                                    <setting name="MscrName" value="PTC28"/>
                                    <setting name="MscrNumber" value="92"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_92"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="84">
                                    <setting name="Name" value="Mscr_Config_List_84"/>
                                    <setting name="MscrName" value="PTC29"/>
                                    <setting name="MscrNumber" value="93"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_93"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="85">
                                    <setting name="Name" value="Mscr_Config_List_85"/>
                                    <setting name="MscrName" value="PTC30"/>
                                    <setting name="MscrNumber" value="94"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_94"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="86">
                                    <setting name="Name" value="Mscr_Config_List_86"/>
                                    <setting name="MscrName" value="PTC31"/>
                                    <setting name="MscrNumber" value="95"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_95"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="87">
                                    <setting name="Name" value="Mscr_Config_List_87"/>
                                    <setting name="MscrName" value="PTD0"/>
                                    <setting name="MscrNumber" value="96"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_96"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="88">
                                    <setting name="Name" value="Mscr_Config_List_88"/>
                                    <setting name="MscrName" value="PTD1"/>
                                    <setting name="MscrNumber" value="97"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_97"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="89">
                                    <setting name="Name" value="Mscr_Config_List_89"/>
                                    <setting name="MscrName" value="PTD2"/>
                                    <setting name="MscrNumber" value="98"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_98"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="90">
                                    <setting name="Name" value="Mscr_Config_List_90"/>
                                    <setting name="MscrName" value="PTD3"/>
                                    <setting name="MscrNumber" value="99"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_99"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="91">
                                    <setting name="Name" value="Mscr_Config_List_91"/>
                                    <setting name="MscrName" value="PTD4"/>
                                    <setting name="MscrNumber" value="100"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_100"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="92">
                                    <setting name="Name" value="Mscr_Config_List_92"/>
                                    <setting name="MscrName" value="PTD5"/>
                                    <setting name="MscrNumber" value="101"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_101"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="93">
                                    <setting name="Name" value="Mscr_Config_List_93"/>
                                    <setting name="MscrName" value="PTD6"/>
                                    <setting name="MscrNumber" value="102"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_102"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="94">
                                    <setting name="Name" value="Mscr_Config_List_94"/>
                                    <setting name="MscrName" value="PTD7"/>
                                    <setting name="MscrNumber" value="103"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_103"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="95">
                                    <setting name="Name" value="Mscr_Config_List_95"/>
                                    <setting name="MscrName" value="PTD8"/>
                                    <setting name="MscrNumber" value="104"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_104"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="96">
                                    <setting name="Name" value="Mscr_Config_List_96"/>
                                    <setting name="MscrName" value="PTD9"/>
                                    <setting name="MscrNumber" value="105"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_105"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="97">
                                    <setting name="Name" value="Mscr_Config_List_97"/>
                                    <setting name="MscrName" value="PTD10"/>
                                    <setting name="MscrNumber" value="106"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_106"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="98">
                                    <setting name="Name" value="Mscr_Config_List_98"/>
                                    <setting name="MscrName" value="PTD11"/>
                                    <setting name="MscrNumber" value="107"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_107"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="99">
                                    <setting name="Name" value="Mscr_Config_List_99"/>
                                    <setting name="MscrName" value="PTD12"/>
                                    <setting name="MscrNumber" value="108"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_108"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="100">
                                    <setting name="Name" value="Mscr_Config_List_100"/>
                                    <setting name="MscrName" value="PTD13"/>
                                    <setting name="MscrNumber" value="109"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_109"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="101">
                                    <setting name="Name" value="Mscr_Config_List_101"/>
                                    <setting name="MscrName" value="PTD14"/>
                                    <setting name="MscrNumber" value="110"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_110"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="102">
                                    <setting name="Name" value="Mscr_Config_List_102"/>
                                    <setting name="MscrName" value="PTD15"/>
                                    <setting name="MscrNumber" value="111"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_111"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="103">
                                    <setting name="Name" value="Mscr_Config_List_103"/>
                                    <setting name="MscrName" value="PTD16"/>
                                    <setting name="MscrNumber" value="112"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_112"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="104">
                                    <setting name="Name" value="Mscr_Config_List_104"/>
                                    <setting name="MscrName" value="PTD17"/>
                                    <setting name="MscrNumber" value="113"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_113"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="105">
                                    <setting name="Name" value="Mscr_Config_List_105"/>
                                    <setting name="MscrName" value="PTD18"/>
                                    <setting name="MscrNumber" value="114"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_114"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="106">
                                    <setting name="Name" value="Mscr_Config_List_106"/>
                                    <setting name="MscrName" value="PTD19"/>
                                    <setting name="MscrNumber" value="115"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_115"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="107">
                                    <setting name="Name" value="Mscr_Config_List_107"/>
                                    <setting name="MscrName" value="PTD20"/>
                                    <setting name="MscrNumber" value="116"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_116"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="108">
                                    <setting name="Name" value="Mscr_Config_List_108"/>
                                    <setting name="MscrName" value="PTD21"/>
                                    <setting name="MscrNumber" value="117"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_117"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="109">
                                    <setting name="Name" value="Mscr_Config_List_109"/>
                                    <setting name="MscrName" value="PTD22"/>
                                    <setting name="MscrNumber" value="118"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_118"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="110">
                                    <setting name="Name" value="Mscr_Config_List_110"/>
                                    <setting name="MscrName" value="PTD23"/>
                                    <setting name="MscrNumber" value="119"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_119"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="111">
                                    <setting name="Name" value="Mscr_Config_List_111"/>
                                    <setting name="MscrName" value="PTD24"/>
                                    <setting name="MscrNumber" value="120"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_120"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="112">
                                    <setting name="Name" value="Mscr_Config_List_112"/>
                                    <setting name="MscrName" value="PTD25"/>
                                    <setting name="MscrNumber" value="121"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_121"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="113">
                                    <setting name="Name" value="Mscr_Config_List_113"/>
                                    <setting name="MscrName" value="PTD26"/>
                                    <setting name="MscrNumber" value="122"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_122"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="114">
                                    <setting name="Name" value="Mscr_Config_List_114"/>
                                    <setting name="MscrName" value="PTD27"/>
                                    <setting name="MscrNumber" value="123"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_123"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="115">
                                    <setting name="Name" value="Mscr_Config_List_115"/>
                                    <setting name="MscrName" value="PTD28"/>
                                    <setting name="MscrNumber" value="124"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_124"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="116">
                                    <setting name="Name" value="Mscr_Config_List_116"/>
                                    <setting name="MscrName" value="PTD29"/>
                                    <setting name="MscrNumber" value="125"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_125"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="117">
                                    <setting name="Name" value="Mscr_Config_List_117"/>
                                    <setting name="MscrName" value="PTD30"/>
                                    <setting name="MscrNumber" value="126"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_126"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="118">
                                    <setting name="Name" value="Mscr_Config_List_118"/>
                                    <setting name="MscrName" value="PTD31"/>
                                    <setting name="MscrNumber" value="127"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_127"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="119">
                                    <setting name="Name" value="Mscr_Config_List_119"/>
                                    <setting name="MscrName" value="PTE0"/>
                                    <setting name="MscrNumber" value="128"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_128"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="120">
                                    <setting name="Name" value="Mscr_Config_List_120"/>
                                    <setting name="MscrName" value="PTE1"/>
                                    <setting name="MscrNumber" value="129"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_129"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="121">
                                    <setting name="Name" value="Mscr_Config_List_121"/>
                                    <setting name="MscrName" value="PTE2"/>
                                    <setting name="MscrNumber" value="130"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_130"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="122">
                                    <setting name="Name" value="Mscr_Config_List_122"/>
                                    <setting name="MscrName" value="PTE4"/>
                                    <setting name="MscrNumber" value="132"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_132"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="123">
                                    <setting name="Name" value="Mscr_Config_List_123"/>
                                    <setting name="MscrName" value="PTE5"/>
                                    <setting name="MscrNumber" value="133"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_133"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="124">
                                    <setting name="Name" value="Mscr_Config_List_124"/>
                                    <setting name="MscrName" value="PTE6"/>
                                    <setting name="MscrNumber" value="134"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_134"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="125">
                                    <setting name="Name" value="Mscr_Config_List_125"/>
                                    <setting name="MscrName" value="PTE7"/>
                                    <setting name="MscrNumber" value="135"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_135"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="126">
                                    <setting name="Name" value="Mscr_Config_List_126"/>
                                    <setting name="MscrName" value="PTE8"/>
                                    <setting name="MscrNumber" value="136"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_136"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="127">
                                    <setting name="Name" value="Mscr_Config_List_127"/>
                                    <setting name="MscrName" value="PTE9"/>
                                    <setting name="MscrNumber" value="137"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_137"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="128">
                                    <setting name="Name" value="Mscr_Config_List_128"/>
                                    <setting name="MscrName" value="PTE10"/>
                                    <setting name="MscrNumber" value="138"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_138"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="129">
                                    <setting name="Name" value="Mscr_Config_List_129"/>
                                    <setting name="MscrName" value="PTE11"/>
                                    <setting name="MscrNumber" value="139"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_139"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="130">
                                    <setting name="Name" value="Mscr_Config_List_130"/>
                                    <setting name="MscrName" value="PTE12"/>
                                    <setting name="MscrNumber" value="140"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_140"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="131">
                                    <setting name="Name" value="Mscr_Config_List_131"/>
                                    <setting name="MscrName" value="PTE14"/>
                                    <setting name="MscrNumber" value="142"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_142"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="132">
                                    <setting name="Name" value="Mscr_Config_List_132"/>
                                    <setting name="MscrName" value="PTE15"/>
                                    <setting name="MscrNumber" value="143"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_143"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="133">
                                    <setting name="Name" value="Mscr_Config_List_133"/>
                                    <setting name="MscrName" value="PTE16"/>
                                    <setting name="MscrNumber" value="144"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_144"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="134">
                                    <setting name="Name" value="Mscr_Config_List_134"/>
                                    <setting name="MscrName" value="PTE17"/>
                                    <setting name="MscrNumber" value="145"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_145"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="135">
                                    <setting name="Name" value="Mscr_Config_List_135"/>
                                    <setting name="MscrName" value="PTE18"/>
                                    <setting name="MscrNumber" value="146"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPI_146"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="136">
                                    <setting name="Name" value="Mscr_Config_List_136"/>
                                    <setting name="MscrName" value="PTE19"/>
                                    <setting name="MscrNumber" value="147"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_147"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="137">
                                    <setting name="Name" value="Mscr_Config_List_137"/>
                                    <setting name="MscrName" value="PTE20"/>
                                    <setting name="MscrNumber" value="148"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_148"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="138">
                                    <setting name="Name" value="Mscr_Config_List_138"/>
                                    <setting name="MscrName" value="PTE21"/>
                                    <setting name="MscrNumber" value="149"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_149"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="139">
                                    <setting name="Name" value="Mscr_Config_List_139"/>
                                    <setting name="MscrName" value="PTE23"/>
                                    <setting name="MscrNumber" value="151"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_151"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="140">
                                    <setting name="Name" value="Mscr_Config_List_140"/>
                                    <setting name="MscrName" value="PTE26"/>
                                    <setting name="MscrNumber" value="154"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_154"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="141">
                                    <setting name="Name" value="Mscr_Config_List_141"/>
                                    <setting name="MscrName" value="PTE27"/>
                                    <setting name="MscrNumber" value="155"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_155"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="142">
                                    <setting name="Name" value="Mscr_Config_List_142"/>
                                    <setting name="MscrName" value="PTE28"/>
                                    <setting name="MscrNumber" value="156"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_156"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="143">
                                    <setting name="Name" value="Mscr_Config_List_143"/>
                                    <setting name="MscrName" value="PTE29"/>
                                    <setting name="MscrNumber" value="157"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_157"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="144">
                                    <setting name="Name" value="Mscr_Config_List_144"/>
                                    <setting name="MscrName" value="PTE30"/>
                                    <setting name="MscrNumber" value="158"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_158"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="145">
                                    <setting name="Name" value="Mscr_Config_List_145"/>
                                    <setting name="MscrName" value="PTE31"/>
                                    <setting name="MscrNumber" value="159"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_159"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="146">
                                    <setting name="Name" value="Mscr_Config_List_146"/>
                                    <setting name="MscrName" value="PTF0"/>
                                    <setting name="MscrNumber" value="160"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_160"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="147">
                                    <setting name="Name" value="Mscr_Config_List_147"/>
                                    <setting name="MscrName" value="PTF1"/>
                                    <setting name="MscrNumber" value="161"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_161"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="148">
                                    <setting name="Name" value="Mscr_Config_List_148"/>
                                    <setting name="MscrName" value="PTF2"/>
                                    <setting name="MscrNumber" value="162"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_162"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="149">
                                    <setting name="Name" value="Mscr_Config_List_149"/>
                                    <setting name="MscrName" value="PTF3"/>
                                    <setting name="MscrNumber" value="163"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_163"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="150">
                                    <setting name="Name" value="Mscr_Config_List_150"/>
                                    <setting name="MscrName" value="PTF4"/>
                                    <setting name="MscrNumber" value="164"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_164"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="151">
                                    <setting name="Name" value="Mscr_Config_List_151"/>
                                    <setting name="MscrName" value="PTF5"/>
                                    <setting name="MscrNumber" value="165"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_165"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="152">
                                    <setting name="Name" value="Mscr_Config_List_152"/>
                                    <setting name="MscrName" value="PTF6"/>
                                    <setting name="MscrNumber" value="166"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_166"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="153">
                                    <setting name="Name" value="Mscr_Config_List_153"/>
                                    <setting name="MscrName" value="PTF7"/>
                                    <setting name="MscrNumber" value="167"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_167"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="154">
                                    <setting name="Name" value="Mscr_Config_List_154"/>
                                    <setting name="MscrName" value="PTF8"/>
                                    <setting name="MscrNumber" value="168"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_168"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="155">
                                    <setting name="Name" value="Mscr_Config_List_155"/>
                                    <setting name="MscrName" value="PTF9"/>
                                    <setting name="MscrNumber" value="169"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_169"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="156">
                                    <setting name="Name" value="Mscr_Config_List_156"/>
                                    <setting name="MscrName" value="PTF10"/>
                                    <setting name="MscrNumber" value="170"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_170"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="157">
                                    <setting name="Name" value="Mscr_Config_List_157"/>
                                    <setting name="MscrName" value="PTF11"/>
                                    <setting name="MscrNumber" value="171"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_171"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="158">
                                    <setting name="Name" value="Mscr_Config_List_158"/>
                                    <setting name="MscrName" value="PTF12"/>
                                    <setting name="MscrNumber" value="172"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_172"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="159">
                                    <setting name="Name" value="Mscr_Config_List_159"/>
                                    <setting name="MscrName" value="PTF13"/>
                                    <setting name="MscrNumber" value="173"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_173"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="160">
                                    <setting name="Name" value="Mscr_Config_List_160"/>
                                    <setting name="MscrName" value="PTF14"/>
                                    <setting name="MscrNumber" value="174"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_174"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="161">
                                    <setting name="Name" value="Mscr_Config_List_161"/>
                                    <setting name="MscrName" value="PTF15"/>
                                    <setting name="MscrNumber" value="175"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_175"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="162">
                                    <setting name="Name" value="Mscr_Config_List_162"/>
                                    <setting name="MscrName" value="PTF16"/>
                                    <setting name="MscrNumber" value="176"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_176"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="163">
                                    <setting name="Name" value="Mscr_Config_List_163"/>
                                    <setting name="MscrName" value="PTF17"/>
                                    <setting name="MscrNumber" value="177"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_177"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="164">
                                    <setting name="Name" value="Mscr_Config_List_164"/>
                                    <setting name="MscrName" value="PTF18"/>
                                    <setting name="MscrNumber" value="178"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_178"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="165">
                                    <setting name="Name" value="Mscr_Config_List_165"/>
                                    <setting name="MscrName" value="PTF19"/>
                                    <setting name="MscrNumber" value="179"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_179"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="166">
                                    <setting name="Name" value="Mscr_Config_List_166"/>
                                    <setting name="MscrName" value="PTF20"/>
                                    <setting name="MscrNumber" value="180"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_180"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="167">
                                    <setting name="Name" value="Mscr_Config_List_167"/>
                                    <setting name="MscrName" value="PTF21"/>
                                    <setting name="MscrNumber" value="181"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_181"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="168">
                                    <setting name="Name" value="Mscr_Config_List_168"/>
                                    <setting name="MscrName" value="PTF23"/>
                                    <setting name="MscrNumber" value="183"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_183"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="169">
                                    <setting name="Name" value="Mscr_Config_List_169"/>
                                    <setting name="MscrName" value="PTF24"/>
                                    <setting name="MscrNumber" value="184"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_184"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="170">
                                    <setting name="Name" value="Mscr_Config_List_170"/>
                                    <setting name="MscrName" value="PTF25"/>
                                    <setting name="MscrNumber" value="185"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_185"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="171">
                                    <setting name="Name" value="Mscr_Config_List_171"/>
                                    <setting name="MscrName" value="PTF26"/>
                                    <setting name="MscrNumber" value="186"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_186"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="172">
                                    <setting name="Name" value="Mscr_Config_List_172"/>
                                    <setting name="MscrName" value="PTF27"/>
                                    <setting name="MscrNumber" value="187"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_187"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="173">
                                    <setting name="Name" value="Mscr_Config_List_173"/>
                                    <setting name="MscrName" value="PTF28"/>
                                    <setting name="MscrNumber" value="188"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_188"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="174">
                                    <setting name="Name" value="Mscr_Config_List_174"/>
                                    <setting name="MscrName" value="PTF29"/>
                                    <setting name="MscrNumber" value="189"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_189"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="175">
                                    <setting name="Name" value="Mscr_Config_List_175"/>
                                    <setting name="MscrName" value="PTF30"/>
                                    <setting name="MscrNumber" value="190"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_190"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="176">
                                    <setting name="Name" value="Mscr_Config_List_176"/>
                                    <setting name="MscrName" value="PTF31"/>
                                    <setting name="MscrNumber" value="191"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_191"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="177">
                                    <setting name="Name" value="Mscr_Config_List_177"/>
                                    <setting name="MscrName" value="PTG0"/>
                                    <setting name="MscrNumber" value="192"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_192"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="178">
                                    <setting name="Name" value="Mscr_Config_List_178"/>
                                    <setting name="MscrName" value="PTG1"/>
                                    <setting name="MscrNumber" value="193"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_193"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="179">
                                    <setting name="Name" value="Mscr_Config_List_179"/>
                                    <setting name="MscrName" value="PTG2"/>
                                    <setting name="MscrNumber" value="194"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_194"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="180">
                                    <setting name="Name" value="Mscr_Config_List_180"/>
                                    <setting name="MscrName" value="PTG3"/>
                                    <setting name="MscrNumber" value="195"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_195"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="181">
                                    <setting name="Name" value="Mscr_Config_List_181"/>
                                    <setting name="MscrName" value="PTG4"/>
                                    <setting name="MscrNumber" value="196"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_196"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="182">
                                    <setting name="Name" value="Mscr_Config_List_182"/>
                                    <setting name="MscrName" value="PTG5"/>
                                    <setting name="MscrNumber" value="197"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_197"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="183">
                                    <setting name="Name" value="Mscr_Config_List_183"/>
                                    <setting name="MscrName" value="PTG6"/>
                                    <setting name="MscrNumber" value="198"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_198"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="184">
                                    <setting name="Name" value="Mscr_Config_List_184"/>
                                    <setting name="MscrName" value="PTG7"/>
                                    <setting name="MscrNumber" value="199"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_199"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="185">
                                    <setting name="Name" value="Mscr_Config_List_185"/>
                                    <setting name="MscrName" value="PTG8"/>
                                    <setting name="MscrNumber" value="200"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_200"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="186">
                                    <setting name="Name" value="Mscr_Config_List_186"/>
                                    <setting name="MscrName" value="PTG9"/>
                                    <setting name="MscrNumber" value="201"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_201"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="187">
                                    <setting name="Name" value="Mscr_Config_List_187"/>
                                    <setting name="MscrName" value="PTG10"/>
                                    <setting name="MscrNumber" value="202"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_202"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="188">
                                    <setting name="Name" value="Mscr_Config_List_188"/>
                                    <setting name="MscrName" value="PTG11"/>
                                    <setting name="MscrNumber" value="203"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_203"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="189">
                                    <setting name="Name" value="Mscr_Config_List_189"/>
                                    <setting name="MscrName" value="PTG12"/>
                                    <setting name="MscrNumber" value="204"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_204"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="190">
                                    <setting name="Name" value="Mscr_Config_List_190"/>
                                    <setting name="MscrName" value="PTG13"/>
                                    <setting name="MscrNumber" value="205"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_205"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="191">
                                    <setting name="Name" value="Mscr_Config_List_191"/>
                                    <setting name="MscrName" value="PTG14"/>
                                    <setting name="MscrNumber" value="206"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_206"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="192">
                                    <setting name="Name" value="Mscr_Config_List_192"/>
                                    <setting name="MscrName" value="PTG15"/>
                                    <setting name="MscrNumber" value="207"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_207"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="193">
                                    <setting name="Name" value="Mscr_Config_List_193"/>
                                    <setting name="MscrName" value="PTG16"/>
                                    <setting name="MscrNumber" value="208"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_208"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="194">
                                    <setting name="Name" value="Mscr_Config_List_194"/>
                                    <setting name="MscrName" value="PTG17"/>
                                    <setting name="MscrNumber" value="209"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_209"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="195">
                                    <setting name="Name" value="Mscr_Config_List_195"/>
                                    <setting name="MscrName" value="PTG18"/>
                                    <setting name="MscrNumber" value="210"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_210"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="196">
                                    <setting name="Name" value="Mscr_Config_List_196"/>
                                    <setting name="MscrName" value="PTG19"/>
                                    <setting name="MscrNumber" value="211"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_211"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="197">
                                    <setting name="Name" value="Mscr_Config_List_197"/>
                                    <setting name="MscrName" value="PTG20"/>
                                    <setting name="MscrNumber" value="212"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_212"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="198">
                                    <setting name="Name" value="Mscr_Config_List_198"/>
                                    <setting name="MscrName" value="PTG21"/>
                                    <setting name="MscrNumber" value="213"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_213"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="199">
                                    <setting name="Name" value="Mscr_Config_List_199"/>
                                    <setting name="MscrName" value="PTG22"/>
                                    <setting name="MscrNumber" value="214"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_214"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="200">
                                    <setting name="Name" value="Mscr_Config_List_200"/>
                                    <setting name="MscrName" value="PTG23"/>
                                    <setting name="MscrNumber" value="215"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_215"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="201">
                                    <setting name="Name" value="Mscr_Config_List_201"/>
                                    <setting name="MscrName" value="PTG24"/>
                                    <setting name="MscrNumber" value="216"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_216"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="202">
                                    <setting name="Name" value="Mscr_Config_List_202"/>
                                    <setting name="MscrName" value="PTG25"/>
                                    <setting name="MscrNumber" value="217"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_217"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="203">
                                    <setting name="Name" value="Mscr_Config_List_203"/>
                                    <setting name="MscrName" value="PTG26"/>
                                    <setting name="MscrNumber" value="218"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_218"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="204">
                                    <setting name="Name" value="Mscr_Config_List_204"/>
                                    <setting name="MscrName" value="PTG27"/>
                                    <setting name="MscrNumber" value="219"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_219"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="205">
                                    <setting name="Name" value="Mscr_Config_List_205"/>
                                    <setting name="MscrName" value="PTH7"/>
                                    <setting name="MscrNumber" value="231"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_231"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="206">
                                    <setting name="Name" value="Mscr_Config_List_206"/>
                                    <setting name="MscrName" value="PTH8"/>
                                    <setting name="MscrNumber" value="232"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_232"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="207">
                                    <setting name="Name" value="Mscr_Config_List_207"/>
                                    <setting name="MscrName" value="PTH9"/>
                                    <setting name="MscrNumber" value="233"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_233"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="208">
                                    <setting name="Name" value="Mscr_Config_List_208"/>
                                    <setting name="MscrName" value="PTH10"/>
                                    <setting name="MscrNumber" value="234"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_234"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="209">
                                    <setting name="Name" value="Mscr_Config_List_209"/>
                                    <setting name="MscrName" value="PTH11"/>
                                    <setting name="MscrNumber" value="235"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_235"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="210">
                                    <setting name="Name" value="Mscr_Config_List_210"/>
                                    <setting name="MscrName" value="PTH12"/>
                                    <setting name="MscrNumber" value="236"/>
                                    <setting name="MscrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="MscrPinMux" value="GPIO_236"/>
                                    <setting name="MscrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                              </array>
                              <array name="Imcr_Config_List">
                                 <struct name="0">
                                    <setting name="Name" value="Imcr_Config_List0"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR0"/>
                                    <setting name="ImcrNumber" value="0"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="CAN0_RX"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="Imcr_Config_List1"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR1"/>
                                    <setting name="ImcrNumber" value="1"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="CAN1_RX"/>
                                    <setting name="ImcrPad" value="PTA22"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="Imcr_Config_List2"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR2"/>
                                    <setting name="ImcrNumber" value="2"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="CAN2_RX"/>
                                    <setting name="ImcrPad" value="PTC6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="Imcr_Config_List3"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR3"/>
                                    <setting name="ImcrNumber" value="3"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="CAN3_RX"/>
                                    <setting name="ImcrPad" value="PTC1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="Imcr_Config_List4"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR4"/>
                                    <setting name="ImcrNumber" value="4"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="CAN4_RX"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="Imcr_Config_List5"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR5"/>
                                    <setting name="ImcrNumber" value="5"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="CAN5_RX"/>
                                    <setting name="ImcrPad" value="PTC11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="Imcr_Config_List6"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR16"/>
                                    <setting name="ImcrNumber" value="16"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_0"/>
                                    <setting name="ImcrPad" value="PTA0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="7">
                                    <setting name="Name" value="Imcr_Config_List7"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR17"/>
                                    <setting name="ImcrNumber" value="17"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_1"/>
                                    <setting name="ImcrPad" value="PTA19"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="8">
                                    <setting name="Name" value="Imcr_Config_List8"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR18"/>
                                    <setting name="ImcrNumber" value="18"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_2"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="9">
                                    <setting name="Name" value="Imcr_Config_List9"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR19"/>
                                    <setting name="ImcrNumber" value="19"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_3"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="10">
                                    <setting name="Name" value="Imcr_Config_List10"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR20"/>
                                    <setting name="ImcrNumber" value="20"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_4"/>
                                    <setting name="ImcrPad" value="PTA4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="11">
                                    <setting name="Name" value="Imcr_Config_List11"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR21"/>
                                    <setting name="ImcrNumber" value="21"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_5"/>
                                    <setting name="ImcrPad" value="PTA5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="12">
                                    <setting name="Name" value="Imcr_Config_List12"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR22"/>
                                    <setting name="ImcrNumber" value="22"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_6"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="13">
                                    <setting name="Name" value="Imcr_Config_List13"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR23"/>
                                    <setting name="ImcrNumber" value="23"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_7"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="14">
                                    <setting name="Name" value="Imcr_Config_List14"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR24"/>
                                    <setting name="ImcrNumber" value="24"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_8"/>
                                    <setting name="ImcrPad" value="PTB0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="15">
                                    <setting name="Name" value="Imcr_Config_List15"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR25"/>
                                    <setting name="ImcrNumber" value="25"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_9"/>
                                    <setting name="ImcrPad" value="PTB1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="16">
                                    <setting name="Name" value="Imcr_Config_List16"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR26"/>
                                    <setting name="ImcrNumber" value="26"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_10"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="17">
                                    <setting name="Name" value="Imcr_Config_List17"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR27"/>
                                    <setting name="ImcrNumber" value="27"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_11"/>
                                    <setting name="ImcrPad" value="PTB3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="18">
                                    <setting name="Name" value="Imcr_Config_List18"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR28"/>
                                    <setting name="ImcrNumber" value="28"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_12"/>
                                    <setting name="ImcrPad" value="PTB4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="19">
                                    <setting name="Name" value="Imcr_Config_List19"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR29"/>
                                    <setting name="ImcrNumber" value="29"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_13"/>
                                    <setting name="ImcrPad" value="PTB5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="20">
                                    <setting name="Name" value="Imcr_Config_List20"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR30"/>
                                    <setting name="ImcrNumber" value="30"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_14"/>
                                    <setting name="ImcrPad" value="PTB8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="21">
                                    <setting name="Name" value="Imcr_Config_List21"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR31"/>
                                    <setting name="ImcrNumber" value="31"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_15"/>
                                    <setting name="ImcrPad" value="PTB9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="22">
                                    <setting name="Name" value="Imcr_Config_List22"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR32"/>
                                    <setting name="ImcrNumber" value="32"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_16"/>
                                    <setting name="ImcrPad" value="PTA8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="23">
                                    <setting name="Name" value="Imcr_Config_List23"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR33"/>
                                    <setting name="ImcrNumber" value="33"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_17"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="24">
                                    <setting name="Name" value="Imcr_Config_List24"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR34"/>
                                    <setting name="ImcrNumber" value="34"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_18"/>
                                    <setting name="ImcrPad" value="PTA10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="25">
                                    <setting name="Name" value="Imcr_Config_List25"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR35"/>
                                    <setting name="ImcrNumber" value="35"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_19"/>
                                    <setting name="ImcrPad" value="PTC11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="26">
                                    <setting name="Name" value="Imcr_Config_List26"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR36"/>
                                    <setting name="ImcrNumber" value="36"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_20"/>
                                    <setting name="ImcrPad" value="PTC12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="27">
                                    <setting name="Name" value="Imcr_Config_List27"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR37"/>
                                    <setting name="ImcrNumber" value="37"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_21"/>
                                    <setting name="ImcrPad" value="PTC13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="28">
                                    <setting name="Name" value="Imcr_Config_List28"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR38"/>
                                    <setting name="ImcrNumber" value="38"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_22"/>
                                    <setting name="ImcrPad" value="PTA14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="29">
                                    <setting name="Name" value="Imcr_Config_List29"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR39"/>
                                    <setting name="ImcrNumber" value="39"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_23"/>
                                    <setting name="ImcrPad" value="PTA15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="30">
                                    <setting name="Name" value="Imcr_Config_List30"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR40"/>
                                    <setting name="ImcrNumber" value="40"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_24"/>
                                    <setting name="ImcrPad" value="PTB10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="31">
                                    <setting name="Name" value="Imcr_Config_List31"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR41"/>
                                    <setting name="ImcrNumber" value="41"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_25"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="32">
                                    <setting name="Name" value="Imcr_Config_List32"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR42"/>
                                    <setting name="ImcrNumber" value="42"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_26"/>
                                    <setting name="ImcrPad" value="PTB12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="33">
                                    <setting name="Name" value="Imcr_Config_List33"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR43"/>
                                    <setting name="ImcrNumber" value="43"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_27"/>
                                    <setting name="ImcrPad" value="PTB13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="34">
                                    <setting name="Name" value="Imcr_Config_List34"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR44"/>
                                    <setting name="ImcrNumber" value="44"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_28"/>
                                    <setting name="ImcrPad" value="PTB14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="35">
                                    <setting name="Name" value="Imcr_Config_List35"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR45"/>
                                    <setting name="ImcrNumber" value="45"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_29"/>
                                    <setting name="ImcrPad" value="PTB15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="36">
                                    <setting name="Name" value="Imcr_Config_List36"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR46"/>
                                    <setting name="ImcrNumber" value="46"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_30"/>
                                    <setting name="ImcrPad" value="PTB16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="37">
                                    <setting name="Name" value="Imcr_Config_List37"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR47"/>
                                    <setting name="ImcrNumber" value="47"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EIRQ_31"/>
                                    <setting name="ImcrPad" value="PTB17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="38">
                                    <setting name="Name" value="Imcr_Config_List38"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR48"/>
                                    <setting name="ImcrNumber" value="48"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_0_X"/>
                                    <setting name="ImcrPad" value="PTB12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="39">
                                    <setting name="Name" value="Imcr_Config_List39"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR49"/>
                                    <setting name="ImcrNumber" value="49"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_1_G"/>
                                    <setting name="ImcrPad" value="PTB13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="40">
                                    <setting name="Name" value="Imcr_Config_List40"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR50"/>
                                    <setting name="ImcrNumber" value="50"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_2_G"/>
                                    <setting name="ImcrPad" value="PTB14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="41">
                                    <setting name="Name" value="Imcr_Config_List41"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR51"/>
                                    <setting name="ImcrNumber" value="51"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_3_G"/>
                                    <setting name="ImcrPad" value="PTB0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="42">
                                    <setting name="Name" value="Imcr_Config_List42"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR52"/>
                                    <setting name="ImcrNumber" value="52"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_4_G"/>
                                    <setting name="ImcrPad" value="PTA21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="43">
                                    <setting name="Name" value="Imcr_Config_List43"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR53"/>
                                    <setting name="ImcrNumber" value="53"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_5_G"/>
                                    <setting name="ImcrPad" value="PTB5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="44">
                                    <setting name="Name" value="Imcr_Config_List44"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR54"/>
                                    <setting name="ImcrNumber" value="54"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_6_G"/>
                                    <setting name="ImcrPad" value="PTA17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="45">
                                    <setting name="Name" value="Imcr_Config_List45"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR55"/>
                                    <setting name="ImcrNumber" value="55"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_7_G"/>
                                    <setting name="ImcrPad" value="PTB1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="46">
                                    <setting name="Name" value="Imcr_Config_List46"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR56"/>
                                    <setting name="ImcrNumber" value="56"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_8_X"/>
                                    <setting name="ImcrPad" value="PTA25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="47">
                                    <setting name="Name" value="Imcr_Config_List47"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR57"/>
                                    <setting name="ImcrNumber" value="57"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_9_H"/>
                                    <setting name="ImcrPad" value="PTA26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="48">
                                    <setting name="Name" value="Imcr_Config_List48"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR58"/>
                                    <setting name="ImcrNumber" value="58"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_10_H"/>
                                    <setting name="ImcrPad" value="PTA15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="49">
                                    <setting name="Name" value="Imcr_Config_List49"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR59"/>
                                    <setting name="ImcrNumber" value="59"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_11_H"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="50">
                                    <setting name="Name" value="Imcr_Config_List50"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR60"/>
                                    <setting name="ImcrNumber" value="60"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_12_H"/>
                                    <setting name="ImcrPad" value="PTA10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="51">
                                    <setting name="Name" value="Imcr_Config_List51"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR61"/>
                                    <setting name="ImcrNumber" value="61"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_13_H"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="52">
                                    <setting name="Name" value="Imcr_Config_List52"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR62"/>
                                    <setting name="ImcrNumber" value="62"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_14_H"/>
                                    <setting name="ImcrPad" value="PTA31"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="53">
                                    <setting name="Name" value="Imcr_Config_List53"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR63"/>
                                    <setting name="ImcrNumber" value="63"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_15_H"/>
                                    <setting name="ImcrPad" value="PTB8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="54">
                                    <setting name="Name" value="Imcr_Config_List54"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR64"/>
                                    <setting name="ImcrNumber" value="64"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_16_X"/>
                                    <setting name="ImcrPad" value="PTC5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="55">
                                    <setting name="Name" value="Imcr_Config_List55"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR65"/>
                                    <setting name="ImcrNumber" value="65"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_17_Y"/>
                                    <setting name="ImcrPad" value="PTA0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="56">
                                    <setting name="Name" value="Imcr_Config_List56"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR66"/>
                                    <setting name="ImcrNumber" value="66"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_18_Y"/>
                                    <setting name="ImcrPad" value="PTD12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="57">
                                    <setting name="Name" value="Imcr_Config_List57"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR67"/>
                                    <setting name="ImcrNumber" value="67"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_19_Y"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="58">
                                    <setting name="Name" value="Imcr_Config_List58"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR68"/>
                                    <setting name="ImcrNumber" value="68"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_20_Y"/>
                                    <setting name="ImcrPad" value="PTD13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="59">
                                    <setting name="Name" value="Imcr_Config_List59"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR69"/>
                                    <setting name="ImcrNumber" value="69"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_21_Y"/>
                                    <setting name="ImcrPad" value="PTD14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="60">
                                    <setting name="Name" value="Imcr_Config_List60"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR70"/>
                                    <setting name="ImcrNumber" value="70"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_22_X"/>
                                    <setting name="ImcrPad" value="PTC12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="61">
                                    <setting name="Name" value="Imcr_Config_List61"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR71"/>
                                    <setting name="ImcrNumber" value="71"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eMIOS_0_CH_23_X"/>
                                    <setting name="ImcrPad" value="PTB27"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="62">
                                    <setting name="Name" value="Imcr_Config_List62"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR144"/>
                                    <setting name="ImcrNumber" value="144"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_PPS0"/>
                                    <setting name="ImcrPad" value="PTA26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="63">
                                    <setting name="Name" value="Imcr_Config_List63"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR145"/>
                                    <setting name="ImcrNumber" value="145"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_PPS1"/>
                                    <setting name="ImcrPad" value="PTC21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="64">
                                    <setting name="Name" value="Imcr_Config_List64"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR146"/>
                                    <setting name="ImcrNumber" value="146"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_PPS2"/>
                                    <setting name="ImcrPad" value="PTA29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="65">
                                    <setting name="Name" value="Imcr_Config_List65"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR147"/>
                                    <setting name="ImcrNumber" value="147"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_PPS3"/>
                                    <setting name="ImcrPad" value="PTB28"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="66">
                                    <setting name="Name" value="Imcr_Config_List66"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR148"/>
                                    <setting name="ImcrNumber" value="148"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FCCU_ERR_IN0"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="67">
                                    <setting name="Name" value="Imcr_Config_List67"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR149"/>
                                    <setting name="ImcrNumber" value="149"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FCCU_ERR_IN1"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="68">
                                    <setting name="Name" value="Imcr_Config_List68"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR152"/>
                                    <setting name="ImcrNumber" value="152"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D0"/>
                                    <setting name="ImcrPad" value="PTA10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="69">
                                    <setting name="Name" value="Imcr_Config_List69"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR153"/>
                                    <setting name="ImcrNumber" value="153"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D1"/>
                                    <setting name="ImcrPad" value="PTA22"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="70">
                                    <setting name="Name" value="Imcr_Config_List70"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR154"/>
                                    <setting name="ImcrNumber" value="154"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D2"/>
                                    <setting name="ImcrPad" value="PTA0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="71">
                                    <setting name="Name" value="Imcr_Config_List71"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR155"/>
                                    <setting name="ImcrNumber" value="155"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D3"/>
                                    <setting name="ImcrPad" value="PTA24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="72">
                                    <setting name="Name" value="Imcr_Config_List72"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR156"/>
                                    <setting name="ImcrNumber" value="156"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D4"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="73">
                                    <setting name="Name" value="Imcr_Config_List73"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR157"/>
                                    <setting name="ImcrNumber" value="157"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D5"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="74">
                                    <setting name="Name" value="Imcr_Config_List74"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR158"/>
                                    <setting name="ImcrNumber" value="158"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D6"/>
                                    <setting name="ImcrPad" value="PTA4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="75">
                                    <setting name="Name" value="Imcr_Config_List75"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR159"/>
                                    <setting name="ImcrNumber" value="159"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D7"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="76">
                                    <setting name="Name" value="Imcr_Config_List76"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR160"/>
                                    <setting name="ImcrNumber" value="160"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D8"/>
                                    <setting name="ImcrPad" value="PTB13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="77">
                                    <setting name="Name" value="Imcr_Config_List77"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR161"/>
                                    <setting name="ImcrNumber" value="161"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D9"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="78">
                                    <setting name="Name" value="Imcr_Config_List78"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR162"/>
                                    <setting name="ImcrNumber" value="162"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D10"/>
                                    <setting name="ImcrPad" value="PTB29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="79">
                                    <setting name="Name" value="Imcr_Config_List79"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR163"/>
                                    <setting name="ImcrNumber" value="163"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D11"/>
                                    <setting name="ImcrPad" value="PTC6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="80">
                                    <setting name="Name" value="Imcr_Config_List80"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR164"/>
                                    <setting name="ImcrNumber" value="164"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D12"/>
                                    <setting name="ImcrPad" value="PTC8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="81">
                                    <setting name="Name" value="Imcr_Config_List81"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR165"/>
                                    <setting name="ImcrNumber" value="165"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D13"/>
                                    <setting name="ImcrPad" value="PTC9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="82">
                                    <setting name="Name" value="Imcr_Config_List82"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR166"/>
                                    <setting name="ImcrNumber" value="166"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D14"/>
                                    <setting name="ImcrPad" value="PTA14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="83">
                                    <setting name="Name" value="Imcr_Config_List83"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR167"/>
                                    <setting name="ImcrNumber" value="167"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D15"/>
                                    <setting name="ImcrPad" value="PTB22"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="84">
                                    <setting name="Name" value="Imcr_Config_List84"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR168"/>
                                    <setting name="ImcrNumber" value="168"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D16"/>
                                    <setting name="ImcrPad" value="PTC13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="85">
                                    <setting name="Name" value="Imcr_Config_List85"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR169"/>
                                    <setting name="ImcrNumber" value="169"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D17"/>
                                    <setting name="ImcrPad" value="PTB3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="86">
                                    <setting name="Name" value="Imcr_Config_List86"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR170"/>
                                    <setting name="ImcrNumber" value="170"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D18"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="87">
                                    <setting name="Name" value="Imcr_Config_List87"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR171"/>
                                    <setting name="ImcrNumber" value="171"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D19"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="88">
                                    <setting name="Name" value="Imcr_Config_List88"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR172"/>
                                    <setting name="ImcrNumber" value="172"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D20"/>
                                    <setting name="ImcrPad" value="PTB17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="89">
                                    <setting name="Name" value="Imcr_Config_List89"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR173"/>
                                    <setting name="ImcrNumber" value="173"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D21"/>
                                    <setting name="ImcrPad" value="PTB16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="90">
                                    <setting name="Name" value="Imcr_Config_List90"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR174"/>
                                    <setting name="ImcrNumber" value="174"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D22"/>
                                    <setting name="ImcrPad" value="PTB15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="91">
                                    <setting name="Name" value="Imcr_Config_List91"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR175"/>
                                    <setting name="ImcrNumber" value="175"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D23"/>
                                    <setting name="ImcrPad" value="PTB14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="92">
                                    <setting name="Name" value="Imcr_Config_List92"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR176"/>
                                    <setting name="ImcrNumber" value="176"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D24"/>
                                    <setting name="ImcrPad" value="PTB13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="93">
                                    <setting name="Name" value="Imcr_Config_List93"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR177"/>
                                    <setting name="ImcrNumber" value="177"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D25"/>
                                    <setting name="ImcrPad" value="PTB12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="94">
                                    <setting name="Name" value="Imcr_Config_List94"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR178"/>
                                    <setting name="ImcrNumber" value="178"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D26"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="95">
                                    <setting name="Name" value="Imcr_Config_List95"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR179"/>
                                    <setting name="ImcrNumber" value="179"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D27"/>
                                    <setting name="ImcrPad" value="PTB10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="96">
                                    <setting name="Name" value="Imcr_Config_List96"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR180"/>
                                    <setting name="ImcrNumber" value="180"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D28"/>
                                    <setting name="ImcrPad" value="PTB9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="97">
                                    <setting name="Name" value="Imcr_Config_List97"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR181"/>
                                    <setting name="ImcrNumber" value="181"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D29"/>
                                    <setting name="ImcrPad" value="PTB8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="98">
                                    <setting name="Name" value="Imcr_Config_List98"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR182"/>
                                    <setting name="ImcrNumber" value="182"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D30"/>
                                    <setting name="ImcrPad" value="PTA16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="99">
                                    <setting name="Name" value="Imcr_Config_List99"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR183"/>
                                    <setting name="ImcrNumber" value="183"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="FXIO_D31"/>
                                    <setting name="ImcrPad" value="PTA15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="100">
                                    <setting name="Name" value="Imcr_Config_List100"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR184"/>
                                    <setting name="ImcrNumber" value="184"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="JTAG_TCK_SWD_CLK"/>
                                    <setting name="ImcrPad" value="PTC4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="101">
                                    <setting name="Name" value="Imcr_Config_List101"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR185"/>
                                    <setting name="ImcrNumber" value="185"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="JTAG_TDI"/>
                                    <setting name="ImcrPad" value="PTC5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="102">
                                    <setting name="Name" value="Imcr_Config_List102"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR186"/>
                                    <setting name="ImcrNumber" value="186"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="JTAG_TMS_SWD_DIO"/>
                                    <setting name="ImcrPad" value="PTA4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="103">
                                    <setting name="Name" value="Imcr_Config_List103"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR187"/>
                                    <setting name="ImcrNumber" value="187"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART0_RX"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="104">
                                    <setting name="Name" value="Imcr_Config_List104"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR188"/>
                                    <setting name="ImcrNumber" value="188"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART1_RX"/>
                                    <setting name="ImcrPad" value="PTA19"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="105">
                                    <setting name="Name" value="Imcr_Config_List105"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR189"/>
                                    <setting name="ImcrNumber" value="189"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART2_RX"/>
                                    <setting name="ImcrPad" value="PTA8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="106">
                                    <setting name="Name" value="Imcr_Config_List106"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR190"/>
                                    <setting name="ImcrNumber" value="190"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART3_RX"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="107">
                                    <setting name="Name" value="Imcr_Config_List107"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR211"/>
                                    <setting name="ImcrNumber" value="211"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C0_HREQ"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="108">
                                    <setting name="Name" value="Imcr_Config_List108"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR212"/>
                                    <setting name="ImcrNumber" value="212"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C0_SCL"/>
                                    <setting name="ImcrPad" value="PTC8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="109">
                                    <setting name="Name" value="Imcr_Config_List109"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR213"/>
                                    <setting name="ImcrNumber" value="213"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C0_SCLS"/>
                                    <setting name="ImcrPad" value="PTA23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="110">
                                    <setting name="Name" value="Imcr_Config_List110"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR214"/>
                                    <setting name="ImcrNumber" value="214"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C0_SDA"/>
                                    <setting name="ImcrPad" value="PTC9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="111">
                                    <setting name="Name" value="Imcr_Config_List111"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR215"/>
                                    <setting name="ImcrNumber" value="215"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C0_SDAS"/>
                                    <setting name="ImcrPad" value="PTB0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="112">
                                    <setting name="Name" value="Imcr_Config_List112"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR216"/>
                                    <setting name="ImcrNumber" value="216"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C1_HREQ"/>
                                    <setting name="ImcrPad" value="PTC5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="113">
                                    <setting name="Name" value="Imcr_Config_List113"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR217"/>
                                    <setting name="ImcrNumber" value="217"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C1_SCL"/>
                                    <setting name="ImcrPad" value="PTC7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="114">
                                    <setting name="Name" value="Imcr_Config_List114"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR218"/>
                                    <setting name="ImcrNumber" value="218"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C1_SCLS"/>
                                    <setting name="ImcrPad" value="PTC17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="115">
                                    <setting name="Name" value="Imcr_Config_List115"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR219"/>
                                    <setting name="ImcrNumber" value="219"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C1_SDA"/>
                                    <setting name="ImcrPad" value="PTC16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="116">
                                    <setting name="Name" value="Imcr_Config_List116"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR220"/>
                                    <setting name="ImcrNumber" value="220"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPI2C1_SDAS"/>
                                    <setting name="ImcrPad" value="PTC16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="117">
                                    <setting name="Name" value="Imcr_Config_List117"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR221"/>
                                    <setting name="ImcrNumber" value="221"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS0"/>
                                    <setting name="ImcrPad" value="PTA26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="118">
                                    <setting name="Name" value="Imcr_Config_List118"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR222"/>
                                    <setting name="ImcrNumber" value="222"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS1"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="119">
                                    <setting name="Name" value="Imcr_Config_List119"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR223"/>
                                    <setting name="ImcrNumber" value="223"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS2"/>
                                    <setting name="ImcrPad" value="PTC2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="120">
                                    <setting name="Name" value="Imcr_Config_List120"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR224"/>
                                    <setting name="ImcrNumber" value="224"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS3"/>
                                    <setting name="ImcrPad" value="PTA15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="121">
                                    <setting name="Name" value="Imcr_Config_List121"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR225"/>
                                    <setting name="ImcrNumber" value="225"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS4"/>
                                    <setting name="ImcrPad" value="PTA16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="122">
                                    <setting name="Name" value="Imcr_Config_List122"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR226"/>
                                    <setting name="ImcrNumber" value="226"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS5"/>
                                    <setting name="ImcrPad" value="PTB8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="123">
                                    <setting name="Name" value="Imcr_Config_List123"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR227"/>
                                    <setting name="ImcrNumber" value="227"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS6"/>
                                    <setting name="ImcrPad" value="PTD20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="124">
                                    <setting name="Name" value="Imcr_Config_List124"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR228"/>
                                    <setting name="ImcrNumber" value="228"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_PCS7"/>
                                    <setting name="ImcrPad" value="PTA0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="125">
                                    <setting name="Name" value="Imcr_Config_List125"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR229"/>
                                    <setting name="ImcrNumber" value="229"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_SCK"/>
                                    <setting name="ImcrPad" value="PTC8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="126">
                                    <setting name="Name" value="Imcr_Config_List126"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR230"/>
                                    <setting name="ImcrNumber" value="230"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_SIN"/>
                                    <setting name="ImcrPad" value="PTC9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="127">
                                    <setting name="Name" value="Imcr_Config_List127"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR231"/>
                                    <setting name="ImcrNumber" value="231"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI0_SOUT"/>
                                    <setting name="ImcrPad" value="PTA30"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="128">
                                    <setting name="Name" value="Imcr_Config_List128"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR232"/>
                                    <setting name="ImcrNumber" value="232"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_PCS0"/>
                                    <setting name="ImcrPad" value="PTA21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="129">
                                    <setting name="Name" value="Imcr_Config_List129"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR233"/>
                                    <setting name="ImcrNumber" value="233"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_PCS1"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="130">
                                    <setting name="Name" value="Imcr_Config_List130"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR234"/>
                                    <setting name="ImcrNumber" value="234"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_PCS2"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="131">
                                    <setting name="Name" value="Imcr_Config_List131"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR235"/>
                                    <setting name="ImcrNumber" value="235"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_PCS3"/>
                                    <setting name="ImcrPad" value="PTA14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="132">
                                    <setting name="Name" value="Imcr_Config_List132"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR236"/>
                                    <setting name="ImcrNumber" value="236"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_PCS4"/>
                                    <setting name="ImcrPad" value="PTE11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="133">
                                    <setting name="Name" value="Imcr_Config_List133"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR237"/>
                                    <setting name="ImcrNumber" value="237"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_PCS5"/>
                                    <setting name="ImcrPad" value="PTE26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="134">
                                    <setting name="Name" value="Imcr_Config_List134"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR238"/>
                                    <setting name="ImcrNumber" value="238"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_SCK"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="135">
                                    <setting name="Name" value="Imcr_Config_List135"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR239"/>
                                    <setting name="ImcrNumber" value="239"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_SIN"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="136">
                                    <setting name="Name" value="Imcr_Config_List136"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR240"/>
                                    <setting name="ImcrNumber" value="240"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI1_SOUT"/>
                                    <setting name="ImcrPad" value="PTA18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="137">
                                    <setting name="Name" value="Imcr_Config_List137"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR241"/>
                                    <setting name="ImcrNumber" value="241"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_PCS0"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="138">
                                    <setting name="Name" value="Imcr_Config_List138"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR242"/>
                                    <setting name="ImcrNumber" value="242"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_PCS1"/>
                                    <setting name="ImcrPad" value="PTC10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="139">
                                    <setting name="Name" value="Imcr_Config_List139"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR243"/>
                                    <setting name="ImcrNumber" value="243"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_PCS2"/>
                                    <setting name="ImcrPad" value="PTA21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="140">
                                    <setting name="Name" value="Imcr_Config_List140"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR244"/>
                                    <setting name="ImcrNumber" value="244"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_PCS3"/>
                                    <setting name="ImcrPad" value="PTA15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="141">
                                    <setting name="Name" value="Imcr_Config_List141"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR245"/>
                                    <setting name="ImcrNumber" value="245"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_SCK"/>
                                    <setting name="ImcrPad" value="PTB29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="142">
                                    <setting name="Name" value="Imcr_Config_List142"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR246"/>
                                    <setting name="ImcrNumber" value="246"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_SIN"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="143">
                                    <setting name="Name" value="Imcr_Config_List143"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR247"/>
                                    <setting name="ImcrNumber" value="247"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI2_SOUT"/>
                                    <setting name="ImcrPad" value="PTA8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="144">
                                    <setting name="Name" value="Imcr_Config_List144"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR248"/>
                                    <setting name="ImcrNumber" value="248"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_PCS0"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="145">
                                    <setting name="Name" value="Imcr_Config_List145"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR249"/>
                                    <setting name="ImcrNumber" value="249"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_PCS1"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="146">
                                    <setting name="Name" value="Imcr_Config_List146"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR250"/>
                                    <setting name="ImcrNumber" value="250"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_PCS2"/>
                                    <setting name="ImcrPad" value="PTB13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="147">
                                    <setting name="Name" value="Imcr_Config_List147"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR251"/>
                                    <setting name="ImcrNumber" value="251"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_PCS3"/>
                                    <setting name="ImcrPad" value="PTB12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="148">
                                    <setting name="Name" value="Imcr_Config_List148"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR252"/>
                                    <setting name="ImcrNumber" value="252"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_SCK"/>
                                    <setting name="ImcrPad" value="PTC17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="149">
                                    <setting name="Name" value="Imcr_Config_List149"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR253"/>
                                    <setting name="ImcrNumber" value="253"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_SIN"/>
                                    <setting name="ImcrPad" value="PTC16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="150">
                                    <setting name="Name" value="Imcr_Config_List150"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR254"/>
                                    <setting name="ImcrNumber" value="254"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI3_SOUT"/>
                                    <setting name="ImcrPad" value="PTA17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="151">
                                    <setting name="Name" value="Imcr_Config_List151"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR255"/>
                                    <setting name="ImcrNumber" value="255"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_PCS0"/>
                                    <setting name="ImcrPad" value="PTB8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="152">
                                    <setting name="Name" value="Imcr_Config_List152"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR256"/>
                                    <setting name="ImcrNumber" value="256"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_PCS1"/>
                                    <setting name="ImcrPad" value="PTC25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="153">
                                    <setting name="Name" value="Imcr_Config_List153"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR257"/>
                                    <setting name="ImcrNumber" value="257"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_PCS2"/>
                                    <setting name="ImcrPad" value="PTA0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="154">
                                    <setting name="Name" value="Imcr_Config_List154"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR258"/>
                                    <setting name="ImcrNumber" value="258"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_PCS3"/>
                                    <setting name="ImcrPad" value="PTA16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="155">
                                    <setting name="Name" value="Imcr_Config_List155"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR259"/>
                                    <setting name="ImcrNumber" value="259"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_SCK"/>
                                    <setting name="ImcrPad" value="PTB10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="156">
                                    <setting name="Name" value="Imcr_Config_List156"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR260"/>
                                    <setting name="ImcrNumber" value="260"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_SIN"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="157">
                                    <setting name="Name" value="Imcr_Config_List157"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR261"/>
                                    <setting name="ImcrNumber" value="261"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI4_SOUT"/>
                                    <setting name="ImcrPad" value="PTB9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="158">
                                    <setting name="Name" value="Imcr_Config_List158"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR262"/>
                                    <setting name="ImcrNumber" value="262"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_PCS0"/>
                                    <setting name="ImcrPad" value="PTA15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="159">
                                    <setting name="Name" value="Imcr_Config_List159"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR263"/>
                                    <setting name="ImcrNumber" value="263"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_PCS1"/>
                                    <setting name="ImcrPad" value="PTA14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="160">
                                    <setting name="Name" value="Imcr_Config_List160"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR264"/>
                                    <setting name="ImcrNumber" value="264"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_PCS2"/>
                                    <setting name="ImcrPad" value="PTB18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="161">
                                    <setting name="Name" value="Imcr_Config_List161"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR265"/>
                                    <setting name="ImcrNumber" value="265"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_PCS3"/>
                                    <setting name="ImcrPad" value="PTB20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="162">
                                    <setting name="Name" value="Imcr_Config_List162"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR266"/>
                                    <setting name="ImcrNumber" value="266"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_SCK"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="163">
                                    <setting name="Name" value="Imcr_Config_List163"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR267"/>
                                    <setting name="ImcrNumber" value="267"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_SIN"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="164">
                                    <setting name="Name" value="Imcr_Config_List164"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR268"/>
                                    <setting name="ImcrNumber" value="268"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPSPI5_SOUT"/>
                                    <setting name="ImcrPad" value="PTD2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="165">
                                    <setting name="Name" value="Imcr_Config_List165"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR289"/>
                                    <setting name="ImcrNumber" value="289"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_COL"/>
                                    <setting name="ImcrPad" value="PTB23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="166">
                                    <setting name="Name" value="Imcr_Config_List166"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR290"/>
                                    <setting name="ImcrNumber" value="290"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_CRS"/>
                                    <setting name="ImcrPad" value="PTB22"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="167">
                                    <setting name="Name" value="Imcr_Config_List167"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR291"/>
                                    <setting name="ImcrNumber" value="291"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_MDIO"/>
                                    <setting name="ImcrPad" value="PTA29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="168">
                                    <setting name="Name" value="Imcr_Config_List168"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR292"/>
                                    <setting name="ImcrNumber" value="292"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_RX_DV_RGMII_RXCTL"/>
                                    <setting name="ImcrPad" value="PTB18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="169">
                                    <setting name="Name" value="Imcr_Config_List169"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR293"/>
                                    <setting name="ImcrNumber" value="293"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_RX_ER"/>
                                    <setting name="ImcrPad" value="PTB25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="170">
                                    <setting name="Name" value="Imcr_Config_List170"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR294"/>
                                    <setting name="ImcrNumber" value="294"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_RXD_0"/>
                                    <setting name="ImcrPad" value="PTB23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="171">
                                    <setting name="Name" value="Imcr_Config_List171"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR295"/>
                                    <setting name="ImcrNumber" value="295"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_RXD_1"/>
                                    <setting name="ImcrPad" value="PTB23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="172">
                                    <setting name="Name" value="Imcr_Config_List172"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR296"/>
                                    <setting name="ImcrNumber" value="296"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_TX_CLK"/>
                                    <setting name="ImcrPad" value="PTB3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="173">
                                    <setting name="Name" value="Imcr_Config_List173"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR297"/>
                                    <setting name="ImcrNumber" value="297"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_TX_EN"/>
                                    <setting name="ImcrPad" value="PTB19"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="174">
                                    <setting name="Name" value="Imcr_Config_List174"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR298"/>
                                    <setting name="ImcrNumber" value="298"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_TXD_0"/>
                                    <setting name="ImcrPad" value="PTC2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="175">
                                    <setting name="Name" value="Imcr_Config_List175"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR299"/>
                                    <setting name="ImcrNumber" value="299"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RMII_TXD_1"/>
                                    <setting name="ImcrPad" value="PTC2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="176">
                                    <setting name="Name" value="Imcr_Config_List176"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR300"/>
                                    <setting name="ImcrNumber" value="300"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RX_CLK"/>
                                    <setting name="ImcrPad" value="PTB26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="177">
                                    <setting name="Name" value="Imcr_Config_List177"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR301"/>
                                    <setting name="ImcrNumber" value="301"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RXD2"/>
                                    <setting name="ImcrPad" value="PTB23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="178">
                                    <setting name="Name" value="Imcr_Config_List178"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR302"/>
                                    <setting name="ImcrNumber" value="302"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_RXD3"/>
                                    <setting name="ImcrPad" value="PTB24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="179">
                                    <setting name="Name" value="Imcr_Config_List179"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR303"/>
                                    <setting name="ImcrNumber" value="303"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_TXD2"/>
                                    <setting name="ImcrPad" value="PTD5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="180">
                                    <setting name="Name" value="Imcr_Config_List180"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR304"/>
                                    <setting name="ImcrNumber" value="304"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EMAC_MII_TXD3"/>
                                    <setting name="ImcrPad" value="PTD5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="181">
                                    <setting name="Name" value="Imcr_Config_List181"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR305"/>
                                    <setting name="ImcrNumber" value="305"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA0"/>
                                    <setting name="ImcrPad" value="PTD11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="182">
                                    <setting name="Name" value="Imcr_Config_List182"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR306"/>
                                    <setting name="ImcrNumber" value="306"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA1"/>
                                    <setting name="ImcrPad" value="PTD7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="183">
                                    <setting name="Name" value="Imcr_Config_List183"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR307"/>
                                    <setting name="ImcrNumber" value="307"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA2"/>
                                    <setting name="ImcrPad" value="PTD12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="184">
                                    <setting name="Name" value="Imcr_Config_List184"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR308"/>
                                    <setting name="ImcrNumber" value="308"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA3"/>
                                    <setting name="ImcrPad" value="PTC2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="185">
                                    <setting name="Name" value="Imcr_Config_List185"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR309"/>
                                    <setting name="ImcrNumber" value="309"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_SCKFA"/>
                                    <setting name="ImcrPad" value="PTD10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="186">
                                    <setting name="Name" value="Imcr_Config_List186"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR343"/>
                                    <setting name="ImcrNumber" value="343"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="HSE_TAMPER_EXTIN0"/>
                                    <setting name="ImcrPad" value="PTB1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="187">
                                    <setting name="Name" value="Imcr_Config_List187"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR344"/>
                                    <setting name="ImcrNumber" value="344"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN0"/>
                                    <setting name="ImcrPad" value="PTB5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="188">
                                    <setting name="Name" value="Imcr_Config_List188"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR345"/>
                                    <setting name="ImcrNumber" value="345"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN1"/>
                                    <setting name="ImcrPad" value="PTB4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="189">
                                    <setting name="Name" value="Imcr_Config_List189"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR346"/>
                                    <setting name="ImcrNumber" value="346"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN2"/>
                                    <setting name="ImcrPad" value="PTB3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="190">
                                    <setting name="Name" value="Imcr_Config_List190"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR347"/>
                                    <setting name="ImcrNumber" value="347"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN3"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="191">
                                    <setting name="Name" value="Imcr_Config_List191"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR348"/>
                                    <setting name="ImcrNumber" value="348"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN4"/>
                                    <setting name="ImcrPad" value="PTC26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="192">
                                    <setting name="Name" value="Imcr_Config_List192"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR349"/>
                                    <setting name="ImcrNumber" value="349"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN5"/>
                                    <setting name="ImcrPad" value="PTC11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="193">
                                    <setting name="Name" value="Imcr_Config_List193"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR350"/>
                                    <setting name="ImcrNumber" value="350"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN6"/>
                                    <setting name="ImcrPad" value="PTC25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="194">
                                    <setting name="Name" value="Imcr_Config_List194"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR351"/>
                                    <setting name="ImcrNumber" value="351"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="TRGMUX_IN7"/>
                                    <setting name="ImcrPad" value="PTC24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="195">
                                    <setting name="Name" value="Imcr_Config_List195"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR360"/>
                                    <setting name="ImcrNumber" value="360"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART0_CTS"/>
                                    <setting name="ImcrPad" value="PTA0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="196">
                                    <setting name="Name" value="Imcr_Config_List196"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR361"/>
                                    <setting name="ImcrNumber" value="361"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART1_CTS"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="197">
                                    <setting name="Name" value="Imcr_Config_List197"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR362"/>
                                    <setting name="ImcrNumber" value="362"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART2_CTS"/>
                                    <setting name="ImcrPad" value="PTD11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="198">
                                    <setting name="Name" value="Imcr_Config_List198"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR363"/>
                                    <setting name="ImcrNumber" value="363"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART0_TX"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="199">
                                    <setting name="Name" value="Imcr_Config_List199"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR364"/>
                                    <setting name="ImcrNumber" value="364"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART1_TX"/>
                                    <setting name="ImcrPad" value="PTA18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="200">
                                    <setting name="Name" value="Imcr_Config_List200"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR365"/>
                                    <setting name="ImcrNumber" value="365"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART2_TX"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="201">
                                    <setting name="Name" value="Imcr_Config_List201"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR366"/>
                                    <setting name="ImcrNumber" value="366"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART3_TX"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="202">
                                    <setting name="Name" value="Imcr_Config_List202"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR371"/>
                                    <setting name="ImcrNumber" value="371"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C0_SCL"/>
                                    <setting name="ImcrPad" value="PTC16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="203">
                                    <setting name="Name" value="Imcr_Config_List203"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR372"/>
                                    <setting name="ImcrNumber" value="372"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C0_SDA_0"/>
                                    <setting name="ImcrPad" value="PTA31"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="204">
                                    <setting name="Name" value="Imcr_Config_List204"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR373"/>
                                    <setting name="ImcrNumber" value="373"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART0_DSR_B"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="205">
                                    <setting name="Name" value="Imcr_Config_List205"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR374"/>
                                    <setting name="ImcrNumber" value="374"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART0_DCD_B"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="206">
                                    <setting name="Name" value="Imcr_Config_List206"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR375"/>
                                    <setting name="ImcrNumber" value="375"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART0_RIN_B"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="207">
                                    <setting name="Name" value="Imcr_Config_List207"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR376"/>
                                    <setting name="ImcrNumber" value="376"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART1_RIN_B"/>
                                    <setting name="ImcrPad" value="PTB9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="208">
                                    <setting name="Name" value="Imcr_Config_List208"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR377"/>
                                    <setting name="ImcrNumber" value="377"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART1_DCD_B"/>
                                    <setting name="ImcrPad" value="PTB8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="209">
                                    <setting name="Name" value="Imcr_Config_List209"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR378"/>
                                    <setting name="ImcrNumber" value="378"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART1_DSR_B"/>
                                    <setting name="ImcrPad" value="PTA16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="210">
                                    <setting name="Name" value="Imcr_Config_List210"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR379"/>
                                    <setting name="ImcrNumber" value="379"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_23"/>
                                    <setting name="ImcrPad" value="PTE10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="211">
                                    <setting name="Name" value="Imcr_Config_List211"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR380"/>
                                    <setting name="ImcrNumber" value="380"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_24"/>
                                    <setting name="ImcrPad" value="PTD11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="212">
                                    <setting name="Name" value="Imcr_Config_List212"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR381"/>
                                    <setting name="ImcrNumber" value="381"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_25"/>
                                    <setting name="ImcrPad" value="PTD10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="213">
                                    <setting name="Name" value="Imcr_Config_List213"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR382"/>
                                    <setting name="ImcrNumber" value="382"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_26"/>
                                    <setting name="ImcrPad" value="PTC0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="214">
                                    <setting name="Name" value="Imcr_Config_List214"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR383"/>
                                    <setting name="ImcrNumber" value="383"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_27"/>
                                    <setting name="ImcrPad" value="PTD9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="215">
                                    <setting name="Name" value="Imcr_Config_List215"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR384"/>
                                    <setting name="ImcrNumber" value="384"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_28"/>
                                    <setting name="ImcrPad" value="PTA31"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="216">
                                    <setting name="Name" value="Imcr_Config_List216"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR385"/>
                                    <setting name="ImcrNumber" value="385"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_29"/>
                                    <setting name="ImcrPad" value="PTB18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="217">
                                    <setting name="Name" value="Imcr_Config_List217"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR386"/>
                                    <setting name="ImcrNumber" value="386"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_30"/>
                                    <setting name="ImcrPad" value="PTC20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="218">
                                    <setting name="Name" value="Imcr_Config_List218"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR387"/>
                                    <setting name="ImcrNumber" value="387"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_31"/>
                                    <setting name="ImcrPad" value="PTC21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="219">
                                    <setting name="Name" value="Imcr_Config_List219"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR388"/>
                                    <setting name="ImcrNumber" value="388"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EVTI_0"/>
                                    <setting name="ImcrPad" value="PTA18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="220">
                                    <setting name="Name" value="Imcr_Config_List220"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR389"/>
                                    <setting name="ImcrNumber" value="389"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EVTI_1"/>
                                    <setting name="ImcrPad" value="PTC20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="221">
                                    <setting name="Name" value="Imcr_Config_List221"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR390"/>
                                    <setting name="ImcrNumber" value="390"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C1_SCL"/>
                                    <setting name="ImcrPad" value="PTB19"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="222">
                                    <setting name="Name" value="Imcr_Config_List222"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR391"/>
                                    <setting name="ImcrNumber" value="391"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C1_SDA_0"/>
                                    <setting name="ImcrPad" value="PTC9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="223">
                                    <setting name="Name" value="Imcr_Config_List223"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR392"/>
                                    <setting name="ImcrNumber" value="392"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C1_SDA_1"/>
                                    <setting name="ImcrPad" value="PTB0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="224">
                                    <setting name="Name" value="Imcr_Config_List224"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR393"/>
                                    <setting name="ImcrNumber" value="393"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C1_SDA_2"/>
                                    <setting name="ImcrPad" value="PTA31"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="225">
                                    <setting name="Name" value="Imcr_Config_List225"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR394"/>
                                    <setting name="ImcrNumber" value="394"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C1_SDA_3"/>
                                    <setting name="ImcrPad" value="PTA30"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="226">
                                    <setting name="Name" value="Imcr_Config_List226"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR395"/>
                                    <setting name="ImcrNumber" value="395"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_DATA0"/>
                                    <setting name="ImcrPad" value="PTF16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="227">
                                    <setting name="Name" value="Imcr_Config_List227"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR396"/>
                                    <setting name="ImcrNumber" value="396"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_CLKIN0"/>
                                    <setting name="ImcrPad" value="PTF14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="228">
                                    <setting name="Name" value="Imcr_Config_List228"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR397"/>
                                    <setting name="ImcrNumber" value="397"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_DATA1"/>
                                    <setting name="ImcrPad" value="PTF17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="229">
                                    <setting name="Name" value="Imcr_Config_List229"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR398"/>
                                    <setting name="ImcrNumber" value="398"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_CLKIN1"/>
                                    <setting name="ImcrPad" value="PTF20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="230">
                                    <setting name="Name" value="Imcr_Config_List230"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR399"/>
                                    <setting name="ImcrNumber" value="399"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_DATA2"/>
                                    <setting name="ImcrPad" value="PTF18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="231">
                                    <setting name="Name" value="Imcr_Config_List231"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR400"/>
                                    <setting name="ImcrNumber" value="400"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_CLKIN2"/>
                                    <setting name="ImcrPad" value="PTF21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="232">
                                    <setting name="Name" value="Imcr_Config_List232"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR401"/>
                                    <setting name="ImcrNumber" value="401"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_DATA3"/>
                                    <setting name="ImcrPad" value="PTD19"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="233">
                                    <setting name="Name" value="Imcr_Config_List233"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR402"/>
                                    <setting name="ImcrNumber" value="402"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="EXT_CLKIN3"/>
                                    <setting name="ImcrPad" value="PTD18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="234">
                                    <setting name="Name" value="Imcr_Config_List234"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR403"/>
                                    <setting name="ImcrNumber" value="403"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="DSPI_MSC0_SIN"/>
                                    <setting name="ImcrPad" value="PTC10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="235">
                                    <setting name="Name" value="Imcr_Config_List235"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR404"/>
                                    <setting name="ImcrNumber" value="404"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C0_SDA_1"/>
                                    <setting name="ImcrPad" value="PTC27"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="236">
                                    <setting name="Name" value="Imcr_Config_List236"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR405"/>
                                    <setting name="ImcrNumber" value="405"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C0_SDA_2"/>
                                    <setting name="ImcrPad" value="PTC10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="237">
                                    <setting name="Name" value="Imcr_Config_List237"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR406"/>
                                    <setting name="ImcrNumber" value="406"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="I3C0_SDA_3"/>
                                    <setting name="ImcrPad" value="PTB18"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="238">
                                    <setting name="Name" value="Imcr_Config_List238"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR407"/>
                                    <setting name="ImcrNumber" value="407"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_22"/>
                                    <setting name="ImcrPad" value="PTE11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="239">
                                    <setting name="Name" value="Imcr_Config_List239"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR408"/>
                                    <setting name="ImcrNumber" value="408"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_A_3"/>
                                    <setting name="ImcrPad" value="PTD4"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="240">
                                    <setting name="Name" value="Imcr_Config_List240"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR409"/>
                                    <setting name="ImcrNumber" value="409"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_B_2"/>
                                    <setting name="ImcrPad" value="PTD3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="241">
                                    <setting name="Name" value="Imcr_Config_List241"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR410"/>
                                    <setting name="ImcrNumber" value="410"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_A_2"/>
                                    <setting name="ImcrPad" value="PTD2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="242">
                                    <setting name="Name" value="Imcr_Config_List242"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR411"/>
                                    <setting name="ImcrNumber" value="411"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_A_1"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="243">
                                    <setting name="Name" value="Imcr_Config_List243"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR413"/>
                                    <setting name="ImcrNumber" value="413"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_B_0"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="244">
                                    <setting name="Name" value="Imcr_Config_List244"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR414"/>
                                    <setting name="ImcrNumber" value="414"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_B_3"/>
                                    <setting name="ImcrPad" value="PTD22"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="245">
                                    <setting name="Name" value="Imcr_Config_List245"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR415"/>
                                    <setting name="ImcrNumber" value="415"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_B_1"/>
                                    <setting name="ImcrPad" value="PTD23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="246">
                                    <setting name="Name" value="Imcr_Config_List246"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR416"/>
                                    <setting name="ImcrNumber" value="416"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_A_0"/>
                                    <setting name="ImcrPad" value="PTD24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="247">
                                    <setting name="Name" value="Imcr_Config_List247"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR417"/>
                                    <setting name="ImcrNumber" value="417"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_EXT_CLK"/>
                                    <setting name="ImcrPad" value="PTB17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="248">
                                    <setting name="Name" value="Imcr_Config_List248"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR418"/>
                                    <setting name="ImcrNumber" value="418"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_EXT_FORCE"/>
                                    <setting name="ImcrPad" value="PTD20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="249">
                                    <setting name="Name" value="Imcr_Config_List249"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR419"/>
                                    <setting name="ImcrNumber" value="419"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA4"/>
                                    <setting name="ImcrPad" value="PTC0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="250">
                                    <setting name="Name" value="Imcr_Config_List250"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR420"/>
                                    <setting name="ImcrNumber" value="420"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA5"/>
                                    <setting name="ImcrPad" value="PTD9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="251">
                                    <setting name="Name" value="Imcr_Config_List251"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR421"/>
                                    <setting name="ImcrNumber" value="421"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA6"/>
                                    <setting name="ImcrPad" value="PTD8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="252">
                                    <setting name="Name" value="Imcr_Config_List252"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR422"/>
                                    <setting name="ImcrNumber" value="422"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_IOFA7"/>
                                    <setting name="ImcrPad" value="PTC17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="253">
                                    <setting name="Name" value="Imcr_Config_List253"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR423"/>
                                    <setting name="ImcrNumber" value="423"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_DQSFA"/>
                                    <setting name="ImcrPad" value="PTC1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="254">
                                    <setting name="Name" value="Imcr_Config_List254"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR424"/>
                                    <setting name="ImcrNumber" value="424"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_A_3"/>
                                    <setting name="ImcrPad" value="PTC9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="255">
                                    <setting name="Name" value="Imcr_Config_List255"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR425"/>
                                    <setting name="ImcrNumber" value="425"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_B_2"/>
                                    <setting name="ImcrPad" value="PTC8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="256">
                                    <setting name="Name" value="Imcr_Config_List256"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR426"/>
                                    <setting name="ImcrNumber" value="426"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_B_1"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="257">
                                    <setting name="Name" value="Imcr_Config_List257"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR427"/>
                                    <setting name="ImcrNumber" value="427"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_B_0"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="258">
                                    <setting name="Name" value="Imcr_Config_List258"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR428"/>
                                    <setting name="ImcrNumber" value="428"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_B_3"/>
                                    <setting name="ImcrPad" value="PTC28"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="259">
                                    <setting name="Name" value="Imcr_Config_List259"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR429"/>
                                    <setting name="ImcrNumber" value="429"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_A_2"/>
                                    <setting name="ImcrPad" value="PTC29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="260">
                                    <setting name="Name" value="Imcr_Config_List260"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR430"/>
                                    <setting name="ImcrNumber" value="430"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_A_1"/>
                                    <setting name="ImcrPad" value="PTC30"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="261">
                                    <setting name="Name" value="Imcr_Config_List261"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR431"/>
                                    <setting name="ImcrNumber" value="431"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_A_0"/>
                                    <setting name="ImcrPad" value="PTC31"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="262">
                                    <setting name="Name" value="Imcr_Config_List262"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR432"/>
                                    <setting name="ImcrNumber" value="432"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_EXT_CLK"/>
                                    <setting name="ImcrPad" value="PTC24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="263">
                                    <setting name="Name" value="Imcr_Config_List263"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR433"/>
                                    <setting name="ImcrNumber" value="433"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_EXT_FORCE"/>
                                    <setting name="ImcrPad" value="PTC25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="264">
                                    <setting name="Name" value="Imcr_Config_List264"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR434"/>
                                    <setting name="ImcrNumber" value="434"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_TCRCLK"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="265">
                                    <setting name="Name" value="Imcr_Config_List265"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR435"/>
                                    <setting name="ImcrNumber" value="435"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_TCRCLK"/>
                                    <setting name="ImcrPad" value="PTA8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="266">
                                    <setting name="Name" value="Imcr_Config_List266"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR436"/>
                                    <setting name="ImcrNumber" value="436"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="SWG_EXT_REF_CLK"/>
                                    <setting name="ImcrPad" value="PTA22"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="267">
                                    <setting name="Name" value="Imcr_Config_List267"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR437"/>
                                    <setting name="ImcrNumber" value="437"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="QuadSPI_INTA"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="268">
                                    <setting name="Name" value="Imcr_Config_List268"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR438"/>
                                    <setting name="ImcrNumber" value="438"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LPUART_MSC0_RX"/>
                                    <setting name="ImcrPad" value="PTB2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="269">
                                    <setting name="Name" value="Imcr_Config_List269"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR440"/>
                                    <setting name="ImcrNumber" value="440"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PGOOD"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="270">
                                    <setting name="Name" value="Imcr_Config_List270"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR441"/>
                                    <setting name="ImcrNumber" value="441"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="LFAST_0_EXT_REF_I"/>
                                    <setting name="ImcrPad" value="PTA29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="271">
                                    <setting name="Name" value="Imcr_Config_List271"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR442"/>
                                    <setting name="ImcrNumber" value="442"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_6"/>
                                    <setting name="ImcrPad" value="PTA14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="272">
                                    <setting name="Name" value="Imcr_Config_List272"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR443"/>
                                    <setting name="ImcrNumber" value="443"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_11"/>
                                    <setting name="ImcrPad" value="PTD3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="273">
                                    <setting name="Name" value="Imcr_Config_List273"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR444"/>
                                    <setting name="ImcrNumber" value="444"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_10"/>
                                    <setting name="ImcrPad" value="PTB16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="274">
                                    <setting name="Name" value="Imcr_Config_List274"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR445"/>
                                    <setting name="ImcrNumber" value="445"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_3"/>
                                    <setting name="ImcrPad" value="PTA3"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="275">
                                    <setting name="Name" value="Imcr_Config_List275"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR446"/>
                                    <setting name="ImcrNumber" value="446"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_2"/>
                                    <setting name="ImcrPad" value="PTA2"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="276">
                                    <setting name="Name" value="Imcr_Config_List276"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR447"/>
                                    <setting name="ImcrNumber" value="447"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_0"/>
                                    <setting name="ImcrPad" value="PTB11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="277">
                                    <setting name="Name" value="Imcr_Config_List277"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR448"/>
                                    <setting name="ImcrNumber" value="448"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_4"/>
                                    <setting name="ImcrPad" value="PTA19"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="278">
                                    <setting name="Name" value="Imcr_Config_List278"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR449"/>
                                    <setting name="ImcrNumber" value="449"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_1"/>
                                    <setting name="ImcrPad" value="PTA21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="279">
                                    <setting name="Name" value="Imcr_Config_List279"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR450"/>
                                    <setting name="ImcrNumber" value="450"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_8"/>
                                    <setting name="ImcrPad" value="PTA17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="280">
                                    <setting name="Name" value="Imcr_Config_List280"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR451"/>
                                    <setting name="ImcrNumber" value="451"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_16"/>
                                    <setting name="ImcrPad" value="PTB17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="281">
                                    <setting name="Name" value="Imcr_Config_List281"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR452"/>
                                    <setting name="ImcrNumber" value="452"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_14"/>
                                    <setting name="ImcrPad" value="PTB16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="282">
                                    <setting name="Name" value="Imcr_Config_List282"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR453"/>
                                    <setting name="ImcrNumber" value="453"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_13"/>
                                    <setting name="ImcrPad" value="PTA23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="283">
                                    <setting name="Name" value="Imcr_Config_List283"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR454"/>
                                    <setting name="ImcrNumber" value="454"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_9"/>
                                    <setting name="ImcrPad" value="PTB14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="284">
                                    <setting name="Name" value="Imcr_Config_List284"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR455"/>
                                    <setting name="ImcrNumber" value="455"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_4"/>
                                    <setting name="ImcrPad" value="PTA20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="285">
                                    <setting name="Name" value="Imcr_Config_List285"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR456"/>
                                    <setting name="ImcrNumber" value="456"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_2"/>
                                    <setting name="ImcrPad" value="PTB12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="286">
                                    <setting name="Name" value="Imcr_Config_List286"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR457"/>
                                    <setting name="ImcrNumber" value="457"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_15"/>
                                    <setting name="ImcrPad" value="PTD6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="287">
                                    <setting name="Name" value="Imcr_Config_List287"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR458"/>
                                    <setting name="ImcrNumber" value="458"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_7"/>
                                    <setting name="ImcrPad" value="PTB17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="288">
                                    <setting name="Name" value="Imcr_Config_List288"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR459"/>
                                    <setting name="ImcrNumber" value="459"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_0"/>
                                    <setting name="ImcrPad" value="PTA8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="289">
                                    <setting name="Name" value="Imcr_Config_List289"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR460"/>
                                    <setting name="ImcrNumber" value="460"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_19"/>
                                    <setting name="ImcrPad" value="PTC11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="290">
                                    <setting name="Name" value="Imcr_Config_List290"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR461"/>
                                    <setting name="ImcrNumber" value="461"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_23"/>
                                    <setting name="ImcrPad" value="PTC10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="291">
                                    <setting name="Name" value="Imcr_Config_List291"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR462"/>
                                    <setting name="ImcrNumber" value="462"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_9"/>
                                    <setting name="ImcrPad" value="PTA14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="292">
                                    <setting name="Name" value="Imcr_Config_List292"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR463"/>
                                    <setting name="ImcrNumber" value="463"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_7"/>
                                    <setting name="ImcrPad" value="PTB0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="293">
                                    <setting name="Name" value="Imcr_Config_List293"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR464"/>
                                    <setting name="ImcrNumber" value="464"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_13"/>
                                    <setting name="ImcrPad" value="PTC9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="294">
                                    <setting name="Name" value="Imcr_Config_List294"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR465"/>
                                    <setting name="ImcrNumber" value="465"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_22"/>
                                    <setting name="ImcrPad" value="PTC8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="295">
                                    <setting name="Name" value="Imcr_Config_List295"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR466"/>
                                    <setting name="ImcrNumber" value="466"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_20"/>
                                    <setting name="ImcrPad" value="PTA7"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="296">
                                    <setting name="Name" value="Imcr_Config_List296"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR467"/>
                                    <setting name="ImcrNumber" value="467"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_18"/>
                                    <setting name="ImcrPad" value="PTA6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="297">
                                    <setting name="Name" value="Imcr_Config_List297"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR468"/>
                                    <setting name="ImcrNumber" value="468"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_16"/>
                                    <setting name="ImcrPad" value="PTD30"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="298">
                                    <setting name="Name" value="Imcr_Config_List298"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR469"/>
                                    <setting name="ImcrNumber" value="469"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_15"/>
                                    <setting name="ImcrPad" value="PTC23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="299">
                                    <setting name="Name" value="Imcr_Config_List299"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR470"/>
                                    <setting name="ImcrNumber" value="470"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_21"/>
                                    <setting name="ImcrPad" value="PTB25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="300">
                                    <setting name="Name" value="Imcr_Config_List300"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR471"/>
                                    <setting name="ImcrNumber" value="471"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_20"/>
                                    <setting name="ImcrPad" value="PTB23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="301">
                                    <setting name="Name" value="Imcr_Config_List301"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR472"/>
                                    <setting name="ImcrNumber" value="472"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_18"/>
                                    <setting name="ImcrPad" value="PTC26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="302">
                                    <setting name="Name" value="Imcr_Config_List302"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR473"/>
                                    <setting name="ImcrNumber" value="473"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_14"/>
                                    <setting name="ImcrPad" value="PTC27"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="303">
                                    <setting name="Name" value="Imcr_Config_List303"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR474"/>
                                    <setting name="ImcrNumber" value="474"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_5"/>
                                    <setting name="ImcrPad" value="PTC10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="304">
                                    <setting name="Name" value="Imcr_Config_List304"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR475"/>
                                    <setting name="ImcrNumber" value="475"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_21"/>
                                    <setting name="ImcrPad" value="PTC29"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="305">
                                    <setting name="Name" value="Imcr_Config_List305"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR476"/>
                                    <setting name="ImcrNumber" value="476"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_19"/>
                                    <setting name="ImcrPad" value="PTC30"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="306">
                                    <setting name="Name" value="Imcr_Config_List306"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR477"/>
                                    <setting name="ImcrNumber" value="477"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_17"/>
                                    <setting name="ImcrPad" value="PTC31"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="307">
                                    <setting name="Name" value="Imcr_Config_List307"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR478"/>
                                    <setting name="ImcrNumber" value="478"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_6"/>
                                    <setting name="ImcrPad" value="PTC11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="308">
                                    <setting name="Name" value="Imcr_Config_List308"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR479"/>
                                    <setting name="ImcrNumber" value="479"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_5"/>
                                    <setting name="ImcrPad" value="PTA8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="309">
                                    <setting name="Name" value="Imcr_Config_List309"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR480"/>
                                    <setting name="ImcrNumber" value="480"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_1"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="310">
                                    <setting name="Name" value="Imcr_Config_List310"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR481"/>
                                    <setting name="ImcrNumber" value="481"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_12"/>
                                    <setting name="ImcrPad" value="PTA9"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="311">
                                    <setting name="Name" value="Imcr_Config_List311"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR482"/>
                                    <setting name="ImcrNumber" value="482"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_8"/>
                                    <setting name="ImcrPad" value="PTA24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="312">
                                    <setting name="Name" value="Imcr_Config_List312"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR483"/>
                                    <setting name="ImcrNumber" value="483"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_3"/>
                                    <setting name="ImcrPad" value="PTD20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="313">
                                    <setting name="Name" value="Imcr_Config_List313"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR484"/>
                                    <setting name="ImcrNumber" value="484"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_X_3"/>
                                    <setting name="ImcrPad" value="PTC10"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="314">
                                    <setting name="Name" value="Imcr_Config_List314"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR485"/>
                                    <setting name="ImcrNumber" value="485"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_X_1"/>
                                    <setting name="ImcrPad" value="PTB1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="315">
                                    <setting name="Name" value="Imcr_Config_List315"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR486"/>
                                    <setting name="ImcrNumber" value="486"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_X_0"/>
                                    <setting name="ImcrPad" value="PTB0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="316">
                                    <setting name="Name" value="Imcr_Config_List316"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR487"/>
                                    <setting name="ImcrNumber" value="487"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_X_3"/>
                                    <setting name="ImcrPad" value="PTB14"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="317">
                                    <setting name="Name" value="Imcr_Config_List317"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR488"/>
                                    <setting name="ImcrNumber" value="488"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_X_1"/>
                                    <setting name="ImcrPad" value="PTB13"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="318">
                                    <setting name="Name" value="Imcr_Config_List318"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR489"/>
                                    <setting name="ImcrNumber" value="489"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_X_0"/>
                                    <setting name="ImcrPad" value="PTB12"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="319">
                                    <setting name="Name" value="Imcr_Config_List319"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR490"/>
                                    <setting name="ImcrNumber" value="490"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_X_2"/>
                                    <setting name="ImcrPad" value="PTC27"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="320">
                                    <setting name="Name" value="Imcr_Config_List320"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR491"/>
                                    <setting name="ImcrNumber" value="491"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_X_2"/>
                                    <setting name="ImcrPad" value="PTD21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="321">
                                    <setting name="Name" value="Imcr_Config_List321"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR492"/>
                                    <setting name="ImcrNumber" value="492"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_FAULT_3"/>
                                    <setting name="ImcrPad" value="PTB17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="322">
                                    <setting name="Name" value="Imcr_Config_List322"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR493"/>
                                    <setting name="ImcrNumber" value="493"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_FAULT_1"/>
                                    <setting name="ImcrPad" value="PTB16"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="323">
                                    <setting name="Name" value="Imcr_Config_List323"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR494"/>
                                    <setting name="ImcrNumber" value="494"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_FAULT_0"/>
                                    <setting name="ImcrPad" value="PTB15"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="324">
                                    <setting name="Name" value="Imcr_Config_List324"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR495"/>
                                    <setting name="ImcrNumber" value="495"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_0_FAULT_2"/>
                                    <setting name="ImcrPad" value="PTD20"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="325">
                                    <setting name="Name" value="Imcr_Config_List325"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR496"/>
                                    <setting name="ImcrNumber" value="496"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_FAULT_1"/>
                                    <setting name="ImcrPad" value="PTC11"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="326">
                                    <setting name="Name" value="Imcr_Config_List326"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR497"/>
                                    <setting name="ImcrNumber" value="497"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_FAULT_3"/>
                                    <setting name="ImcrPad" value="PTC24"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="327">
                                    <setting name="Name" value="Imcr_Config_List327"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR498"/>
                                    <setting name="ImcrNumber" value="498"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_FAULT_2"/>
                                    <setting name="ImcrPad" value="PTC25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="328">
                                    <setting name="Name" value="Imcr_Config_List328"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR499"/>
                                    <setting name="ImcrNumber" value="499"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="PWM_1_FAULT_0"/>
                                    <setting name="ImcrPad" value="PTC26"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="329">
                                    <setting name="Name" value="Imcr_Config_List329"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR500"/>
                                    <setting name="ImcrNumber" value="500"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_26"/>
                                    <setting name="ImcrPad" value="PTD6"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="330">
                                    <setting name="Name" value="Imcr_Config_List330"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR501"/>
                                    <setting name="ImcrNumber" value="501"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_27"/>
                                    <setting name="ImcrPad" value="PTD5"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="331">
                                    <setting name="Name" value="Imcr_Config_List331"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR502"/>
                                    <setting name="ImcrNumber" value="502"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_28"/>
                                    <setting name="ImcrPad" value="PTD8"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="332">
                                    <setting name="Name" value="Imcr_Config_List332"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR503"/>
                                    <setting name="ImcrNumber" value="503"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_29"/>
                                    <setting name="ImcrPad" value="PTC17"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="333">
                                    <setting name="Name" value="Imcr_Config_List333"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR504"/>
                                    <setting name="ImcrNumber" value="504"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_24"/>
                                    <setting name="ImcrPad" value="PTA23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="334">
                                    <setting name="Name" value="Imcr_Config_List334"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR505"/>
                                    <setting name="ImcrNumber" value="505"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_25"/>
                                    <setting name="ImcrPad" value="PTB21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="335">
                                    <setting name="Name" value="Imcr_Config_List335"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR506"/>
                                    <setting name="ImcrNumber" value="506"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_30"/>
                                    <setting name="ImcrPad" value="PTB23"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="336">
                                    <setting name="Name" value="Imcr_Config_List336"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR507"/>
                                    <setting name="ImcrNumber" value="507"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_A_CH_31"/>
                                    <setting name="ImcrPad" value="PTB25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="337">
                                    <setting name="Name" value="Imcr_Config_List337"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR508"/>
                                    <setting name="ImcrNumber" value="508"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_10"/>
                                    <setting name="ImcrPad" value="PTD25"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="338">
                                    <setting name="Name" value="Imcr_Config_List338"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR509"/>
                                    <setting name="ImcrNumber" value="509"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_12"/>
                                    <setting name="ImcrPad" value="PTD1"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="339">
                                    <setting name="Name" value="Imcr_Config_List339"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR510"/>
                                    <setting name="ImcrNumber" value="510"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_17"/>
                                    <setting name="ImcrPad" value="PTD0"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="340">
                                    <setting name="Name" value="Imcr_Config_List340"/>
                                    <setting name="ImcrName" value="SIUL2_0_IMCR511"/>
                                    <setting name="ImcrNumber" value="511"/>
                                    <setting name="ImcrSiul2Instance" value="SIUL2_0"/>
                                    <setting name="ImcrInput" value="eTPU_B_CH_11"/>
                                    <setting name="ImcrPad" value="PTA21"/>
                                    <setting name="ImcrMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                              </array>
                              <array name="Other_Config_List">
                                 <struct name="0">
                                    <setting name="Name" value="Other_Config_List0"/>
                                    <setting name="OtherName" value="Siul2_0_IntCtrl"/>
                                    <setting name="OtherNumber" value="0"/>
                                    <setting name="OthersSiul2Instance" value="SIUL2_0"/>
                                    <setting name="OtherInput" value="InterruptRegisters"/>
                                    <setting name="OtherMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="Other_Config_List1"/>
                                    <setting name="OtherName" value="Siul2_0_RegGCR"/>
                                    <setting name="OtherNumber" value="15"/>
                                    <setting name="OthersSiul2Instance" value="SIUL2_0"/>
                                    <setting name="OtherInput" value="GcrRegisters"/>
                                    <setting name="OtherMirror" value="Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0"/>
                                 </struct>
                              </array>
                           </struct>
                           <struct name="Dma_Mux_Configuration">
                              <setting name="Name" value="Dma_Mux_Configuration"/>
                              <setting name="Dma_Mux_DevErrorDetect" value="true"/>
                              <array name="Dma_Mux_Module_Config">
                                 <struct name="0">
                                    <setting name="Name" value="Dma_Mux_Flexio_0_Tx"/>
                                    <setting name="Dma_Mux_HwInstance" value="DMA_INSTANCE_0"/>
                                    <setting name="Dma_Mux_HwChannel" value="DMA_CHANNEL_0"/>
                                    <setting name="Dma_Mux_Enable_Trigger" value="false"/>
                                    <setting name="Dma_Mux_Source0" value="DMA_MUX_0_FLEXIO_SHIFTER0"/>
                                    <setting name="Dma_Mux_Source1" value="DMA_MUX_1_FLEXIO_FLEXIO_SHIFTER6"/>
                                    <setting name="Dma_Mux_Source2" value="DMA_MUX_2_REQ_DISABLED"/>
                                    <setting name="Dma_Mux_Source3" value="DMA_MUX_3_REQ_DISABLED"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="Dma_Mux_Flexio_0_Rx"/>
                                    <setting name="Dma_Mux_HwInstance" value="DMA_INSTANCE_0"/>
                                    <setting name="Dma_Mux_HwChannel" value="DMA_CHANNEL_1"/>
                                    <setting name="Dma_Mux_Enable_Trigger" value="false"/>
                                    <setting name="Dma_Mux_Source0" value="DMA_MUX_0_FLEXIO_SHIFTER1"/>
                                    <setting name="Dma_Mux_Source1" value="DMA_MUX_1_FLEXIO_FLEXIO_SHIFTER6"/>
                                    <setting name="Dma_Mux_Source2" value="DMA_MUX_2_REQ_DISABLED"/>
                                    <setting name="Dma_Mux_Source3" value="DMA_MUX_3_REQ_DISABLED"/>
                                 </struct>
                              </array>
                           </struct>
                           <struct name="Mscm_Configuration">
                              <setting name="Name" value="Mscm_Configuration"/>
                              <setting name="MscmDevErrorDetect" value="true"/>
                              <array name="MscmConfig">
                                 <struct name="0">
                                    <setting name="Name" value="MscmConfig_0"/>
                                    <setting name="IsrName" value="MSCM_CPU_TO_CPU_INT0"/>
                                    <setting name="IsrTargetCore0" value="true"/>
                                    <setting name="IsrTargetCore1" value="true"/>
                                    <setting name="IsrTargetCore2" value="true"/>
                                    <setting name="IsrTargetCore3" value="true"/>
                                 </struct>
                              </array>
                           </struct>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="255"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mcu" uuid="978b1023-698e-4a0f-ad26-81683dd5d9b8" type="Mcu" type_id="Mcu" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Mcu">
                        <setting name="Name" value="Mcu"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="McuGeneralConfiguration">
                           <setting name="Name" value="McuGeneralConfiguration"/>
                           <setting name="McuDevErrorDetect" value="false"/>
                           <setting name="McuVersionInfoApi" value="false"/>
                           <setting name="McuGetRamStateApi" value="false"/>
                           <setting name="McuInitClock" value="true"/>
                           <setting name="McuNoPll" value="false"/>
                           <setting name="McuEnterLowPowerMode" value="true"/>
                           <setting name="McuTimeout" value="50000"/>
                           <setting name="McuEnableUserModeSupport" value="false"/>
                           <setting name="McuPerformResetApi" value="false"/>
                           <setting name="McuCalloutBeforePerformReset" value="false"/>
                           <setting name="McuPerformResetCallout" value="NULL_PTR"/>
                           <array name="McuCmuNotification"/>
                           <setting name="McuAlternateResetIsrUsed" value="false"/>
                           <setting name="McuCmuErrorIsrUsed" value="false"/>
                           <setting name="McuVoltageErrorIsrUsed" value="false"/>
                           <array name="McuErrorIsrNotification"/>
                           <setting name="McuDisableRgmInit" value="false"/>
                           <setting name="McuDisablePmcInit" value="false"/>
                           <setting name="McuDisableRamWaitStatesConfig" value="false"/>
                           <setting name="McuDisableFlashWaitStatesConfig" value="false"/>
                           <array name="McuPrepareMemoryConfig"/>
                           <setting name="McuTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="McuRegisterValuesOptimization" value="DISABLED"/>
                           <array name="McuEcucPartitionRef"/>
                           <struct name="McuControlledClocksConfiguration">
                              <setting name="Name" value="McuControlledClocksConfiguration"/>
                              <setting name="McuFxoscUnderMcuControl" value="true"/>
                              <setting name="McuFircUnderMcuControl" value="true"/>
                              <setting name="McuSircUnderMcuControl" value="true"/>
                              <setting name="McuPll0UnderMcuControl" value="true"/>
                           </struct>
                        </struct>
                        <struct name="McuDebugConfiguration">
                           <setting name="Name" value="McuDebugConfiguration"/>
                           <setting name="McuDisableDemReportErrorStatus" value="true"/>
                           <setting name="McuGetSystemStateApi" value="false"/>
                           <setting name="McuGetPowerModeStateApi" value="false"/>
                           <setting name="McuGetPowerDomainApi" value="false"/>
                           <setting name="McuSscmGetMemConfigApi" value="false"/>
                           <setting name="McuSscmGetStatusApi" value="false"/>
                           <setting name="McuSscmGetUoptApi" value="false"/>
                           <setting name="McuGetMidrStructureApi" value="false"/>
                           <setting name="McuDisableCmuApi" value="true"/>
                           <setting name="McuEmiosConfigureGprenApi" value="false"/>
                           <setting name="McuGetClockFrequencyApi" value="false"/>
                        </struct>
                        <struct name="McuCoreControlConfiguration">
                           <setting name="Name" value="McuCoreControlConfiguration"/>
                           <setting name="McuCoreBootAddressControl" value="false"/>
                        </struct>
                        <struct name="McuPublishedInformation">
                           <setting name="Name" value="McuPublishedInformation"/>
                           <array name="McuResetReasonConf">
                              <struct name="0">
                                 <setting name="Name" value="MCU_POWER_ON_RESET"/>
                                 <setting name="McuResetReason" value="0"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="MCU_FCCU_FTR_RESET"/>
                                 <setting name="McuResetReason" value="1"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="MCU_STCU_URF_RESET"/>
                                 <setting name="McuResetReason" value="2"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="MCU_MC_RGM_FRE_RESET"/>
                                 <setting name="McuResetReason" value="3"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="MCU_FXOSC_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="4"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="MCU_PLL_LOL_RESET"/>
                                 <setting name="McuResetReason" value="5"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="MCU_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="6"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="MCU_AIPS_PLAT_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="7"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="MCU_HSE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="8"/>
                              </struct>
                              <struct name="9">
                                 <setting name="Name" value="MCU_SYS_DIV_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="9"/>
                              </struct>
                              <struct name="10">
                                 <setting name="Name" value="MCU_CM7_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="10"/>
                              </struct>
                              <struct name="11">
                                 <setting name="Name" value="MCU_HSE_TMPR_RST_RESET"/>
                                 <setting name="McuResetReason" value="11"/>
                              </struct>
                              <struct name="12">
                                 <setting name="Name" value="MCU_HSE_SNVS_RST_RESET"/>
                                 <setting name="McuResetReason" value="12"/>
                              </struct>
                              <struct name="13">
                                 <setting name="Name" value="MCU_SW_DEST_RESET"/>
                                 <setting name="McuResetReason" value="13"/>
                              </struct>
                              <struct name="14">
                                 <setting name="Name" value="MCU_DEBUG_DEST_RESET"/>
                                 <setting name="McuResetReason" value="14"/>
                              </struct>
                              <struct name="15">
                                 <setting name="Name" value="MCU_F_EXR_RESET"/>
                                 <setting name="McuResetReason" value="15"/>
                              </struct>
                              <struct name="16">
                                 <setting name="Name" value="MCU_FCCU_RST_RESET"/>
                                 <setting name="McuResetReason" value="16"/>
                              </struct>
                              <struct name="17">
                                 <setting name="Name" value="MCU_ST_DONE_RESET"/>
                                 <setting name="McuResetReason" value="17"/>
                              </struct>
                              <struct name="18">
                                 <setting name="Name" value="MCU_SWT0_RST_RESET"/>
                                 <setting name="McuResetReason" value="18"/>
                              </struct>
                              <struct name="19">
                                 <setting name="Name" value="MCU_SWT1_RST_RESET"/>
                                 <setting name="McuResetReason" value="19"/>
                              </struct>
                              <struct name="20">
                                 <setting name="Name" value="MCU_SWT2_RST_RESET"/>
                                 <setting name="McuResetReason" value="20"/>
                              </struct>
                              <struct name="21">
                                 <setting name="Name" value="MCU_JTAG_RST_RESET"/>
                                 <setting name="McuResetReason" value="21"/>
                              </struct>
                              <struct name="22">
                                 <setting name="Name" value="MCU_SWT3_RST_RESET"/>
                                 <setting name="McuResetReason" value="22"/>
                              </struct>
                              <struct name="23">
                                 <setting name="Name" value="MCU_PLL_AUX_RESET"/>
                                 <setting name="McuResetReason" value="23"/>
                              </struct>
                              <struct name="24">
                                 <setting name="Name" value="MCU_HSE_SWT_RST_RESET"/>
                                 <setting name="McuResetReason" value="24"/>
                              </struct>
                              <struct name="25">
                                 <setting name="Name" value="MCU_HSE_BOOT_RST_RESET"/>
                                 <setting name="McuResetReason" value="25"/>
                              </struct>
                              <struct name="26">
                                 <setting name="Name" value="MCU_SW_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="26"/>
                              </struct>
                              <struct name="27">
                                 <setting name="Name" value="MCU_DEBUG_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="27"/>
                              </struct>
                              <struct name="28">
                                 <setting name="Name" value="MCU_WAKEUP_REASON"/>
                                 <setting name="McuResetReason" value="28"/>
                              </struct>
                              <struct name="29">
                                 <setting name="Name" value="MCU_NO_RESET_REASON"/>
                                 <setting name="McuResetReason" value="29"/>
                              </struct>
                              <struct name="30">
                                 <setting name="Name" value="MCU_MULTIPLE_RESET_REASON"/>
                                 <setting name="McuResetReason" value="30"/>
                              </struct>
                              <struct name="31">
                                 <setting name="Name" value="MCU_RESET_UNDEFINED"/>
                                 <setting name="McuResetReason" value="31"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                        <struct name="McuModuleConfiguration">
                           <setting name="Name" value="McuModuleConfiguration"/>
                           <array name="McuResetSetting"/>
                           <setting name="McuClockSrcFailureNotification" value="DISABLED"/>
                           <array name="McuClockSettingConfig">
                              <struct name="0">
                                 <setting name="Name" value="McuClockSettingConfig_0"/>
                                 <setting name="Configuration" value="BOARD_BootClockRUN"/>
                                 <struct name="McuFIRC" quick_selection="Default">
                                    <setting name="Name" value="McuFIRC"/>
                                    <setting name="McuFircUnderMcuControl" value="true"/>
                                    <setting name="McuFircDivSel" value="Div_by_1"/>
                                    <setting name="McuFircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuSIRC" quick_selection="Default">
                                    <setting name="Name" value="McuSIRC"/>
                                    <setting name="McuSircUnderMcuControl" value="true"/>
                                    <setting name="McuSircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuFXOSC" quick_selection="Default">
                                    <setting name="Name" value="McuFXOSC"/>
                                    <setting name="McuFxoscUnderMcuControl" value="true"/>
                                    <setting name="McuFxoscPowerDownCtr" value="true"/>
                                    <setting name="McuFxoscBypass" value="false"/>
                                    <setting name="McuFxoscMainComparator" value="true"/>
                                 </struct>
                                 <struct name="McuCgm0SettingConfig" quick_selection="Default">
                                    <setting name="Name" value="McuCgm0SettingConfig"/>
                                    <array name="McuCgm0PcsConfig">
                                       <struct name="0">
                                          <setting name="Name" value="McuCgm0PcsConfig_0"/>
                                          <setting name="McuClockPcfsUnderMcuControl" value="false"/>
                                          <setting name="McuPCS_Name" value="PCFS_8"/>
                                       </struct>
                                    </array>
                                    <struct name="McuCgm0ClockMux0" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux0"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux0_Source" value="PLL_PHI0_CLK"/>
                                       <setting name="McuClkMux0Div0_En" value="true"/>
                                       <setting name="McuClkMux0Div0Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div1_En" value="true"/>
                                       <setting name="McuClkMux0Div1Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div2_En" value="true"/>
                                       <setting name="McuClkMux0Div2Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div3_En" value="true"/>
                                       <setting name="McuClkMux0Div3Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div4_En" value="true"/>
                                       <setting name="McuClkMux0Div4Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div5_En" value="true"/>
                                       <setting name="McuClkMux0Div5Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div6_En" value="true"/>
                                       <setting name="McuClkMux0Div6Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div7_En" value="true"/>
                                       <setting name="McuClkMux0Div7Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux1" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux1"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux1_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux1Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux2" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux2"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux2_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux2Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux3" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux3"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux3_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux3Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux4" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux4"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux4_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux4Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux5" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux5"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux5_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux5Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux6" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux6"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux6_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux6Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux7" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux7"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux7_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux7Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux8" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux8"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux8_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux8Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux9" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux9"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux9_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux9Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux10" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux10"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux10_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux10Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux11" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux11"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux11_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux11Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux13" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux13"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux13_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux13Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux15" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux15"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux15_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux15Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux16" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux16"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux16_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux16Div0_En" value="true"/>
                                    </struct>
                                 </struct>
                                 <struct name="McuRtcClockSelect" quick_selection="Default">
                                    <setting name="Name" value="McuRtcClockSelect"/>
                                    <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                    <setting name="McuRtc_Source" value="FIRC_CLK"/>
                                 </struct>
                                 <struct name="McuPll_0" quick_selection="Default">
                                    <setting name="Name" value="McuPll_0"/>
                                    <setting name="McuPLLUnderMcuControl" value="true"/>
                                    <setting name="McuPLLEnabled" value="true"/>
                                    <struct name="McuPll_Configuration" quick_selection="Default">
                                       <setting name="Name" value="McuPll_Configuration"/>
                                       <setting name="McuPllFmSscgbyp" value="true"/>
                                       <setting name="McuPllFmSpreadctl" value="Center_Spread"/>
                                       <setting name="McuPllFdSdmen" value="false"/>
                                       <setting name="McuPllFdSdm2" value="false"/>
                                       <setting name="McuPllFdSdm3" value="false"/>
                                       <setting name="McuPllOdiv0_En" value="true"/>
                                       <setting name="McuPllOdiv1_En" value="true"/>
                                    </struct>
                                    <struct name="McuPll_Parameter" quick_selection="Default">
                                       <setting name="Name" value="McuPll_Parameter"/>
                                    </struct>
                                 </struct>
                                 <array name="McuClkMonitor">
                                    <struct name="0">
                                       <setting name="Name" value="McuClkMonitor_0"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_0_FXOSC_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="McuClkMonitor_1"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_3_CORE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="McuClkMonitor_2"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_4_AIPS_PLAT_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="McuClkMonitor_3"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_5_HSE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="McuClkMonitor_4"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_6_CM7_CORE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                 </array>
                                 <array name="McuClockReferencePoint">
                                    <struct name="0">
                                       <setting name="Name" value="AIPS_PLAT_CLK"/>
                                       <setting name="McuClockFrequencySelect" value="AIPS_PLAT_CLK"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="AIPS_SLOW_CLK"/>
                                       <setting name="McuClockFrequencySelect" value="AIPS_SLOW_CLK"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="McuDemEventParameterRefs"/>
                           <array name="McuModeSettingConf">
                              <struct name="0">
                                 <setting name="Name" value="McuModeSettingConf_0"/>
                                 <setting name="McuMode" value="0"/>
                                 <setting name="McuPowerMode" value="RUN"/>
                                 <setting name="McuMainCoreSelect" value="CM7_0"/>
                                 <setting name="McuCoreLockStepEnable" value="false"/>
                                 <setting name="McuEnableSleepOnExit" value="false"/>
                                 <struct name="McuPartitionConfiguration">
                                    <setting name="Name" value="McuPartitionConfiguration"/>
                                    <struct name="McuPartition0Config">
                                       <setting name="Name" value="McuPartition0Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="false"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                       <struct name="McuCore0Configuration">
                                          <setting name="Name" value="McuCore0Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="true"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                       <struct name="McuCore1Configuration">
                                          <setting name="Name" value="McuCore1Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                       <struct name="McuCore4Configuration">
                                          <setting name="Name" value="McuCore4Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                    </struct>
                                    <struct name="McuPartition1Config">
                                       <setting name="Name" value="McuPartition1Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb3UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <struct name="McuPartition2Config">
                                       <setting name="Name" value="McuPartition2Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <struct name="McuPartition3Config">
                                       <setting name="Name" value="McuPartition3Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <array name="McuPeripheral">
                                       <struct name="0">
                                          <setting name="Name" value="McuPeripheral_0"/>
                                          <setting name="McuPeripheralName" value="ERM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="1">
                                          <setting name="Name" value="McuPeripheral_1"/>
                                          <setting name="McuPeripheralName" value="eDMA_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="2">
                                          <setting name="Name" value="McuPeripheral_2"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="3">
                                          <setting name="Name" value="McuPeripheral_3"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="4">
                                          <setting name="Name" value="McuPeripheral_4"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="5">
                                          <setting name="Name" value="McuPeripheral_5"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="6">
                                          <setting name="Name" value="McuPeripheral_6"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="7">
                                          <setting name="Name" value="McuPeripheral_7"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="8">
                                          <setting name="Name" value="McuPeripheral_8"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="9">
                                          <setting name="Name" value="McuPeripheral_9"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="10">
                                          <setting name="Name" value="McuPeripheral_10"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="11">
                                          <setting name="Name" value="McuPeripheral_11"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="12">
                                          <setting name="Name" value="McuPeripheral_12"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="13">
                                          <setting name="Name" value="McuPeripheral_13"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ16"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="14">
                                          <setting name="Name" value="McuPeripheral_14"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ17"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="15">
                                          <setting name="Name" value="McuPeripheral_15"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ18"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="16">
                                          <setting name="Name" value="McuPeripheral_16"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ19"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="17">
                                          <setting name="Name" value="McuPeripheral_17"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ20"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="18">
                                          <setting name="Name" value="McuPeripheral_18"/>
                                          <setting name="McuPeripheralName" value="TRGMUX"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="19">
                                          <setting name="Name" value="McuPeripheral_19"/>
                                          <setting name="McuPeripheralName" value="BCTU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="20">
                                          <setting name="Name" value="McuPeripheral_20"/>
                                          <setting name="McuPeripheralName" value="eMIOS0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="21">
                                          <setting name="Name" value="McuPeripheral_21"/>
                                          <setting name="McuPeripheralName" value="LCU0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ38"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="22">
                                          <setting name="Name" value="McuPeripheral_22"/>
                                          <setting name="McuPeripheralName" value="LCU1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ39"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="23">
                                          <setting name="Name" value="McuPeripheral_23"/>
                                          <setting name="McuPeripheralName" value="ADC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="24">
                                          <setting name="Name" value="McuPeripheral_24"/>
                                          <setting name="McuPeripheralName" value="ADC_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="25">
                                          <setting name="Name" value="McuPeripheral_25"/>
                                          <setting name="McuPeripheralName" value="ADC_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="26">
                                          <setting name="Name" value="McuPeripheral_26"/>
                                          <setting name="McuPeripheralName" value="ADC_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ43"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="27">
                                          <setting name="Name" value="McuPeripheral_27"/>
                                          <setting name="McuPeripheralName" value="PIT0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ44"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="28">
                                          <setting name="Name" value="McuPeripheral_28"/>
                                          <setting name="McuPeripheralName" value="PIT1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="29">
                                          <setting name="Name" value="McuPeripheral_29"/>
                                          <setting name="McuPeripheralName" value="MUA"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ46"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="30">
                                          <setting name="Name" value="McuPeripheral_30"/>
                                          <setting name="McuPeripheralName" value="MUB"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="31">
                                          <setting name="Name" value="McuPeripheral_31"/>
                                          <setting name="McuPeripheralName" value="eDMA"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="32">
                                          <setting name="Name" value="McuPeripheral_32"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="33">
                                          <setting name="Name" value="McuPeripheral_33"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="34">
                                          <setting name="Name" value="McuPeripheral_34"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="35">
                                          <setting name="Name" value="McuPeripheral_35"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="36">
                                          <setting name="Name" value="McuPeripheral_36"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="37">
                                          <setting name="Name" value="McuPeripheral_37"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="38">
                                          <setting name="Name" value="McuPeripheral_38"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="39">
                                          <setting name="Name" value="McuPeripheral_39"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="40">
                                          <setting name="Name" value="McuPeripheral_40"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="41">
                                          <setting name="Name" value="McuPeripheral_41"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="42">
                                          <setting name="Name" value="McuPeripheral_42"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="43">
                                          <setting name="Name" value="McuPeripheral_43"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="44">
                                          <setting name="Name" value="McuPeripheral_44"/>
                                          <setting name="McuPeripheralName" value="SDA_AP"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="45">
                                          <setting name="Name" value="McuPeripheral_45"/>
                                          <setting name="McuPeripheralName" value="ERM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="46">
                                          <setting name="Name" value="McuPeripheral_46"/>
                                          <setting name="McuPeripheralName" value="MSCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="47">
                                          <setting name="Name" value="McuPeripheral_47"/>
                                          <setting name="McuPeripheralName" value="SWT_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="48">
                                          <setting name="Name" value="McuPeripheral_48"/>
                                          <setting name="McuPeripheralName" value="STM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="49">
                                          <setting name="Name" value="McuPeripheral_49"/>
                                          <setting name="McuPeripheralName" value="INTM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ31"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="50">
                                          <setting name="Name" value="McuPeripheral_50"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="51">
                                          <setting name="Name" value="McuPeripheral_51"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="52">
                                          <setting name="Name" value="McuPeripheral_52"/>
                                          <setting name="McuPeripheralName" value="RTC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="53">
                                          <setting name="Name" value="McuPeripheral_53"/>
                                          <setting name="McuPeripheralName" value="SIUL_VIRTWRAPPER_PDAC3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="54">
                                          <setting name="Name" value="McuPeripheral_54"/>
                                          <setting name="McuPeripheralName" value="WKPU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="55">
                                          <setting name="Name" value="McuPeripheral_55"/>
                                          <setting name="McuPeripheralName" value="CMUs"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="56">
                                          <setting name="Name" value="McuPeripheral_56"/>
                                          <setting name="McuPeripheralName" value="FXOSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ53"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="57">
                                          <setting name="Name" value="McuPeripheral_57"/>
                                          <setting name="McuPeripheralName" value="PLL"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ56"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="58">
                                          <setting name="Name" value="McuPeripheral_58"/>
                                          <setting name="McuPeripheralName" value="PIT2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="59">
                                          <setting name="Name" value="McuPeripheral_59"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="60">
                                          <setting name="Name" value="McuPeripheral_60"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ66"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="61">
                                          <setting name="Name" value="McuPeripheral_61"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="62">
                                          <setting name="Name" value="McuPeripheral_62"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="63">
                                          <setting name="Name" value="McuPeripheral_63"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="64">
                                          <setting name="Name" value="McuPeripheral_64"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ70"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="65">
                                          <setting name="Name" value="McuPeripheral_65"/>
                                          <setting name="McuPeripheralName" value="FlexIO"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ73"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="66">
                                          <setting name="Name" value="McuPeripheral_66"/>
                                          <setting name="McuPeripheralName" value="LPUART_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ74"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="67">
                                          <setting name="Name" value="McuPeripheral_67"/>
                                          <setting name="McuPeripheralName" value="LPUART_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ75"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="68">
                                          <setting name="Name" value="McuPeripheral_68"/>
                                          <setting name="McuPeripheralName" value="LPUART_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ76"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="69">
                                          <setting name="Name" value="McuPeripheral_69"/>
                                          <setting name="McuPeripheralName" value="LPUART_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ77"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="70">
                                          <setting name="Name" value="McuPeripheral_70"/>
                                          <setting name="McuPeripheralName" value="LPI2C_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ84"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="71">
                                          <setting name="Name" value="McuPeripheral_71"/>
                                          <setting name="McuPeripheralName" value="LPI2C_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ85"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="72">
                                          <setting name="Name" value="McuPeripheral_72"/>
                                          <setting name="McuPeripheralName" value="LPSPI_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ86"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="73">
                                          <setting name="Name" value="McuPeripheral_73"/>
                                          <setting name="McuPeripheralName" value="LPSPI_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ87"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="74">
                                          <setting name="Name" value="McuPeripheral_74"/>
                                          <setting name="McuPeripheralName" value="LPSPI_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ88"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="75">
                                          <setting name="Name" value="McuPeripheral_75"/>
                                          <setting name="McuPeripheralName" value="LPSPI_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ89"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="76">
                                          <setting name="Name" value="McuPeripheral_76"/>
                                          <setting name="McuPeripheralName" value="LPCMP_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ92"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="77">
                                          <setting name="Name" value="McuPeripheral_77"/>
                                          <setting name="McuPeripheralName" value="LPCMP_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ93"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="78">
                                          <setting name="Name" value="McuPeripheral_78"/>
                                          <setting name="McuPeripheralName" value="TMU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ95"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="79">
                                          <setting name="Name" value="McuPeripheral_79"/>
                                          <setting name="McuPeripheralName" value="CRC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ96"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="80">
                                          <setting name="Name" value="McuPeripheral_80"/>
                                          <setting name="McuPeripheralName" value="STCU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ104"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="81">
                                          <setting name="Name" value="McuPeripheral_81"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="82">
                                          <setting name="Name" value="McuPeripheral_82"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="83">
                                          <setting name="Name" value="McuPeripheral_83"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="84">
                                          <setting name="Name" value="McuPeripheral_84"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="85">
                                          <setting name="Name" value="McuPeripheral_85"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_16"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="86">
                                          <setting name="Name" value="McuPeripheral_86"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_17"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="87">
                                          <setting name="Name" value="McuPeripheral_87"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_18"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="88">
                                          <setting name="Name" value="McuPeripheral_88"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_19"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="89">
                                          <setting name="Name" value="McuPeripheral_89"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_20"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="90">
                                          <setting name="Name" value="McuPeripheral_90"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_21"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="91">
                                          <setting name="Name" value="McuPeripheral_91"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_22"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="92">
                                          <setting name="Name" value="McuPeripheral_92"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_23"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="93">
                                          <setting name="Name" value="McuPeripheral_93"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_24"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ16"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="94">
                                          <setting name="Name" value="McuPeripheral_94"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_25"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ17"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="95">
                                          <setting name="Name" value="McuPeripheral_95"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_26"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ18"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="96">
                                          <setting name="Name" value="McuPeripheral_96"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_27"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ19"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="97">
                                          <setting name="Name" value="McuPeripheral_97"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_28"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ20"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="98">
                                          <setting name="Name" value="McuPeripheral_98"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_29"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="99">
                                          <setting name="Name" value="McuPeripheral_99"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_30"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ22"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="100">
                                          <setting name="Name" value="McuPeripheral_100"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_31"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="101">
                                          <setting name="Name" value="McuPeripheral_101"/>
                                          <setting name="McuPeripheralName" value="SEMA42"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="102">
                                          <setting name="Name" value="McuPeripheral_102"/>
                                          <setting name="McuPeripheralName" value="SWT_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ27"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="103">
                                          <setting name="Name" value="McuPeripheral_103"/>
                                          <setting name="McuPeripheralName" value="SWT_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="104">
                                          <setting name="Name" value="McuPeripheral_104"/>
                                          <setting name="McuPeripheralName" value="STM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="105">
                                          <setting name="Name" value="McuPeripheral_105"/>
                                          <setting name="McuPeripheralName" value="STM_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ30"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="106">
                                          <setting name="Name" value="McuPeripheral_106"/>
                                          <setting name="McuPeripheralName" value="EMAC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="107">
                                          <setting name="Name" value="McuPeripheral_107"/>
                                          <setting name="McuPeripheralName" value="LPSPI_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="108">
                                          <setting name="Name" value="McuPeripheral_108"/>
                                          <setting name="McuPeripheralName" value="LPSPI_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ48"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="109">
                                          <setting name="Name" value="McuPeripheral_109"/>
                                          <setting name="McuPeripheralName" value="QuadSPI"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="110">
                                          <setting name="Name" value="McuPeripheral_110"/>
                                          <setting name="McuPeripheralName" value="SIPI"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ60"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="111">
                                          <setting name="Name" value="McuPeripheral_111"/>
                                          <setting name="McuPeripheralName" value="LFAST"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ61"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="112">
                                          <setting name="Name" value="McuPeripheral_112"/>
                                          <setting name="McuPeripheralName" value="LPUART_MSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="113">
                                          <setting name="Name" value="McuPeripheral_113"/>
                                          <setting name="McuPeripheralName" value="DSPI_MSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ66"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="114">
                                          <setting name="Name" value="McuPeripheral_114"/>
                                          <setting name="McuPeripheralName" value="EIM0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="115">
                                          <setting name="Name" value="McuPeripheral_115"/>
                                          <setting name="McuPeripheralName" value="EIM1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="116">
                                          <setting name="Name" value="McuPeripheral_116"/>
                                          <setting name="McuPeripheralName" value="EIM2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="117">
                                          <setting name="Name" value="McuPeripheral_117"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_16"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ0"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="118">
                                          <setting name="Name" value="McuPeripheral_118"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_17"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ1"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="119">
                                          <setting name="Name" value="McuPeripheral_119"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_18"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ2"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="120">
                                          <setting name="Name" value="McuPeripheral_120"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_19"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="121">
                                          <setting name="Name" value="McuPeripheral_121"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_20"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="122">
                                          <setting name="Name" value="McuPeripheral_122"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_21"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="123">
                                          <setting name="Name" value="McuPeripheral_123"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_22"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="124">
                                          <setting name="Name" value="McuPeripheral_124"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_23"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="125">
                                          <setting name="Name" value="McuPeripheral_125"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_24"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="126">
                                          <setting name="Name" value="McuPeripheral_126"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_25"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="127">
                                          <setting name="Name" value="McuPeripheral_127"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_26"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="128">
                                          <setting name="Name" value="McuPeripheral_128"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_27"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="129">
                                          <setting name="Name" value="McuPeripheral_129"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_28"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="130">
                                          <setting name="Name" value="McuPeripheral_130"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_29"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="131">
                                          <setting name="Name" value="McuPeripheral_131"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_30"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="132">
                                          <setting name="Name" value="McuPeripheral_132"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_31"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="133">
                                          <setting name="Name" value="McuPeripheral_133"/>
                                          <setting name="McuPeripheralName" value="eTPU_AB_Registers"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="134">
                                          <setting name="Name" value="McuPeripheral_134"/>
                                          <setting name="McuPeripheralName" value="eTPU_RAM_SDM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="135">
                                          <setting name="Name" value="McuPeripheral_135"/>
                                          <setting name="McuPeripheralName" value="eTPU_RAM_Mirror"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ35"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="136">
                                          <setting name="Name" value="McuPeripheral_136"/>
                                          <setting name="McuPeripheralName" value="eTPU_Code_RAM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ36"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="137">
                                          <setting name="Name" value="McuPeripheral_137"/>
                                          <setting name="McuPeripheralName" value="eTPU_Code_RAM_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ37"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="138">
                                          <setting name="Name" value="McuPeripheral_138"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="139">
                                          <setting name="Name" value="McuPeripheral_139"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="140">
                                          <setting name="Name" value="McuPeripheral_140"/>
                                          <setting name="McuPeripheralName" value="Input_Glitch_Filter_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ44"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="141">
                                          <setting name="Name" value="McuPeripheral_141"/>
                                          <setting name="McuPeripheralName" value="Enhanced_FlexPWM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ46"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="142">
                                          <setting name="Name" value="McuPeripheral_142"/>
                                          <setting name="McuPeripheralName" value="Enhanced_FlexPWM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="143">
                                          <setting name="Name" value="McuPeripheral_143"/>
                                          <setting name="McuPeripheralName" value="TRGMUX_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ48"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="144">
                                          <setting name="Name" value="McuPeripheral_144"/>
                                          <setting name="McuPeripheralName" value="BCTU_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ49"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="145">
                                          <setting name="Name" value="McuPeripheral_145"/>
                                          <setting name="McuPeripheralName" value="SWG_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ50"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="146">
                                          <setting name="Name" value="McuPeripheral_146"/>
                                          <setting name="McuPeripheralName" value="SWG_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="147">
                                          <setting name="Name" value="McuPeripheral_147"/>
                                          <setting name="McuPeripheralName" value="ADC_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ52"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="148">
                                          <setting name="Name" value="McuPeripheral_148"/>
                                          <setting name="McuPeripheralName" value="ADC_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ53"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="149">
                                          <setting name="Name" value="McuPeripheral_149"/>
                                          <setting name="McuPeripheralName" value="ADC_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ54"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="150">
                                          <setting name="Name" value="McuPeripheral_150"/>
                                          <setting name="McuPeripheralName" value="Coolflux_DSP16L"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ55"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="151">
                                          <setting name="Name" value="McuPeripheral_151"/>
                                          <setting name="McuPeripheralName" value="Coolflux_I_RAM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ56"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="152">
                                          <setting name="Name" value="McuPeripheral_152"/>
                                          <setting name="McuPeripheralName" value="Coolflux_I_RAM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ57"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="153">
                                          <setting name="Name" value="McuPeripheral_153"/>
                                          <setting name="McuPeripheralName" value="Coolflux_D_RAM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ58"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="154">
                                          <setting name="Name" value="McuPeripheral_154"/>
                                          <setting name="McuPeripheralName" value="Coolflux_D_RAM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ59"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="155">
                                          <setting name="Name" value="McuPeripheral_155"/>
                                          <setting name="McuPeripheralName" value="SDADC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ61"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="156">
                                          <setting name="Name" value="McuPeripheral_156"/>
                                          <setting name="McuPeripheralName" value="SDADC_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ62"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="157">
                                          <setting name="Name" value="McuPeripheral_157"/>
                                          <setting name="McuPeripheralName" value="SDADC_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="158">
                                          <setting name="Name" value="McuPeripheral_158"/>
                                          <setting name="McuPeripheralName" value="SDADC_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB2_REQ64"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="159">
                                          <setting name="Name" value="McuPeripheral_159"/>
                                          <setting name="McuPeripheralName" value="adc_bist"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                    </array>
                                 </struct>
                                 <struct name="McuDcmGprConfiguration">
                                    <setting name="Name" value="McuDcmGprConfiguration"/>
                                    <setting name="McuDcmGprUnderMcuControl" value="false"/>
                                    <setting name="McuBootBaseAddress" value="0"/>
                                    <setting name="McuSIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuPMC_TRIM_RGM_DCF_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuFIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuDCM_SCAN_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuGlobalPadkeepingEnable" value="false"/>
                                 </struct>
                              </struct>
                           </array>
                           <array name="McuRamSectorSettingConf"/>
                           <struct name="McuResetConfig">
                              <setting name="Name" value="McuResetConfig"/>
                              <setting name="McuResetType" value="FunctionalReset"/>
                              <setting name="McuFuncResetEscThreshold" value="15"/>
                              <setting name="McuDestResetEscThreshold" value="0"/>
                              <struct name="McuResetSourcesConfig">
                                 <setting name="Name" value="McuResetSourcesConfig"/>
                                 <struct name="McuFCCU_RST_ResetSource">
                                    <setting name="Name" value="McuFCCU_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT0_RST_ResetSource">
                                    <setting name="Name" value="McuSWT0_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT1_RST_ResetSource">
                                    <setting name="Name" value="McuSWT1_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT2_RST_ResetSource">
                                    <setting name="Name" value="McuSWT2_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuJTAG_RST_ResetSource">
                                    <setting name="Name" value="McuJTAG_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuDEBUG_FUNC_ResetSource">
                                    <setting name="Name" value="McuDEBUG_FUNC_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                              </struct>
                           </struct>
                           <struct name="McuPowerControl">
                              <setting name="Name" value="McuPowerControl"/>
                              <struct name="McuPMC_Config">
                                 <setting name="Name" value="McuPMC_Config"/>
                                 <setting name="McuLVDIEEnable" value="false"/>
                                 <setting name="McuHVDIEEnable" value="false"/>
                                 <setting name="McuLMSMPSENEnable" value="true"/>
                                 <setting name="McuLVRBLPENEnable" value="false"/>
                                 <setting name="McuLPM25ENEnable" value="false"/>
                                 <setting name="McuSMPSConfSelect" value="0"/>
                                 <setting name="McuSMPSPeriod" value="0"/>
                                 <setting name="McuSMPSOnTime3V" value="0"/>
                                 <setting name="McuSMPSOnTime5V" value="0"/>
                                 <setting name="McuSMPSLPM15EN" value="false"/>
                                 <setting name="McuSMPSDitherEn" value="false"/>
                                 <setting name="McuSMPSDitherConf" value="0"/>
                              </struct>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
               </instances>
            </functional_group>
         </functional_groups>
         <components>
            <component name="system" uuid="f79fded8-12ca-4fdf-bf83-929cf38779a7" type_id="system">
               <config_set_global name="SystemModel">
                  <setting name="Name" value="SystemModel"/>
                  <setting name="EcvdGenerationMethod" value="INDIVIDUAL"/>
                  <setting name="EcvdOutputPath" value=""/>
                  <setting name="EcvdGenerationTrigger" value="Generate Configuration"/>
                  <setting name="SyncFunctionalGroups" value="true"/>
                  <setting name="IgnoreComponentSuffix" value="true"/>
                  <setting name="ComponentGenerationMethod" value="FunctionalGroups"/>
                  <setting name="DefaultFunctionalGroup" value="BOARD_InitPeripherals"/>
                  <struct name="PostBuildSelectable" quick_selection="Default">
                     <setting name="Name" value="PostBuildSelectable"/>
                     <array name="PredefinedVariants">
                        <struct name="0">
                           <setting name="Name" value="BOARD_InitPeripherals"/>
                           <setting name="Path" value="/system/SystemModel/PostBuildSelectable/BOARD_InitPeripherals"/>
                           <array name="PostBuildVariantCriterionValues"/>
                        </struct>
                     </array>
                  </struct>
                  <struct name="Criterions" quick_selection="Default">
                     <setting name="Name" value="Criterions"/>
                     <array name="PostBuildVariantCriterions"/>
                  </struct>
               </config_set_global>
            </component>
         </components>
      </periphs>
   </tools>
</configuration>