// Seed: 2381144301
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  type_10 id_6 (
      .id_0(id_2[1]),
      .id_1(id_2[1])
  );
  logic id_7;
  defparam id_8.id_9 = id_5;
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  type_10 id_6 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4((1))
  );
  assign id_4 = 1;
  logic id_7;
  logic id_8;
  assign id_5 = 1;
  logic id_9;
  assign id_3 = 1'b0;
endmodule
