# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../verilog/circuit/ALU.v" \
"../../../../../verilog/gates/AND_GATE.v" \
"../../../../../verilog/gates/AND_GATE_10_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_3_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_4_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_5_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_6_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_7_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_8_INPUTS.v" \
"../../../../../verilog/arithmetic/Adder.v" \
"../../../../../verilog/circuit/Alu_Controller.v" \
"../../../../../verilog/arithmetic/Comparator.v" \
"../../../../../verilog/memory/D_Flip_Flop.v" \
"../../../../../verilog/circuit/ImmGenerator.v" \
"../../../../../verilog/circuit/Interrupt_Request_Register_1_int.v" \
"../../../../../verilog/circuit/L_type_Write_Data_Generator.v" \
"../../../../../verilog/memory/LogisimCounter.v" \
"../../../../../verilog/plexers/Multiplexer_2.v" \
"../../../../../verilog/plexers/Multiplexer_bus_16.v" \
"../../../../../verilog/plexers/Multiplexer_bus_2.v" \
"../../../../../verilog/plexers/Multiplexer_bus_4.v" \
"../../../../../verilog/gates/NOT_GATE.v" \
"../../../../../verilog/gates/OR_GATE.v" \
"../../../../../verilog/gates/OR_GATE_11_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_13_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_14_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_4_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_5_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_7_INPUTS.v" \
"../../../../../verilog/memory/RAM_Data_RAM.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP_EPC.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP_IE.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP_PC.v" \
"../../../../../verilog/memory/ROM_Instr_ROM.v" \
"../../../../../verilog/circuit/Regifile.v" \
"../../../../../verilog/arithmetic/Shifter_32_bit.v" \
"../../../../../verilog/circuit/Signal_Controller.v" \
"../../../../../verilog/circuit/Single_Cycle_CPU_1_int.v" \
"../../../../../verilog/circuit/Single_Cycle_Controller.v" \
"../../../../mips_cpu.srcs/sources_1/imports/io/divider.v" \
"../../../../mips_cpu.srcs/sim_1/new/tb_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
