Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f91709e854eb43e6852c8138c075d246 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Sim_behav xil_defaultlib.Project2Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'E' [C:/Users/sowxl/Desktop/project_2/project_2.srcs/sources_1/new/modules.v:1127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to4_8bit
Compiling module xil_defaultlib.mux1to2_8bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_8_bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.AddressRegisterFile
Compiling module xil_defaultlib.reg_16_bit
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.clock_4_bit
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.BasicComputer
Compiling module xil_defaultlib.Project2Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Sim_behav
