 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Tue Apr 12 21:49:15 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 19.27%

  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_161_2/S4_0/S (FA1D0BWP)                            0.08 &     1.25 f
  U4117/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14743/ZN (INR2D0BWP)                                   0.04 &     1.35 r
  U4108/Z (XOR2D0BWP)                                     0.05 &     1.40 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 &     1.48 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.06 &     1.54 r
  U900/Z (CKBD0BWP)                                       0.06 &     1.60 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 &     1.68 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 &     1.72 r
  U920/Z (BUFFD1BWP)                                      0.04 &     1.76 r
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.05 &     1.80 r
  add_0_root_add_0_root_add_161_3/U1_19/S (FA1D0BWP)      0.06 &     1.86 r
  U931/Z (CKBD1BWP)                                       0.06 @     1.92 r
  out1_node0_reg[19]/D (EDFQD1BWP)                        0.00 @     1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out1_node0_reg[19]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.97


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_161_2/S4_0/S (FA1D0BWP)                            0.08 &     1.25 f
  U4117/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14743/ZN (INR2D0BWP)                                   0.04 &     1.35 r
  U4108/Z (XOR2D0BWP)                                     0.05 &     1.40 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 &     1.48 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.06 &     1.54 r
  U900/Z (CKBD0BWP)                                       0.06 &     1.60 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 &     1.68 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 &     1.72 r
  U920/Z (BUFFD1BWP)                                      0.04 &     1.76 r
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.05 &     1.80 r
  add_0_root_add_0_root_add_161_3/U1_19/CO (FA1D0BWP)     0.04 &     1.84 r
  add_0_root_add_0_root_add_161_3/U1_20/Z (XOR3D1BWP)     0.07 &     1.91 f
  out1_node0_reg[20]/D (EDFQD1BWP)                        0.00 &     1.91 f
  data arrival time                                                  1.91

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out1_node0_reg[20]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.02       9.91
  data required time                                                 9.91
  --------------------------------------------------------------------------
  data required time                                                 9.91
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        7.99


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00 @     0.25 r
  U90/ZN (INVD3BWP)                                       0.04 @     0.29 f
  U13993/ZN (NR2D0BWP)                                    0.04 @     0.33 r
  mult_160_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.41 r
  mult_160_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.48 r
  mult_160_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.55 r
  mult_160_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.62 r
  mult_160_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_160_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_160_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.84 r
  mult_160_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_160_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_160_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.04 r
  mult_160_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.11 r
  mult_160_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.18 r
  mult_160_3/S4_0/S (FA1D0BWP)                            0.07 &     1.25 f
  U3167/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14670/ZN (INR2D0BWP)                                   0.05 &     1.35 r
  U12234/ZN (AOI21D0BWP)                                  0.03 &     1.38 f
  U12364/ZN (OAI21D0BWP)                                  0.04 &     1.43 r
  U3115/Z (XOR2D0BWP)                                     0.08 &     1.50 r
  add_2_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.08 &     1.58 r
  add_2_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04 &     1.62 r
  add_2_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.05 &     1.67 f
  U926/Z (BUFFD1BWP)                                      0.04 &     1.72 f
  add_0_root_add_0_root_add_160_3/U1_19/CO (FA1D0BWP)     0.08 &     1.80 f
  add_0_root_add_0_root_add_160_3/U1_20/Z (XOR3D0BWP)     0.09 &     1.88 r
  out0_node0_reg[20]/D (EDFQD1BWP)                        0.00 &     1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out0_node0_reg[20]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.05       9.88
  data required time                                                 9.88
  --------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.00


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_161_2/S4_0/S (FA1D0BWP)                            0.08 &     1.25 f
  U4117/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14743/ZN (INR2D0BWP)                                   0.04 &     1.35 r
  U4108/Z (XOR2D0BWP)                                     0.05 &     1.40 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 &     1.48 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.06 &     1.54 r
  U900/Z (CKBD0BWP)                                       0.06 &     1.60 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 &     1.68 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 &     1.72 r
  U920/Z (BUFFD1BWP)                                      0.04 &     1.76 r
  add_0_root_add_0_root_add_161_3/U1_18/S (FA1D0BWP)      0.06 &     1.82 r
  U930/Z (CKBD1BWP)                                       0.06 @     1.88 r
  out1_node0_reg[18]/D (EDFQD1BWP)                        0.00 @     1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out1_node0_reg[18]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.01


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00 @     0.25 r
  U133/ZN (INVD3BWP)                                      0.06 @     0.31 f
  U13590/ZN (NR2D0BWP)                                    0.05 @     0.36 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.44 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.52 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.59 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.65 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.72 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.79 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.86 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.93 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.00 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.07 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.13 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.20 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.07 &     1.27 r
  U2918/Z (XOR2D0BWP)                                     0.05 &     1.31 f
  U13602/Z (CKAN2D0BWP)                                   0.03 &     1.34 f
  U12025/ZN (NR2D0BWP)                                    0.02 &     1.37 r
  U2914/Z (XOR2D0BWP)                                     0.06 &     1.43 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D0BWP)     0.08 &     1.51 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D0BWP)     0.04 &     1.55 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.04 &     1.59 f
  add_1_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.04 &     1.63 f
  add_1_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.07 &     1.70 r
  U925/Z (BUFFD1BWP)                                      0.07 &     1.76 r
  add_0_root_add_0_root_add_172_3/U1_19/CO (FA1D0BWP)     0.08 &     1.84 r
  add_0_root_add_0_root_add_172_3/U1_20/Z (XOR3D0BWP)     0.04 &     1.88 r
  out0_node3_reg[20]/D (EDFQD1BWP)                        0.00 &     1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out0_node3_reg[20]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.03       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13657/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.04 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 &     1.25 f
  U3170/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14595/ZN (INR2D0BWP)                                   0.04 &     1.34 r
  U12228/ZN (AOI21D0BWP)                                  0.04 &     1.38 f
  U12342/ZN (OAI21D0BWP)                                  0.04 &     1.42 r
  U3146/Z (XOR2D0BWP)                                     0.07 &     1.48 f
  add_1_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.08 &     1.57 f
  add_1_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04 &     1.61 f
  add_1_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.06 &     1.66 r
  U922/Z (BUFFD1BWP)                                      0.05 &     1.71 r
  add_0_root_add_0_root_add_169_3/U1_19/CO (FA1D0BWP)     0.07 &     1.78 r
  add_0_root_add_0_root_add_169_3/U1_20/Z (XOR3D0BWP)     0.07 &     1.86 r
  out1_node2_reg[20]/D (EDFQD1BWP)                        0.00 &     1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out1_node2_reg[20]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        8.04


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13604/ZN (NR2D0BWP)                                    0.04 @     0.34 r
  mult_173_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.42 r
  mult_173_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.49 r
  mult_173_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_173_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_173_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_173_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_173_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_173_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_173_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_173_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_173_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_173_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_173_2/S4_0/CO (FA1D0BWP)                           0.07 &     1.23 r
  U4411/Z (XOR2D0BWP)                                     0.05 &     1.28 f
  U13619/Z (CKAN2D0BWP)                                   0.03 &     1.31 f
  U12030/ZN (NR2D0BWP)                                    0.02 &     1.34 r
  U4407/Z (XOR2D0BWP)                                     0.06 &     1.40 f
  add_1_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.08 &     1.47 f
  add_1_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.04 &     1.51 f
  add_1_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04 &     1.55 f
  add_1_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04 &     1.60 f
  add_1_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.06 &     1.65 r
  U924/Z (CKBD1BWP)                                       0.06 @     1.71 r
  add_0_root_add_0_root_add_173_3/U1_19/CO (FA1D0BWP)     0.08 @     1.79 r
  add_0_root_add_0_root_add_173_3/U1_20/Z (XOR3D0BWP)     0.06 &     1.85 r
  out1_node3_reg[20]/D (EDFQD1BWP)                        0.00 &     1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out1_node3_reg[20]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        8.04


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00 @     0.25 r
  U90/ZN (INVD3BWP)                                       0.04 @     0.29 f
  U13750/ZN (NR2D0BWP)                                    0.05 @     0.34 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.42 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.49 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.62 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.82 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.89 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.02 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.09 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.16 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.08 &     1.24 f
  U3804/Z (XOR2D0BWP)                                     0.05 &     1.29 r
  U14505/ZN (INR2D0BWP)                                   0.05 &     1.34 r
  U12210/ZN (AOI21D0BWP)                                  0.04 &     1.37 f
  U12313/ZN (OAI21D0BWP)                                  0.04 &     1.42 r
  U3783/Z (XOR2D0BWP)                                     0.07 &     1.49 r
  add_2_root_add_0_root_add_164_3/U1_17/S (FA1D0BWP)      0.09 &     1.58 f
  U913/Z (CKBD0BWP)                                       0.05 &     1.63 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.08 &     1.71 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 &     1.75 f
  add_0_root_add_0_root_add_164_3/U1_19/CO (FA1D0BWP)     0.04 &     1.79 f
  add_0_root_add_0_root_add_164_3/U1_20/Z (XOR3D0BWP)     0.06 &     1.85 r
  out0_node1_reg[20]/D (EDFQD1BWP)                        0.00 &     1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out0_node1_reg[20]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13604/ZN (NR2D0BWP)                                    0.04 @     0.34 r
  mult_173_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.42 r
  mult_173_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.49 r
  mult_173_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_173_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_173_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_173_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_173_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_173_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_173_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_173_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_173_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_173_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_173_2/S4_0/CO (FA1D0BWP)                           0.07 &     1.23 r
  U4411/Z (XOR2D0BWP)                                     0.05 &     1.28 f
  U13619/Z (CKAN2D0BWP)                                   0.03 &     1.31 f
  U12030/ZN (NR2D0BWP)                                    0.02 &     1.34 r
  U4407/Z (XOR2D0BWP)                                     0.06 &     1.40 f
  add_1_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.08 &     1.47 f
  add_1_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.04 &     1.51 f
  add_1_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04 &     1.55 f
  add_1_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04 &     1.60 f
  add_1_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.06 &     1.65 r
  U924/Z (CKBD1BWP)                                       0.06 @     1.71 r
  add_0_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.13 @     1.84 r
  out1_node3_reg[19]/D (EDFQD1BWP)                        0.00 &     1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out1_node3_reg[19]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.05       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00 @     0.25 r
  U90/ZN (INVD3BWP)                                       0.04 @     0.29 f
  U13993/ZN (NR2D0BWP)                                    0.04 @     0.33 r
  mult_160_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.41 r
  mult_160_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.48 r
  mult_160_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.55 r
  mult_160_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.62 r
  mult_160_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_160_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_160_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.84 r
  mult_160_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_160_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_160_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.04 r
  mult_160_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.11 r
  mult_160_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.18 r
  mult_160_3/S4_0/S (FA1D0BWP)                            0.07 &     1.25 f
  U3167/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14670/ZN (INR2D0BWP)                                   0.05 &     1.35 r
  U12234/ZN (AOI21D0BWP)                                  0.03 &     1.38 f
  U12364/ZN (OAI21D0BWP)                                  0.04 &     1.43 r
  U3115/Z (XOR2D0BWP)                                     0.08 &     1.50 r
  add_2_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.08 &     1.58 r
  add_2_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04 &     1.62 r
  add_2_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.05 &     1.67 f
  U926/Z (BUFFD1BWP)                                      0.04 &     1.72 f
  add_0_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.11 &     1.83 r
  out0_node0_reg[19]/D (EDFQD1BWP)                        0.00 &     1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out0_node0_reg[19]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.88
  data required time                                                 9.88
  --------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00 @     0.25 r
  U133/ZN (INVD3BWP)                                      0.06 @     0.31 f
  U13590/ZN (NR2D0BWP)                                    0.05 @     0.36 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.44 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.52 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.59 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.65 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.72 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.79 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.86 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.93 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.00 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.07 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.13 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.20 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.07 &     1.27 r
  U2918/Z (XOR2D0BWP)                                     0.05 &     1.31 f
  U13602/Z (CKAN2D0BWP)                                   0.03 &     1.34 f
  U12025/ZN (NR2D0BWP)                                    0.02 &     1.37 r
  U2914/Z (XOR2D0BWP)                                     0.06 &     1.43 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D0BWP)     0.08 &     1.51 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D0BWP)     0.04 &     1.55 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.04 &     1.59 f
  add_1_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.04 &     1.63 f
  add_1_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.07 &     1.70 r
  U925/Z (BUFFD1BWP)                                      0.07 &     1.76 r
  add_0_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.09 &     1.86 r
  out0_node3_reg[19]/D (EDFQD1BWP)                        0.00 &     1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out0_node3_reg[19]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.03       9.91
  data required time                                                 9.91
  --------------------------------------------------------------------------
  data required time                                                 9.91
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00 @     0.25 r
  U133/ZN (INVD3BWP)                                      0.06 @     0.31 f
  U13655/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_168_2/S1_3_0/CO (FA1D1BWP)                         0.06 &     0.50 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.06 &     0.56 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.16 r
  mult_168_2/S4_0/S (FA1D0BWP)                            0.07 &     1.24 f
  U3408/Z (XOR2D0BWP)                                     0.05 &     1.29 r
  U14594/ZN (INR2D0BWP)                                   0.05 &     1.34 r
  U12226/ZN (AOI21D0BWP)                                  0.03 &     1.37 f
  U3393/Z (XOR2D0BWP)                                     0.08 &     1.45 r
  add_1_root_add_0_root_add_168_3/U1_16/CO (FA1D0BWP)     0.09 &     1.54 r
  add_1_root_add_0_root_add_168_3/U1_17/S (FA1D0BWP)      0.05 &     1.59 f
  U908/Z (BUFFD1BWP)                                      0.04 &     1.63 f
  add_0_root_add_0_root_add_168_3/U1_17/CO (FA1D0BWP)     0.06 &     1.69 f
  add_0_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.04 &     1.73 f
  add_0_root_add_0_root_add_168_3/U1_19/CO (FA1D0BWP)     0.04 &     1.77 f
  add_0_root_add_0_root_add_168_3/U1_20/Z (XOR3D0BWP)     0.07 &     1.84 r
  out0_node2_reg[20]/D (EDFQD1BWP)                        0.00 &     1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out0_node2_reg[20]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.91
  data required time                                                 9.91
  --------------------------------------------------------------------------
  data required time                                                 9.91
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        8.06


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13657/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.04 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 &     1.25 f
  U3170/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14595/ZN (INR2D0BWP)                                   0.04 &     1.34 r
  U12228/ZN (AOI21D0BWP)                                  0.04 &     1.38 f
  U12342/ZN (OAI21D0BWP)                                  0.04 &     1.42 r
  U3146/Z (XOR2D0BWP)                                     0.07 &     1.48 f
  add_1_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.08 &     1.57 f
  add_1_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04 &     1.61 f
  add_1_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.06 &     1.66 r
  U922/Z (BUFFD1BWP)                                      0.05 &     1.71 r
  add_0_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.11 &     1.82 r
  out1_node2_reg[19]/D (EDFQD1BWP)                        0.00 &     1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out1_node2_reg[19]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.07


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00 @     0.25 r
  U90/ZN (INVD3BWP)                                       0.04 @     0.29 f
  U13750/ZN (NR2D0BWP)                                    0.05 @     0.34 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.42 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.49 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.62 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.82 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.89 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.02 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.09 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.16 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.08 &     1.24 f
  U3804/Z (XOR2D0BWP)                                     0.05 &     1.29 r
  U14505/ZN (INR2D0BWP)                                   0.05 &     1.34 r
  U12210/ZN (AOI21D0BWP)                                  0.04 &     1.37 f
  U12313/ZN (OAI21D0BWP)                                  0.04 &     1.42 r
  U3783/Z (XOR2D0BWP)                                     0.07 &     1.49 r
  add_2_root_add_0_root_add_164_3/U1_17/S (FA1D0BWP)      0.09 &     1.58 f
  U913/Z (CKBD0BWP)                                       0.05 &     1.63 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.08 &     1.71 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 &     1.75 f
  add_0_root_add_0_root_add_164_3/U1_19/S (FA1D0BWP)      0.06 &     1.82 r
  out0_node1_reg[19]/D (EDFQD1BWP)                        0.00 &     1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out0_node1_reg[19]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        8.07


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00 @     0.25 r
  U133/ZN (INVD3BWP)                                      0.06 @     0.31 f
  U13590/ZN (NR2D0BWP)                                    0.05 @     0.36 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.44 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.52 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.59 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.65 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.72 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.79 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.86 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.93 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     1.00 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.07 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.13 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.20 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.07 &     1.27 r
  U2918/Z (XOR2D0BWP)                                     0.05 &     1.31 f
  U13602/Z (CKAN2D0BWP)                                   0.03 &     1.34 f
  U12025/ZN (NR2D0BWP)                                    0.02 &     1.37 r
  U2914/Z (XOR2D0BWP)                                     0.06 &     1.43 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D0BWP)     0.08 &     1.51 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D0BWP)     0.04 &     1.55 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.04 &     1.59 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.06 &     1.65 r
  U918/Z (DEL050D1BWP)                                    0.07 &     1.73 r
  add_0_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.09 &     1.82 r
  out0_node3_reg[18]/D (EDFQD1BWP)                        0.00 &     1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out0_node3_reg[18]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        8.08


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00 @     0.25 r
  U133/ZN (INVD3BWP)                                      0.06 @     0.31 f
  U13655/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_168_2/S1_3_0/CO (FA1D1BWP)                         0.06 &     0.50 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.06 &     0.56 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.16 r
  mult_168_2/S4_0/S (FA1D0BWP)                            0.07 &     1.24 f
  U3408/Z (XOR2D0BWP)                                     0.05 &     1.29 r
  U14594/ZN (INR2D0BWP)                                   0.05 &     1.34 r
  U12226/ZN (AOI21D0BWP)                                  0.03 &     1.37 f
  U3393/Z (XOR2D0BWP)                                     0.08 &     1.45 r
  add_1_root_add_0_root_add_168_3/U1_16/CO (FA1D0BWP)     0.09 &     1.54 r
  add_1_root_add_0_root_add_168_3/U1_17/S (FA1D0BWP)      0.05 &     1.59 f
  U908/Z (BUFFD1BWP)                                      0.04 &     1.63 f
  add_0_root_add_0_root_add_168_3/U1_17/CO (FA1D0BWP)     0.06 &     1.69 f
  add_0_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.04 &     1.73 f
  add_0_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.07 &     1.81 r
  out0_node2_reg[19]/D (EDFQD1BWP)                        0.00 &     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out0_node2_reg[19]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        8.10


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13604/ZN (NR2D0BWP)                                    0.04 @     0.34 r
  mult_173_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.42 r
  mult_173_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.49 r
  mult_173_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_173_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_173_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_173_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_173_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_173_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_173_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_173_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_173_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_173_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_173_2/S4_0/CO (FA1D0BWP)                           0.07 &     1.23 r
  U4411/Z (XOR2D0BWP)                                     0.05 &     1.28 f
  U13619/Z (CKAN2D0BWP)                                   0.03 &     1.31 f
  U12030/ZN (NR2D0BWP)                                    0.02 &     1.34 r
  U4407/Z (XOR2D0BWP)                                     0.06 &     1.40 f
  add_1_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.08 &     1.47 f
  add_1_root_add_0_root_add_173_3/U1_16/S (FA1D0BWP)      0.06 &     1.54 r
  U891/Z (CKBD1BWP)                                       0.06 @     1.59 r
  add_0_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.08 @     1.67 r
  add_0_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04 &     1.71 r
  add_0_root_add_0_root_add_173_3/U1_18/S (FA1D0BWP)      0.08 &     1.79 r
  out1_node3_reg[18]/D (EDFQD1BWP)                        0.00 &     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out1_node3_reg[18]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.05       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        8.10


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13657/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.97 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.04 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 &     1.25 f
  U3170/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14595/ZN (INR2D0BWP)                                   0.04 &     1.34 r
  U12228/ZN (AOI21D0BWP)                                  0.04 &     1.38 f
  U12342/ZN (OAI21D0BWP)                                  0.04 &     1.42 r
  U3146/Z (XOR2D0BWP)                                     0.07 &     1.48 f
  add_1_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.08 &     1.57 f
  add_1_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.06 &     1.62 r
  U914/Z (BUFFD1BWP)                                      0.05 &     1.68 r
  add_0_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.11 &     1.79 r
  out1_node2_reg[18]/D (EDFQD1BWP)                        0.00 &     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out1_node2_reg[18]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        8.11


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00 @     0.25 r
  U90/ZN (INVD3BWP)                                       0.04 @     0.29 f
  U13750/ZN (NR2D0BWP)                                    0.05 @     0.34 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.42 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.49 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.62 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.69 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.76 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.82 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.89 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.02 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.09 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.16 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.08 &     1.24 f
  U3804/Z (XOR2D0BWP)                                     0.05 &     1.29 r
  U14505/ZN (INR2D0BWP)                                   0.05 &     1.34 r
  U12210/ZN (AOI21D0BWP)                                  0.04 &     1.37 f
  U12313/ZN (OAI21D0BWP)                                  0.04 &     1.42 r
  U3783/Z (XOR2D0BWP)                                     0.07 &     1.49 r
  add_2_root_add_0_root_add_164_3/U1_17/S (FA1D0BWP)      0.09 &     1.58 f
  U913/Z (CKBD0BWP)                                       0.05 &     1.63 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.08 &     1.71 f
  add_0_root_add_0_root_add_164_3/U1_18/S (FA1D0BWP)      0.06 &     1.78 r
  out0_node1_reg[18]/D (EDFQD1BWP)                        0.00 &     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.08      10.08
  clock uncertainty                                      -0.15       9.93
  out0_node1_reg[18]/CP (EDFQD1BWP)                       0.00       9.93 r
  library setup time                                     -0.04       9.89
  data required time                                                 9.89
  --------------------------------------------------------------------------
  data required time                                                 9.89
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 @     0.25 r
  U88/ZN (CKND3BWP)                                       0.05 @     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.05 @     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 &     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 &     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 &     0.56 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 &     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 &     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 &     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 &     0.83 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 &     0.90 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 &     0.96 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 &     1.03 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 &     1.10 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 &     1.17 r
  mult_161_2/S4_0/S (FA1D0BWP)                            0.08 &     1.25 f
  U4117/Z (XOR2D0BWP)                                     0.05 &     1.30 r
  U14743/ZN (INR2D0BWP)                                   0.04 &     1.35 r
  U4108/Z (XOR2D0BWP)                                     0.05 &     1.40 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 &     1.48 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.06 &     1.54 r
  U900/Z (CKBD0BWP)                                       0.06 &     1.60 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 &     1.68 r
  add_0_root_add_0_root_add_161_3/U1_17/S (FA1D0BWP)      0.05 &     1.73 r
  U917/Z (BUFFD1BWP)                                      0.05 &     1.79 r
  out1_node0_reg[17]/D (EDFQD1BWP)                        0.00 &     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.09      10.09
  clock uncertainty                                      -0.15       9.94
  out1_node0_reg[17]/CP (EDFQD1BWP)                       0.00       9.94 r
  library setup time                                     -0.04       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


1
