

================================================================
== Vitis HLS Report for 'decision_function_65'
================================================================
* Date:           Tue Mar 11 16:21:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read33, i18 175" [firmware/BDT.h:86]   --->   Operation 14 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln86_1001 = icmp_slt  i18 %p_read33, i18 7" [firmware/BDT.h:86]   --->   Operation 15 'icmp' 'icmp_ln86_1001' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln86_1002 = icmp_slt  i18 %p_read11, i18 77" [firmware/BDT.h:86]   --->   Operation 16 'icmp' 'icmp_ln86_1002' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86_1003 = icmp_slt  i18 %p_read44, i18 359" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86_1003' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_1004 = icmp_slt  i18 %p_read33, i18 141" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_1004' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1005 = icmp_slt  i18 %p_read44, i18 690" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1005' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1006 = icmp_slt  i18 %p_read11, i18 121" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1006' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1007 = icmp_slt  i18 %p_read22, i18 1337" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1007' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1008 = icmp_slt  i18 %p_read11, i18 261576" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1008' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1009 = icmp_slt  i18 %p_read44, i18 261936" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1009' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1010 = icmp_slt  i18 %p_read11, i18 261985" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1010' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1011 = icmp_slt  i18 %p_read33, i18 221" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1011' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1012 = icmp_slt  i18 %p_read33, i18 339" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1012' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1013 = icmp_slt  i18 %p_read44, i18 262031" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1013' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1014 = icmp_slt  i18 %p_read11, i18 206" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1014' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1015 = icmp_slt  i18 %p_read44, i18 260803" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1015' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1016 = icmp_slt  i18 %p_read44, i18 261889" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1016' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1017 = icmp_slt  i18 %p_read44, i18 879" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1017' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1018 = icmp_slt  i18 %p_read44, i18 1068" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1018' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1019 = icmp_slt  i18 %p_read33, i18 118" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1019' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1020 = icmp_slt  i18 %p_read44, i18 261747" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1020' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1021 = icmp_slt  i18 %p_read11, i18 262095" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1021' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1022 = icmp_slt  i18 %p_read11, i18 261994" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1022' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1023 = icmp_slt  i18 %p_read33, i18 487" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1023' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1024 = icmp_slt  i18 %p_read44, i18 1257" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1024' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1025 = icmp_slt  i18 %p_read33, i18 396" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1025' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1026 = icmp_slt  i18 %p_read44, i18 261275" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1026' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1027 = icmp_slt  i18 %p_read44, i18 548" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1027' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1028 = icmp_slt  i18 %p_read44, i18 261700" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1028' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1029 = icmp_slt  i18 %p_read11, i18 336" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1029' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%and_ln102_1243 = and i1 %icmp_ln86_1003, i1 %icmp_ln86_1001" [firmware/BDT.h:102]   --->   Operation 44 'and' 'and_ln102_1243' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_473 = xor i1 %icmp_ln86_1001, i1 1" [firmware/BDT.h:104]   --->   Operation 45 'xor' 'xor_ln104_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_473" [firmware/BDT.h:104]   --->   Operation 46 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_181)   --->   "%xor_ln104_475 = xor i1 %icmp_ln86_1003, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104_475' <Predicate = (icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_181 = and i1 %icmp_ln86_1001, i1 %xor_ln104_475" [firmware/BDT.h:104]   --->   Operation 48 'and' 'and_ln104_181' <Predicate = (icmp_ln86_1001)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_1244 = and i1 %icmp_ln86_1004, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_1244' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_182)   --->   "%xor_ln104_476 = xor i1 %icmp_ln86_1004, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_182 = and i1 %and_ln104, i1 %xor_ln104_476" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104_182' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_1247 = and i1 %icmp_ln86_1007, i1 %and_ln102_1243" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1247' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_479 = xor i1 %icmp_ln86_1007, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_479' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_1248 = and i1 %icmp_ln86_1008, i1 %and_ln104_181" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_1248' <Predicate = (icmp_ln86_1001)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_980)   --->   "%and_ln102_1255 = and i1 %icmp_ln86_1015, i1 %and_ln102_1247" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1255' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1256 = and i1 %icmp_ln86_1016, i1 %xor_ln104_479" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1256' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1257 = and i1 %and_ln102_1256, i1 %and_ln102_1243" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1257' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_980)   --->   "%xor_ln117 = xor i1 %and_ln102_1255, i1 1" [firmware/BDT.h:117]   --->   Operation 58 'xor' 'xor_ln117' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_980)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 59 'zext' 'zext_ln117' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1247, i1 %and_ln102_1257" [firmware/BDT.h:117]   --->   Operation 60 'or' 'or_ln117' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_980)   --->   "%select_ln117 = select i1 %and_ln102_1247, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 61 'select' 'select_ln117' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_980)   --->   "%select_ln117_979 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 62 'select' 'select_ln117_979' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_980)   --->   "%zext_ln117_103 = zext i2 %select_ln117_979" [firmware/BDT.h:117]   --->   Operation 63 'zext' 'zext_ln117_103' <Predicate = (and_ln102_1243 & icmp_ln86_1001)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_980 = select i1 %and_ln102_1243, i3 %zext_ln117_103, i3 4" [firmware/BDT.h:117]   --->   Operation 64 'select' 'select_ln117_980' <Predicate = (icmp_ln86_1001)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%or_ln117_878 = or i1 %and_ln102_1243, i1 %and_ln102_1248" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117_878' <Predicate = (icmp_ln86_1001)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1002, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_180)   --->   "%xor_ln104_474 = xor i1 %icmp_ln86_1002, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_180 = and i1 %xor_ln104_474, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_180' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1246 = and i1 %icmp_ln86_1006, i1 %and_ln104_180" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1246' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_184)   --->   "%xor_ln104_478 = xor i1 %icmp_ln86_1006, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_184 = and i1 %and_ln104_180, i1 %xor_ln104_478" [firmware/BDT.h:104]   --->   Operation 72 'and' 'and_ln104_184' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_984)   --->   "%xor_ln104_480 = xor i1 %icmp_ln86_1008, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_480' <Predicate = (icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_1249 = and i1 %icmp_ln86_1009, i1 %and_ln102_1244" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1249' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_1250 = and i1 %icmp_ln86_1010, i1 %and_ln104_182" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1250' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_982)   --->   "%and_ln102_1258 = and i1 %icmp_ln86_1017, i1 %and_ln102_1248" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1258' <Predicate = (icmp_ln86_1001 & or_ln117_878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_984)   --->   "%and_ln102_1259 = and i1 %icmp_ln86_1018, i1 %xor_ln104_480" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1259' <Predicate = (icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_984)   --->   "%and_ln102_1260 = and i1 %and_ln102_1259, i1 %and_ln104_181" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1260' <Predicate = (icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_986)   --->   "%and_ln102_1261 = and i1 %icmp_ln86_1010, i1 %and_ln102_1249" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_982)   --->   "%or_ln117_877 = or i1 %and_ln102_1243, i1 %and_ln102_1258" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_877' <Predicate = (icmp_ln86_1001 & or_ln117_878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_982)   --->   "%select_ln117_981 = select i1 %or_ln117_877, i3 %select_ln117_980, i3 5" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_981' <Predicate = (icmp_ln86_1001 & or_ln117_878)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_984)   --->   "%or_ln117_879 = or i1 %or_ln117_878, i1 %and_ln102_1260" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_879' <Predicate = (icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_982 = select i1 %or_ln117_878, i3 %select_ln117_981, i3 6" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_982' <Predicate = (icmp_ln86_1001)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_984)   --->   "%select_ln117_983 = select i1 %or_ln117_879, i3 %select_ln117_982, i3 7" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_983' <Predicate = (icmp_ln86_1001)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_984)   --->   "%zext_ln117_104 = zext i3 %select_ln117_983" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_104' <Predicate = (icmp_ln86_1001)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_986)   --->   "%or_ln117_880 = or i1 %icmp_ln86_1001, i1 %and_ln102_1261" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_984 = select i1 %icmp_ln86_1001, i4 %zext_ln117_104, i4 8" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_984' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_881 = or i1 %icmp_ln86_1001, i1 %and_ln102_1249" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_881' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_986)   --->   "%select_ln117_985 = select i1 %or_ln117_880, i4 %select_ln117_984, i4 9" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_985' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_986 = select i1 %or_ln117_881, i4 %select_ln117_985, i4 10" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_986' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_883 = or i1 %icmp_ln86_1001, i1 %and_ln102_1244" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_883' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_887 = or i1 %icmp_ln86_1001, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_887' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_1245 = and i1 %icmp_ln86_1005, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1245' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_183)   --->   "%xor_ln104_477 = xor i1 %icmp_ln86_1005, i1 1" [firmware/BDT.h:104]   --->   Operation 94 'xor' 'xor_ln104_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_183 = and i1 %and_ln102, i1 %xor_ln104_477" [firmware/BDT.h:104]   --->   Operation 95 'and' 'and_ln104_183' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_988)   --->   "%xor_ln104_481 = xor i1 %icmp_ln86_1009, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_481' <Predicate = (or_ln117_883 & or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_992)   --->   "%xor_ln104_482 = xor i1 %icmp_ln86_1010, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_482' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_1251 = and i1 %icmp_ln86_1011, i1 %and_ln102_1245" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1251' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_988)   --->   "%and_ln102_1262 = and i1 %icmp_ln86_1019, i1 %xor_ln104_481" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1262' <Predicate = (or_ln117_883 & or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_988)   --->   "%and_ln102_1263 = and i1 %and_ln102_1262, i1 %and_ln102_1244" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1263' <Predicate = (or_ln117_883 & or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_990)   --->   "%and_ln102_1264 = and i1 %icmp_ln86_1020, i1 %and_ln102_1250" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1264' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_992)   --->   "%and_ln102_1265 = and i1 %icmp_ln86_1021, i1 %xor_ln104_482" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_1265' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_992)   --->   "%and_ln102_1266 = and i1 %and_ln102_1265, i1 %and_ln104_182" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1266' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_988)   --->   "%or_ln117_882 = or i1 %or_ln117_881, i1 %and_ln102_1263" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_882' <Predicate = (or_ln117_883 & or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_988)   --->   "%select_ln117_987 = select i1 %or_ln117_882, i4 %select_ln117_986, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_987' <Predicate = (or_ln117_883 & or_ln117_887)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_990)   --->   "%or_ln117_884 = or i1 %or_ln117_883, i1 %and_ln102_1264" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_884' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_988 = select i1 %or_ln117_883, i4 %select_ln117_987, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_988' <Predicate = (or_ln117_887)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_885 = or i1 %or_ln117_883, i1 %and_ln102_1250" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_885' <Predicate = (or_ln117_887)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_990)   --->   "%select_ln117_989 = select i1 %or_ln117_884, i4 %select_ln117_988, i4 13" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_989' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_992)   --->   "%or_ln117_886 = or i1 %or_ln117_885, i1 %and_ln102_1266" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_886' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_990 = select i1 %or_ln117_885, i4 %select_ln117_989, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_990' <Predicate = (or_ln117_887)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_992)   --->   "%select_ln117_991 = select i1 %or_ln117_886, i4 %select_ln117_990, i4 15" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_991' <Predicate = (or_ln117_887)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_992)   --->   "%zext_ln117_105 = zext i4 %select_ln117_991" [firmware/BDT.h:117]   --->   Operation 113 'zext' 'zext_ln117_105' <Predicate = (or_ln117_887)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_992 = select i1 %or_ln117_887, i5 %zext_ln117_105, i5 16" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_992' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_889 = or i1 %or_ln117_887, i1 %and_ln102_1251" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_889' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_996)   --->   "%xor_ln104_483 = xor i1 %icmp_ln86_1011, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_1252 = and i1 %icmp_ln86_1012, i1 %and_ln104_183" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1252' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%and_ln102_1253 = and i1 %icmp_ln86_1013, i1 %and_ln102_1246" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_1253' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_994)   --->   "%and_ln102_1267 = and i1 %icmp_ln86_1022, i1 %and_ln102_1251" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1267' <Predicate = (or_ln117_889)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_996)   --->   "%and_ln102_1268 = and i1 %icmp_ln86_1023, i1 %xor_ln104_483" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_996)   --->   "%and_ln102_1269 = and i1 %and_ln102_1268, i1 %and_ln102_1245" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_998)   --->   "%and_ln102_1270 = and i1 %icmp_ln86_1024, i1 %and_ln102_1252" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_994)   --->   "%or_ln117_888 = or i1 %or_ln117_887, i1 %and_ln102_1267" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_888' <Predicate = (or_ln117_889)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_994)   --->   "%select_ln117_993 = select i1 %or_ln117_888, i5 %select_ln117_992, i5 17" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_993' <Predicate = (or_ln117_889)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_996)   --->   "%or_ln117_890 = or i1 %or_ln117_889, i1 %and_ln102_1269" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_994 = select i1 %or_ln117_889, i5 %select_ln117_993, i5 18" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_994' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_891 = or i1 %or_ln117_887, i1 %and_ln102_1245" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_891' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_996)   --->   "%select_ln117_995 = select i1 %or_ln117_890, i5 %select_ln117_994, i5 19" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_995' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_998)   --->   "%or_ln117_892 = or i1 %or_ln117_891, i1 %and_ln102_1270" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_996 = select i1 %or_ln117_891, i5 %select_ln117_995, i5 20" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_996' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_893 = or i1 %or_ln117_891, i1 %and_ln102_1252" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_893' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_998)   --->   "%select_ln117_997 = select i1 %or_ln117_892, i5 %select_ln117_996, i5 21" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_997' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_998 = select i1 %or_ln117_893, i5 %select_ln117_997, i5 22" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_998' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_895 = or i1 %or_ln117_887, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_895' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1000)   --->   "%xor_ln104_484 = xor i1 %icmp_ln86_1012, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_484' <Predicate = (or_ln117_895)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1004)   --->   "%xor_ln104_485 = xor i1 %icmp_ln86_1013, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1000)   --->   "%and_ln102_1271 = and i1 %icmp_ln86_1025, i1 %xor_ln104_484" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1271' <Predicate = (or_ln117_895)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1000)   --->   "%and_ln102_1272 = and i1 %and_ln102_1271, i1 %and_ln104_183" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1272' <Predicate = (or_ln117_895)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1002)   --->   "%and_ln102_1273 = and i1 %icmp_ln86_1026, i1 %and_ln102_1253" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1004)   --->   "%and_ln102_1274 = and i1 %icmp_ln86_1027, i1 %xor_ln104_485" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1004)   --->   "%and_ln102_1275 = and i1 %and_ln102_1274, i1 %and_ln102_1246" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1000)   --->   "%or_ln117_894 = or i1 %or_ln117_893, i1 %and_ln102_1272" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_894' <Predicate = (or_ln117_895)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1000)   --->   "%select_ln117_999 = select i1 %or_ln117_894, i5 %select_ln117_998, i5 23" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_999' <Predicate = (or_ln117_895)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1002)   --->   "%or_ln117_896 = or i1 %or_ln117_895, i1 %and_ln102_1273" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1000 = select i1 %or_ln117_895, i5 %select_ln117_999, i5 24" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1000' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_897 = or i1 %or_ln117_895, i1 %and_ln102_1253" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_897' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1002)   --->   "%select_ln117_1001 = select i1 %or_ln117_896, i5 %select_ln117_1000, i5 25" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1004)   --->   "%or_ln117_898 = or i1 %or_ln117_897, i1 %and_ln102_1275" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1002 = select i1 %or_ln117_897, i5 %select_ln117_1001, i5 26" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1002' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_899 = or i1 %or_ln117_895, i1 %and_ln102_1246" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_899' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1004)   --->   "%select_ln117_1003 = select i1 %or_ln117_898, i5 %select_ln117_1002, i5 27" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1004 = select i1 %or_ln117_899, i5 %select_ln117_1003, i5 28" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1004' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 153 [1/1] (0.97ns)   --->   "%and_ln102_1254 = and i1 %icmp_ln86_1014, i1 %and_ln104_184" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1254' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1006)   --->   "%and_ln102_1276 = and i1 %icmp_ln86_1028, i1 %and_ln102_1254" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1006)   --->   "%or_ln117_900 = or i1 %or_ln117_899, i1 %and_ln102_1276" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.97ns)   --->   "%or_ln117_901 = or i1 %or_ln117_899, i1 %and_ln102_1254" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_901' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1006)   --->   "%select_ln117_1005 = select i1 %or_ln117_900, i5 %select_ln117_1004, i5 29" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1006 = select i1 %or_ln117_901, i5 %select_ln117_1005, i5 30" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1006' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_486 = xor i1 %icmp_ln86_1014, i1 1" [firmware/BDT.h:104]   --->   Operation 159 'xor' 'xor_ln104_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1277 = and i1 %icmp_ln86_1029, i1 %xor_ln104_486" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1278 = and i1 %and_ln102_1277, i1 %and_ln104_184" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_902 = or i1 %or_ln117_901, i1 %and_ln102_1278" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1007 = select i1 %or_ln117_902, i5 %select_ln117_1006, i5 31" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 7842, i5 1, i13 7982, i5 2, i13 7906, i5 3, i13 7745, i5 4, i13 7709, i5 5, i13 7607, i5 6, i13 7970, i5 7, i13 7692, i5 8, i13 7598, i5 9, i13 7796, i5 10, i13 7699, i5 11, i13 7873, i5 12, i13 7696, i5 13, i13 8001, i5 14, i13 486, i5 15, i13 7752, i5 16, i13 252, i5 17, i13 1470, i5 18, i13 2367, i5 19, i13 8086, i5 20, i13 1214, i5 21, i13 8129, i5 22, i13 8029, i5 23, i13 7598, i5 24, i13 1994, i5 25, i13 859, i5 26, i13 8117, i5 27, i13 7678, i5 28, i13 327, i5 29, i13 7702, i5 30, i13 7608, i5 31, i13 7561, i13 0, i5 %select_ln117_1007" [firmware/BDT.h:118]   --->   Operation 164 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 165 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_903 = or i1 %or_ln117_887, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_903, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 167 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 168 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read44', firmware/BDT.h:86) on port 'p_read4' (firmware/BDT.h:86) [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1003', firmware/BDT.h:86) [13]  (2.136 ns)
	'and' operation 1 bit ('and_ln102_1243', firmware/BDT.h:102) [46]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1247', firmware/BDT.h:102) [58]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [100]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_979', firmware/BDT.h:117) [102]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_980', firmware/BDT.h:117) [105]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1258', firmware/BDT.h:102) [77]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_877', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_981', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_982', firmware/BDT.h:117) [109]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_983', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_984', firmware/BDT.h:117) [113]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_985', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_986', firmware/BDT.h:117) [117]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_481', firmware/BDT.h:104) [63]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1262', firmware/BDT.h:102) [81]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1263', firmware/BDT.h:102) [82]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_882', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_987', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_988', firmware/BDT.h:117) [121]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_989', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_990', firmware/BDT.h:117) [125]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_991', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_992', firmware/BDT.h:117) [130]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1267', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_888', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_993', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_994', firmware/BDT.h:117) [134]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_995', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_996', firmware/BDT.h:117) [138]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_997', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_998', firmware/BDT.h:117) [142]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_484', firmware/BDT.h:104) [69]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1271', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1272', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_894', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_999', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1000', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1001', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1002', firmware/BDT.h:117) [150]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1003', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1004', firmware/BDT.h:117) [154]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1254', firmware/BDT.h:102) [72]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_901', firmware/BDT.h:117) [155]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1006', firmware/BDT.h:117) [158]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_486', firmware/BDT.h:104) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1277', firmware/BDT.h:102) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1278', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_902', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1007', firmware/BDT.h:117) [160]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [161]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_903', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [162]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
