MacroModel pin core_t_ctr_reg_reg[1]/CLK  19.70ps 19.70ps 19.70ps 19.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  27.10ps 27.10ps 27.10ps 27.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  17.30ps 17.30ps 17.30ps 17.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  19.80ps 19.80ps 19.80ps 19.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  22.20ps 22.20ps 22.20ps 22.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  22.00ps 22.00ps 22.00ps 22.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  22.00ps 22.00ps 22.00ps 22.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  16.00ps 16.00ps 16.00ps 16.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  20.30ps 20.30ps 20.30ps 20.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  20.00ps 20.00ps 20.00ps 20.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  20.00ps 20.00ps 20.00ps 20.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  19.90ps 19.90ps 19.90ps 19.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  15.70ps 15.70ps 15.70ps 15.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  17.80ps 17.80ps 17.80ps 17.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  18.20ps 18.20ps 18.20ps 18.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  17.90ps 17.90ps 17.90ps 17.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  16.40ps 16.40ps 16.40ps 16.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  15.90ps 15.90ps 15.90ps 15.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  15.60ps 15.60ps 15.60ps 15.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  15.50ps 15.50ps 15.50ps 15.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  13.80ps 13.80ps 13.80ps 13.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  14.90ps 14.90ps 14.90ps 14.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  14.30ps 14.30ps 14.30ps 14.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  14.20ps 14.20ps 14.20ps 14.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  13.70ps 13.70ps 13.70ps 13.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  13.60ps 13.60ps 13.60ps 13.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  12.00ps 12.00ps 12.00ps 12.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  11.10ps 11.10ps 11.10ps 11.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  10.40ps 10.40ps 10.40ps 10.40ps 0pf view_tc
