{"vcs1":{"timestamp_begin":1739259413.993566485, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739259414.335785072, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739259414.645805916, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739259413.763421750}
{"VCS_COMP_START_TIME": 1739259413.763421750}
{"VCS_COMP_END_TIME": 1739259414.862502610}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
