
AVRASM ver. 2.2.8  D:\AVR3Ask1\AVR3Ask1\main.asm Tue Dec 14 23:14:14 2021

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m16def.inc'
D:\AVR3Ask1\AVR3Ask1\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m16def.inc'
D:\AVR3Ask1\AVR3Ask1\main.asm(21): warning: Register r28 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m16def.inc'
D:\AVR3Ask1\AVR3Ask1\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m16def.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 #define _M16DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16
                                 #pragma AVRPART ADMIN PART_NAME ATmega16
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 11/19/2021 7:38:26 PM
                                 ; Author : Admin
                                 ;
                                 ; ----   
                                 .DSEG
000060                           _tmp_: .byte 2
                                 ; ----   
                                 
                                 .CSEG
                                 .include "m16def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 
                                 .def GPreg1=r18 ;general purpose register1
                                 .def GPreg2=r19 ;general purpose register2
                                 .def counter=r20 ;general purpose counter
                                 .def Cx=r17
                                 .def level=r16
                                 .def on_off=r21
                                 .def lcd_flag=r28
                                 
                                 .macro CHECK_IF_ZERO
                                 ;macro prokeimenou na mhn grafoume sunexeia 
                                 ;ean einai mhden oi r25,r24
                                 	cpi r24,0x00
                                 
                                 	brne END_NOT_EQUAL
                                 	cpi r25,0x00
                                 
                                 	brne END_NOT_EQUAL
                                 
                                 	ldi GPreg1,0x01 ;true
                                 	rjmp END
                                 	
                                 	END_NOT_EQUAL:
                                 	ldi GPreg1,0x00 ;false
                                 
                                 	END:
                                 .endm
                                 
                                 .macro CHECK_FOR_VALID_r24
                                 
                                 	cpi r24,@0
                                 	brne NOT_EQUAL
                                 
                                 	ldi GPreg2,0x01 ;true
                                 	rjmp END1
                                 
                                 	NOT_EQUAL:
                                 	ldi GPreg2,0x00 ;false
                                 
                                 	END1:
                                 .endm
                                 
                                 .macro SET_LEDS_ON
                                 push r18
                                 ser r18
                                 out PORTB,r18
                                 pop r18
                                 .endm
                                 
                                 .macro SET_LEDS_OFF
                                 push r20
                                 clr r20
                                 out PORTB,r20
                                 pop r20
                                 .endm
                                 
                                 
                                 
                                 .macro WELCOME_USER
                                 	
                                 	rcall lcd_init_sim
                                 
                                 	push r25
                                 	push r24
                                 	
                                 	ldi lcd_flag, 0x02
                                 
                                 	clr r24
                                 	out TIMSK, r24
                                 
                                 	cpi level, 0x04
                                 	brlt MHN_SBHSA_OLA
                                 	ldi r25, 0x80
                                 	out PORTB, r25
                                 	rjmp lets_write
                                 
                                 	MHN_SBHSA_OLA:
                                 	in r25, PINB
                                 	ori r25, 0x80
                                 	out PORTB, r25
                                 
                                 	lets_write:
                                 
                                 	ldi r24,'W'
                                 	rcall lcd_data_sim ;   byte      lcd
                                 	ldi r24,'E'
                                 	rcall lcd_data_sim
                                 	ldi r24,'L'
                                 	rcall lcd_data_sim
                                 	ldi r24,'C'
                                 	rcall lcd_data_sim
                                 	ldi r24,'O'
                                 	rcall lcd_data_sim
                                 	ldi r24,'M'
                                 	rcall lcd_data_sim
                                 	ldi r24,'E'
                                 	rcall lcd_data_sim
                                 	ldi r24,' '
                                 	rcall lcd_data_sim
                                 	ldi r24,'2'
                                 	rcall lcd_data_sim
                                 	ldi r24,'1'
                                 	rcall lcd_data_sim
                                 	
                                 	ldi r24,low(4000)
                                 	ldi r25,high(4000)
                                 	rcall wait_msec			; DELAY 4 SECONDS (MACRO)
                                 	
                                 	in r25, PINB
                                 	andi r25, 0x7F
                                 	out PORTB, r25
                                 
                                 	pop r24
                                 
                                 	ldi r25, (1 << TOIE1)
                                 	out TIMSK, r25
                                 
                                 	pop r25
                                 	
                                 	ldi lcd_flag, 0x02
                                 .endm
                                 
                                 .macro WRONG_PASSWORD
                                 	push r25
                                 	push r24
                                 
                                 	in r24, PINB
                                 	ori r24, 0x80
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	in r24, PINB
                                 	andi r24, 0x7F
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	
                                 	in r24, PINB
                                 	ori r24, 0x80
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	
                                 	in r24, PINB
                                 	andi r24, 0x7F
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 
                                 	in r24, PINB
                                 	ori r24, 0x80
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	in r24, PINB
                                 	andi r24, 0x7F
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	
                                 	in r24, PINB
                                 	ori r24, 0x80
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	
                                 	in r24, PINB
                                 	andi r24, 0x7F
                                 	out PORTB, r24
                                 
                                 	ldi r24,low(500)
                                 	ldi r25,high(500)
                                 	rcall wait_msec
                                 	
                                 	ldi lcd_flag, 0x02
                                 
                                 	pop r24
                                 	pop r25
                                 .endm	
                                 	
                                 
                                 .macro GAS_DETECTED
                                 
                                 	push r24
                                 
                                 	cpi lcd_flag, 0x00
                                 	breq END_GAS_DETECTED
                                 	rcall lcd_init_sim
                                 	ldi lcd_flag, 0x00
                                 
                                 	ldi r24,'G'
                                 	rcall lcd_data_sim ;   byte      lcd
                                 	ldi r24,'A'
                                 	rcall lcd_data_sim
                                 	ldi r24,'S'
                                 	rcall lcd_data_sim
                                 	ldi r24,' '
                                 	rcall lcd_data_sim
                                 	ldi r24,'D'
                                 	rcall lcd_data_sim
                                 	ldi r24,'E'
                                 	rcall lcd_data_sim
                                 	ldi r24,'T'
                                 	rcall lcd_data_sim
                                 	ldi r24,'E'
                                 	rcall lcd_data_sim
                                 	ldi r24,'C'
                                 	rcall lcd_data_sim
                                 	ldi r24,'T'
                                 	rcall lcd_data_sim
                                 	ldi r24,'E'
                                 	rcall lcd_data_sim
                                 	ldi r24,'D'
                                 	rcall lcd_data_sim
                                 	ldi r24,'!'
                                 	rcall lcd_data_sim
                                 
                                 	END_GAS_DETECTED:
                                 
                                 	pop r24
                                 .endm
                                 
                                 .macro CLEAR
                                 	push r24
                                 
                                 	cpi lcd_flag, 0x01
                                 	breq END_CLEAR
                                 	rcall lcd_init_sim
                                 	ldi lcd_flag, 0x01
                                 
                                 	ldi r24,'C'
                                 	rcall lcd_data_sim ;   byte      lcd
                                 	ldi r24,'L'
                                 	rcall lcd_data_sim
                                 	ldi r24,'E'
                                 	rcall lcd_data_sim
                                 	ldi r24,'A'
                                 	rcall lcd_data_sim
                                 	ldi r24,'R'
                                 	rcall lcd_data_sim
                                 
                                 	END_CLEAR:
                                 
                                 	pop r24
                                 .endm
                                 
                                 .macro TIMER1_INIT
                                 	push r24
                                 
                                 	ldi r24 ,(1<<TOIE1) ;      TCNT1
                                 	out TIMSK ,r24 ;   timer1
                                 	ldi r24 ,(1<<CS12) | (0<<CS11) | (1<<CS10) ; CK/1024
                                 	out TCCR1B ,r24 
                                 	ldi r24,0xFC ;   TCNT1
                                 	out TCNT1H ,r24 ;     5 sec
                                 	ldi r24 ,0xF3
                                 	out TCNT1L ,r24
                                 	clr r24
                                 	
                                 	pop r24
                                 .endm
                                 
                                 .macro ADC_INIT
                                 	push r24
                                 
                                 	ldi r24, 0x40
                                 	out ADMUX, r24
                                 	ldi r24, (1<<ADEN)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0)
                                 	out ADCSRA, r24
                                 	clr r24
                                 
                                 	pop r24
                                 .endm
                                 
                                 
                                 
                                 .org 0x00
000000 c01c                      rjmp start
                                 .org 0x10
000010 c1c7                      rjmp TIMER1_INTERRUPT
                                 .org 0x1C
00001c c0ab                      rjmp ADC_INTERRUPT
                                 
                                 
                                 ; Replace with your application code
                                 start:
00001d e58f                      	ldi r24, low(RAMEND)
00001e bf8d                      		out SPL, r24
                                 
00001f e084                      	ldi r24, high(RAMEND)
000020 bf8e                      		out SPH, r24
                                 
                                     
000021 ef8f                      	ser r24 ; r24 = FF
000022 bb87                      	out DDRB, r24 ; initialize  port b 
000023 bb81                      	out DDRD, r24 ; and d for output
                                 
                                 
000024 2788                      	clr r24
000025 ef80                      	ldi r24, (1 << PC7) | (1 << PC6) | (1 << PC5) | (1 << PC4) ;     4 MSB
000026 bb84                      	out DDRC, r24 ;   PORTC
                                 
000027 e0c2                      	ldi lcd_flag, 0x02
                                 
000028 938f
000029 e480
00002a b987
00002b e88f
00002c b986
00002d 2788
00002e 918f                      	ADC_INIT
00002f 938f
000030 e084
000031 bf89
000032 e085
000033 bd8e
000034 ef8c
000035 bd8d
000036 ef83
000037 bd8c
000038 2788
000039 918f                      	TIMER1_INIT
                                 
                                 	
                                  	 
00003a 9478                      	sei
                                 
00003b 2755                      	clr on_off
                                 
00003c d255                      	rcall lcd_init_sim
                                 
                                 PROGRAM:
                                 
00003d 2788                      	clr r24
00003e 2799                      	clr r25
                                 
                                 
                                 	
                                 	
                                 	LOOP:
00003f d1ca                      	rcall scan_keypad_rising_edge_sim
                                 
000040 3080
000041 f421
000042 3090
000043 f411
000044 e021
000045 c001
000046 e020                      	CHECK_IF_ZERO ;check if r25 == 0 & r24 == 0
000047 3021                      	cpi GPreg1,0x01
000048 f3b1                      	breq LOOP
                                 
                                 	
000049 d1de                      	rcall keypad_to_ascii_sim
                                 	
                                 
00004a 3382
00004b f411
00004c e031
00004d c001
00004e e030                      	CHECK_FOR_VALID_r24 '2'
00004f ff30                      	sbrs GPreg2, 0
000050 c041                      	rjmp ABORT
                                 	
                                 
                                 
                                 	LOOP1:
000051 d1b8                      	rcall scan_keypad_rising_edge_sim
                                 
000052 3080
000053 f421
000054 3090
000055 f411
000056 e021
000057 c001
000058 e020                      	CHECK_IF_ZERO ;check if r25 == 0 & r24 == 0
000059 3021                      	cpi GPreg1,0x01
00005a f3b1                      	breq LOOP1
                                 
00005b 01dc                      	movw r26,r24 ;temporary regs for result
00005c d1cb                      	rcall keypad_to_ascii_sim
                                 
00005d 3381
00005e f411
00005f e031
000060 c001
000061 e030                      	CHECK_FOR_VALID_r24 '1'
000062 3030                      	cpi GPreg2,0x00
000063 f171                      	breq ABORT
                                 
000064 d22d
000065 939f
000066 938f
000067 e0c2
000068 2788
000069 bf89
00006a 3004
00006b f01c
00006c e890
00006d bb98
00006e c003
00006f b396
000070 6890
000071 bb98
000072 e587
000073 d20a
000074 e485
000075 d208
000076 e48c
000077 d206
000078 e483
000079 d204
00007a e48f
00007b d202
00007c e48d
00007d d200
00007e e485
00007f d1fe
000080 e280
000081 d1fc
000082 e382
000083 d1fa
000084 e381
000085 d1f8
000086 ea80
000087 e09f
000088 d246
000089 b396
00008a 779f
00008b bb98
00008c 918f
00008d e094
00008e bf99
00008f 919f
000090 e0c2                      	WELCOME_USER
                                 
000091 cfab                      	rjmp PROGRAM
                                 
                                 	ABORT:
                                 
000092 939f
000093 938f
000094 b386
000095 6880
000096 bb88
000097 ef84
000098 e091
000099 d235
00009a b386
00009b 778f
00009c bb88
00009d ef84
00009e e091
00009f d22f
0000a0 b386
0000a1 6880
0000a2 bb88
0000a3 ef84
0000a4 e091
0000a5 d229
0000a6 b386
0000a7 778f
0000a8 bb88
0000a9 ef84
0000aa e091
0000ab d223
0000ac b386
0000ad 6880
0000ae bb88
0000af ef84
0000b0 e091
0000b1 d21d
0000b2 b386
0000b3 778f
0000b4 bb88
0000b5 ef84
0000b6 e091
0000b7 d217
0000b8 b386
0000b9 6880
0000ba bb88
0000bb ef84
0000bc e091
0000bd d211
0000be b386
0000bf 778f
0000c0 bb88
0000c1 ef84
0000c2 e091
0000c3 d20b
0000c4 e0c2
0000c5 918f
0000c6 919f                      	WRONG_PASSWORD
                                 	
0000c7 cf75                      	rjmp PROGRAM
                                 
                                 
                                 	ADC_INTERRUPT:
0000c8 93af                      	push r26
0000c9 939f                      	push r25
0000ca 938f                      	push r24
0000cb 937f                      	push r23
0000cc 936f                      	push r22
0000cd b194                      	in r25, ADCL
0000ce b1a5                      	in r26, ADCH
0000cf 70a3                      	andi r26, 0x03
0000d0 30a3                      	cpi r26, 0x03
0000d1 f129                      	breq seven_leds_on_off
0000d2 30a2                      	cpi r26, 0x02
0000d3 f0f1                      	breq six_leds_on_off
0000d4 30a1                      	cpi r26, 0x01
0000d5 f0e9                      	breq five_leds_on_off
0000d6 3c9e                      	cpi r25, 0xCE
0000d7 f4e0                      	brsh four_leds_on_off
0000d8 379e                      	cpi r25, 0x7E
0000d9 f4d8                      	brsh three_leds_on
0000da 3499                      	cpi r25, 0x49
0000db f4d0                      	brsh two_leds_on
                                 
                                 	one_led_on:
0000dc 938f
0000dd 30c1
0000de f061
0000df d1b2
0000e0 e0c1
0000e1 e483
0000e2 d19b
0000e3 e48c
0000e4 d199
0000e5 e485
0000e6 d197
0000e7 e481
0000e8 d195
0000e9 e582
0000ea d193
0000eb 918f                      	CLEAR
0000ec e001                      	ldi level, 0x01
0000ed b366                      	in r22, PINB
0000ee 7860                      	andi r22, 0x80
0000ef 6061                      	ori r22, 0x01
0000f0 bb68                      	out PORTB, r22
0000f1 c0e0                      	rjmp END_ADC
                                 
                                 	six_leds_on_off:
0000f2 c030                      	rjmp six_leds_on_off1
                                 
                                 	five_leds_on_off:
0000f3 c05b                      	rjmp five_leds_on_off1
                                 
                                 	four_leds_on_off:
0000f4 c086                      	rjmp four_leds_on_off1
                                 
                                 	three_leds_on:
0000f5 c0b1                      	rjmp three_leds_on1
                                 
                                 	two_leds_on:
0000f6 c0c6                      	rjmp two_leds_on1
                                 
                                 	seven_leds_on_off:
0000f7 938f
0000f8 30c0
0000f9 f0e1
0000fa d197
0000fb e0c0
0000fc e487
0000fd d180
0000fe e481
0000ff d17e
000100 e583
000101 d17c
000102 e280
000103 d17a
000104 e484
000105 d178
000106 e485
000107 d176
000108 e584
000109 d174
00010a e485
00010b d172
00010c e483
00010d d170
00010e e584
00010f d16e
000110 e485
000111 d16c
000112 e484
000113 d16a
000114 e281
000115 d168
000116 918f                      	GAS_DETECTED
000117 e007                      	ldi level, 0x07
000118 b366                      	in r22, PINB
000119 7860                      	andi r22, 0x80
00011a 3050                      	cpi on_off, 0x00
00011b f019                      	breq write_on_seven
00011c bb68                      	out PORTB, r22
00011d e050                      	ldi on_off, 0x00
00011e c0b3                      	rjmp END_ADC
                                 
                                 	write_on_seven:
00011f 676f                      	ori r22, 0x7F
000120 bb68                      	out PORTB, r22
000121 e051                      	ldi on_off, 0x01
000122 c0af                      	rjmp END_ADC
                                 
                                 
                                 	six_leds_on_off1:
000123 938f
000124 30c0
000125 f0e1
000126 d16b
000127 e0c0
000128 e487
000129 d154
00012a e481
00012b d152
00012c e583
00012d d150
00012e e280
00012f d14e
000130 e484
000131 d14c
000132 e485
000133 d14a
000134 e584
000135 d148
000136 e485
000137 d146
000138 e483
000139 d144
00013a e584
00013b d142
00013c e485
00013d d140
00013e e484
00013f d13e
000140 e281
000141 d13c
000142 918f                      	GAS_DETECTED
000143 e006                      	ldi level, 0x06
000144 b366                      	in r22, PINB
000145 7860                      	andi r22, 0x80
000146 3050                      	cpi on_off, 0x00
000147 f019                      	breq write_on_six
000148 bb68                      	out PORTB, r22
000149 e050                      	ldi on_off, 0x00
00014a c087                      	rjmp END_ADC
                                 
                                 	write_on_six:
00014b 636f                      	ori r22, 0x3F
00014c bb68                      	out PORTB, r22
00014d e051                      	ldi on_off, 0x01
00014e c083                      	rjmp END_ADC
                                 
                                 
                                 	five_leds_on_off1:
00014f 938f
000150 30c0
000151 f0e1
000152 d13f
000153 e0c0
000154 e487
000155 d128
000156 e481
000157 d126
000158 e583
000159 d124
00015a e280
00015b d122
00015c e484
00015d d120
00015e e485
00015f d11e
000160 e584
000161 d11c
000162 e485
000163 d11a
000164 e483
000165 d118
000166 e584
000167 d116
000168 e485
000169 d114
00016a e484
00016b d112
00016c e281
00016d d110
00016e 918f                      	GAS_DETECTED
00016f e005                      	ldi level, 0x05
000170 b366                      	in r22, PINB
000171 7860                      	andi r22, 0x80
000172 3050                      	cpi on_off, 0x00
000173 f019                      	breq write_on_five
000174 bb68                      	out PORTB, r22
000175 e050                      	ldi on_off, 0x00
000176 c05b                      	rjmp END_ADC
                                 
                                 	write_on_five:
000177 616f                      	ori r22, 0x1F
000178 bb68                      	out PORTB, r22
000179 e051                      	ldi on_off, 0x01
00017a c057                      	rjmp END_ADC
                                 
                                 	four_leds_on_off1:
00017b 938f
00017c 30c0
00017d f0e1
00017e d113
00017f e0c0
000180 e487
000181 d0fc
000182 e481
000183 d0fa
000184 e583
000185 d0f8
000186 e280
000187 d0f6
000188 e484
000189 d0f4
00018a e485
00018b d0f2
00018c e584
00018d d0f0
00018e e485
00018f d0ee
000190 e483
000191 d0ec
000192 e584
000193 d0ea
000194 e485
000195 d0e8
000196 e484
000197 d0e6
000198 e281
000199 d0e4
00019a 918f                      	GAS_DETECTED
00019b e004                      	ldi level, 0x04
00019c b366                      	in r22, PINB
00019d 7860                      	andi r22, 0x80
00019e 3050                      	cpi on_off, 0x00
00019f f019                      	breq write_on_four
0001a0 bb68                      	out PORTB, r22
0001a1 e050                      	ldi on_off, 0x00
0001a2 c02f                      	rjmp END_ADC
                                 
                                 	write_on_four:
0001a3 606f                      	ori r22, 0x0F
0001a4 bb68                      	out PORTB, r22
0001a5 e051                      	ldi on_off, 0x01
0001a6 c02b                      	rjmp END_ADC
                                 
                                 
                                 	three_leds_on1:
0001a7 938f
0001a8 30c1
0001a9 f061
0001aa d0e7
0001ab e0c1
0001ac e483
0001ad d0d0
0001ae e48c
0001af d0ce
0001b0 e485
0001b1 d0cc
0001b2 e481
0001b3 d0ca
0001b4 e582
0001b5 d0c8
0001b6 918f                      	CLEAR
0001b7 e003                      	ldi level, 0x03
0001b8 b366                      	in r22, PINB
0001b9 7860                      	andi r22, 0x80
0001ba 6067                      	ori r22, 0x07
0001bb bb68                      	out PORTB, r22
0001bc c015                      	rjmp END_ADC
                                 
                                 
                                 	two_leds_on1:
0001bd 938f
0001be 30c1
0001bf f061
0001c0 d0d1
0001c1 e0c1
0001c2 e483
0001c3 d0ba
0001c4 e48c
0001c5 d0b8
0001c6 e485
0001c7 d0b6
0001c8 e481
0001c9 d0b4
0001ca e582
0001cb d0b2
0001cc 918f                      	CLEAR
0001cd e002                      	ldi level, 0x02
0001ce b366                      	in r22, PINB
0001cf 7860                      	andi r22, 0x80
0001d0 6063                      	ori r22, 0x03
0001d1 bb68                      	out PORTB, r22
                                 
                                 	END_ADC:
0001d2 916f                      	pop r22
0001d3 917f                      	pop r23
0001d4 918f                      	pop r24
0001d5 919f                      	pop r25
0001d6 91af                      	pop r26
                                 
0001d7 9518                      	reti
                                 
                                 
                                 	TIMER1_INTERRUPT:
0001d8 93af                      	push r26
0001d9 939f                      	push r25
0001da 938f                      	push r24
                                 
0001db b1a6                      	in r26, ADCSRA
0001dc e490                      	ldi r25, (1 << ADSC)
0001dd 2ba9                      	or r26, r25
0001de b9a6                      	out ADCSRA, r26
0001df ef8c                      	ldi r24,0xFC ;   TCNT1
0001e0 bd8d                      	out TCNT1H ,r24 ;     5 sec
0001e1 ef83                      	ldi r24 ,0xF3
0001e2 bd8c                      	out TCNT1L ,r24
                                 	
0001e3 918f                      	pop r24
0001e4 919f                      	pop r25
0001e5 91af                      	pop r26
                                 
0001e6 9518                      	reti
                                 
                                 
                                 	scan_row_sim:
0001e7 bb95                      	out PORTC, r25 ;       1
0001e8 938f                      	push r24 ;       
0001e9 939f                      	push r25 ;    
0001ea ef84                      	ldi r24,low(500) ; 
0001eb e091                      	ldi r25,high(500)
0001ec d0ec                      	rcall wait_usec
0001ed 919f                      	pop r25
0001ee 918f                      	pop r24 ;   
0001ef 0000                      	nop
0001f0 0000                      	nop ;         
0001f1 b383                      	in r24, PINC ;    ()     
0001f2 708f                      	andi r24 ,0x0f ;   4 LSB   1    
0001f3 9508                      	ret ;  
                                 
                                 	scan_keypad_sim:
0001f4 93af                      	push r26 ;    r27:r26  
0001f5 93bf                      	push r27 ;    
0001f6 e190                      	ldi r25 , 0x10 ;       (PC4: 1 2 3 A)
0001f7 dfef                      	rcall scan_row_sim
0001f8 9582                      	swap r24 ;   
0001f9 2fb8                      	mov r27, r24 ;  4 msb  r27
0001fa e290                      	ldi r25 ,0x20 ;       (PC5: 4 5 6 B)
0001fb dfeb                      	rcall scan_row_sim
0001fc 0fb8                      	add r27, r24 ;     4 lsb  r27
0001fd e490                      	ldi r25 , 0x40 ;       (PC6: 7 8 9 C)
0001fe dfe8                      	rcall scan_row_sim
0001ff 9582                      	swap r24 ;   
000200 2fa8                      	mov r26, r24 ;  4 msb  r26
000201 e890                      	ldi r25 ,0x80 ;       (PC7: * 0 # D)
000202 dfe4                      	rcall scan_row_sim
000203 0fa8                      	add r26, r24 ;     4 lsb  r26
000204 01cd                      	movw r24, r26 ;      r25:r24
000205 27aa                      	clr r26 ;     
000206 bba5                      	out PORTC,r26 ;     
000207 91bf                      	pop r27 ;    r27:r26
000208 91af                      	pop r26
000209 9508                      	ret
                                 
                                 	scan_keypad_rising_edge_sim:
00020a 936f                      	push r22 ;    r23:r22  
00020b 937f                      	push r23 ; r26:r27      
00020c 93af                      	push r26
00020d 93bf                      	push r27
00020e dfe5                      	rcall scan_keypad_sim ;      
00020f 938f                      	push r24 ;    
000210 939f                      	push r25
000211 e08f                      	ldi r24 ,15 ;  15 ms (  10-20 msec    
000212 e090                      	ldi r25 ,0 ;      )
000213 d0bb                      	rcall wait_msec
000214 dfdf                      	rcall scan_keypad_sim ;      
000215 917f                      	pop r23 ;    
000216 916f                      	pop r22
000217 2386                      	and r24 ,r22
000218 2397                      	and r25 ,r23
000219 e6a0                      	ldi r26 ,low(_tmp_) ;      
00021a e0b0                      	ldi r27 ,high(_tmp_) ;      r27:r26
00021b 917d                      	ld r23 ,X+
00021c 916c                      	ld r22 ,X
00021d 938c                      	st X ,r24 ;   RAM   
00021e 939e                      	st -X ,r25 ;  
00021f 9570                      	com r23
000220 9560                      	com r22 ;       
000221 2386                      	and r24 ,r22
000222 2397                      	and r25 ,r23
000223 91bf                      	pop r27 ;    r27:r26
000224 91af                      	pop r26 ;  r23:r22
000225 917f                      	pop r23
000226 916f                      	pop r22
000227 9508                      	ret 
                                 
                                 	keypad_to_ascii_sim:
000228 93af                      	push r26 ;    r27:r26  
000229 93bf                      	push r27 ;    
00022a 01dc                      	movw r26 ,r24 ;  1     r26 
                                 	;     
00022b e28a                      	ldi r24 ,'*'
                                 	; r26
                                 	;C 9 8 7 D # 0 *
00022c fda0                      	sbrc r26 ,0
00022d c02f                      	rjmp return_ascii
00022e e380                      	ldi r24 ,'0'
00022f fda1                      	sbrc r26 ,1
000230 c02c                      	rjmp return_ascii
000231 e283                      	ldi r24 ,'#'
000232 fda2                      	sbrc r26 ,2
000233 c029                      	rjmp return_ascii
000234 e484                      	ldi r24 ,'D'
000235 fda3                      	sbrc r26 ,3 ;    1  ret,  (  1)
000236 c026                      	rjmp return_ascii ;     r24  ASCII   D.
000237 e387                      	ldi r24 ,'7'
000238 fda4                      	sbrc r26 ,4
000239 c023                      	rjmp return_ascii
00023a e388                      	ldi r24 ,'8'
00023b fda5                      	sbrc r26 ,5
00023c c020                      	rjmp return_ascii
00023d e389                      	ldi r24 ,'9'
00023e fda6                      	sbrc r26 ,6
00023f c01d                      	rjmp return_ascii ;
000240 e483                      	ldi r24 ,'C'
000241 fda7                      	sbrc r26 ,7
000242 c01a                      	rjmp return_ascii
000243 e384                      	ldi r24 ,'4' ;  1     r27 
000244 fdb0                      	sbrc r27 ,0 ;     
000245 c017                      	rjmp return_ascii
000246 e385                      	ldi r24 ,'5'
                                 	;r27
                                 	; 3 2 1 B 6 5 4
000247 fdb1                      	sbrc r27 ,1
000248 c014                      	rjmp return_ascii
000249 e386                      	ldi r24 ,'6'
00024a fdb2                      	sbrc r27 ,2
00024b c011                      	rjmp return_ascii
00024c e482                      	ldi r24 ,'B'
00024d fdb3                      	sbrc r27 ,3
00024e c00e                      	rjmp return_ascii
00024f e381                      	ldi r24 ,'1'
000250 fdb4                      	sbrc r27 ,4
000251 c00b                      	rjmp return_ascii ;
000252 e382                      	ldi r24 ,'2'
000253 fdb5                      	sbrc r27 ,5
000254 c008                      	rjmp return_ascii
000255 e383                      	ldi r24 ,'3' 
000256 fdb6                      	sbrc r27 ,6
000257 c005                      	rjmp return_ascii
000258 e481                      	ldi r24 ,'A'
000259 fdb7                      	sbrc r27 ,7
00025a c002                      	rjmp return_ascii
00025b 2788                      	clr r24
00025c c000                      	rjmp return_ascii
                                 	return_ascii:
00025d 91bf                      	pop r27 ;    r27:r26
00025e 91af                      	pop r26
00025f 9508                      	ret 
                                 
                                 	write_2_nibbles_sim:
000260 938f                      	push r24 ;       
000261 939f                      	push r25 ;    
000262 e780                      	ldi r24 ,low(6000) ; 
000263 e197                      	ldi r25 ,high(6000)
000264 d074                      	rcall wait_usec
000265 919f                      	pop r25
000266 918f                      	pop r24 ;   
000267 938f                      	push r24 ;   4 MSB
000268 b390                      	in r25, PIND ;   4 LSB   
000269 709f                      	andi r25, 0x0f ;        
00026a 7f80                      	andi r24, 0xf0 ;   4 MSB 
00026b 0f89                      	add r24, r25 ;     4 LSB
00026c bb82                      	out PORTD, r24 ;    
00026d 9a93                      	sbi PORTD, PD3 ;   Enable   PD3
00026e 9893                      	cbi PORTD, PD3 ; PD3=1   PD3=0
00026f 938f                      	push r24 ;       
000270 939f                      	push r25 ;    
000271 e780                      	ldi r24 ,low(6000) ; 
000272 e197                      	ldi r25 ,high(6000)
000273 d065                      	rcall wait_usec
000274 919f                      	pop r25
000275 918f                      	pop r24 ;   
000276 918f                      	pop r24 ;   4 LSB.   byte.
000277 9582                      	swap r24 ;   4 MSB   4 LSB
000278 7f80                      	andi r24 ,0xf0 ;      
000279 0f89                      	add r24, r25
00027a bb82                      	out PORTD, r24
00027b 9a93                      	sbi PORTD, PD3 ;   Enable
00027c 9893                      	cbi PORTD, PD3
00027d 9508                      	ret
                                 
                                 	lcd_data_sim:
00027e 938f                      	push r24
00027f 939f                      	push r25
000280 9a92                      	sbi PORTD,PD2
000281 dfde                      	rcall write_2_nibbles_sim
000282 e28b                      	ldi r24,43
000283 e090                      	ldi r25,0
000284 d054                      	rcall wait_usec
000285 919f                      	pop r25
000286 918f                      	pop r24
000287 9508                      	ret
                                 
                                 	lcd_command_sim:
000288 938f                      	push r24 ;    r25:r24  
000289 939f                      	push r25 ;    
00028a 9892                      	cbi PORTD, PD2 ;     (PD2=0)
00028b dfd4                      	rcall write_2_nibbles_sim ;      39sec
00028c e287                      	ldi r24, 39 ;           lcd.
00028d e090                      	ldi r25, 0 ; .:   ,  clear display  return home,
00028e d04a                      	rcall wait_usec ;      .
00028f 919f                      	pop r25 ;    r25:r24
000290 918f                      	pop r24
000291 9508                      	ret 
                                 
                                 	lcd_init_sim:
000292 938f                      	push r24 ;    r25:r24  
000293 939f                      	push r25 ;    
                                 
000294 e288                      	ldi r24, 40 ;     lcd  
000295 e090                      	ldi r25, 0 ;      .
000296 d038                      	rcall wait_msec ;  40 msec    .
000297 e380                      	ldi r24, 0x30 ;    8 bit mode
000298 bb82                      	out PORTD, r24 ;      
000299 9a93                      	sbi PORTD, PD3 ;      
00029a 9893                      	cbi PORTD, PD3 ;  ,     
00029b e287                      	ldi r24, 39
00029c e090                      	ldi r25, 0 ;        8-bit mode
00029d d03b                      	rcall wait_usec ;    ,      
                                 	;  4 bit     8 bit
00029e 938f                      	push r24 ;       
00029f 939f                      	push r25 ;    
0002a0 ee88                      	ldi r24,low(1000) ; 
0002a1 e093                      	ldi r25,high(1000)
0002a2 d036                      	rcall wait_usec
0002a3 919f                      	pop r25
0002a4 918f                      	pop r24 ;   
0002a5 e380                      	ldi r24, 0x30
0002a6 bb82                      	out PORTD, r24
0002a7 9a93                      	sbi PORTD, PD3
0002a8 9893                      	cbi PORTD, PD3
0002a9 e287                      	ldi r24,39
0002aa e090                      	ldi r25,0
0002ab d02d                      	rcall wait_usec 
0002ac 938f                      	push r24 ;       
0002ad 939f                      	push r25 ;    
0002ae ee88                      	ldi r24 ,low(1000) ; 
0002af e093                      	ldi r25 ,high(1000)
0002b0 d028                      	rcall wait_usec
0002b1 919f                      	pop r25
0002b2 918f                      	pop r24 ;   
0002b3 e280                      	ldi r24,0x20 ;   4-bit mode
0002b4 bb82                      	out PORTD, r24
0002b5 9a93                      	sbi PORTD, PD3
0002b6 9893                      	cbi PORTD, PD3
0002b7 e287                      	ldi r24,39
0002b8 e090                      	ldi r25,0
0002b9 d01f                      	rcall wait_usec
0002ba 938f                      	push r24 ;       
0002bb 939f                      	push r25 ;    
0002bc ee88                      	ldi r24 ,low(1000) ; 
0002bd e093                      	ldi r25 ,high(1000)
0002be d01a                      	rcall wait_usec
0002bf 919f                      	pop r25
0002c0 918f                      	pop r24 ;   
0002c1 e288                      	ldi r24,0x28 ;    5x8 
0002c2 dfc5                      	rcall lcd_command_sim ;      
0002c3 e08c                      	ldi r24,0x0c ;   ,   
0002c4 dfc3                      	rcall lcd_command_sim
0002c5 e081                      	ldi r24,0x01 ;   
0002c6 dfc1                      	rcall lcd_command_sim
0002c7 ef8a                      	ldi r24, low(1530)
0002c8 e095                      	ldi r25, high(1530)
0002c9 d00f                      	rcall wait_usec
0002ca e086                      	ldi r24 ,0x06 ;     1  
0002cb dfbc                      	rcall lcd_command_sim ;       
                                 	;      
0002cc 919f                      	pop r25 ;    r25:r24
0002cd 918f                      	pop r24
0002ce 9508                      	ret
                                 	wait_msec:
0002cf 938f                      	push r24				; 2  (0.250 sec)
0002d0 939f                      	push r25				; 2 
0002d1 ee86                      	ldi r24 , low(998)		;   . r25:r24  998 (1  - 0.125 sec)
0002d2 e093                      	ldi r25 , high(998)		; 1  (0.125 sec)
0002d3 d005                      	rcall wait_usec			; 3  (0.375 sec),    998.375 sec
0002d4 919f                      	pop r25					; 2  (0.250 sec)
0002d5 918f                      	pop r24					; 2 
0002d6 9701                      	sbiw r24 , 1			; 2 
0002d7 f7b9                      	brne wait_msec			; 1  2  (0.125  0.250 sec)
0002d8 9508                      	ret						; 4  (0.500 sec)
                                 
                                 	wait_usec:
0002d9 9701                      	sbiw r24 ,1			; 2  (0.250 sec)
0002da 0000                      	nop					; 1  (0.125 sec)
0002db 0000                      	nop					; 1  (0.125 sec)
0002dc 0000                      	nop					; 1  (0.125 sec)
0002dd 0000                      	nop					; 1  (0.125 sec)
0002de f7d1                      	brne wait_usec		; 1  2  (0.125  0.250 sec)
0002df 9508                      	ret					; 4  (0.500 sec)
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16" register use summary:
x  :   4 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:   8 r17:   0 r18:   6 r19:   6 r20:   0 
r21:  13 r22:  41 r23:   9 r24: 259 r25:  84 r26:  34 r27:  17 r28:  18 
r29:   0 r30:   0 r31:   0 
Registers used: 12 out of 35 (34.3%)

"ATmega16" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   4 
andi  :  17 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  17 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   1 brmi  :   0 
brne  :   8 brpl  :   0 brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   6 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   9 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   2 cp    :   0 cpc   :   0 
cpi   :  27 cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  22 inc   :   0 jmp   :   0 
ld    :   2 ldd   :   0 ldi   : 202 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :   2 movw  :   3 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   6 or    :   1 ori   :  12 out   :  45 pop   :  52 
push  :  52 rcall : 126 ret   :  10 reti  :   2 rjmp  :  43 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   6 sbic  :   0 sbis  :   0 
sbiw  :   2 sbr   :   0 sbrc  :  16 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   1 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   2 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   3 tst   :   0 wdr   :   0 
Instructions used: 34 out of 113 (30.1%)

"ATmega16" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0005c0   1420      0   1420   16384   8.7%
[.dseg] 0x000060 0x000062      0      2      2    1024   0.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 1 warnings
