OpenROAD v2.0-4194-g9d55eaa0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/placement/7-global.def
[INFO ODB-0128] Design: fft_dit
[INFO ODB-0130]     Created 534 pins.
[INFO ODB-0131]     Created 14106 components and 72994 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 45938 connections.
[INFO ODB-0133]     Created 8698 nets and 27056 connections.
[INFO ODB-0134] Finished DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Fri Aug 22 00:24:48 2025
###############################################################################
current_design fft_dit
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 25.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty -setup 0.2000 clk
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {finish}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {finish}]
set_load -pin_load 0.0334 [get_ports {y_i_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 52.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 258 input buffers.
[INFO RSZ-0028] Inserted 273 output buffers.
[WARNING RSZ-0065] max wire length less than 3048u increases wire delays.
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 366 long wires.
[INFO RSZ-0038] Inserted 455 buffers in 366 nets.
[INFO RSZ-0039] Resized 7455 instances.
Placement Analysis
---------------------------------
total displacement      32470.7 u
average displacement        2.2 u
max displacement           18.2 u
original HPWL          391895.5 u
legalized HPWL         424344.4 u
delta HPWL                    8 %

[INFO DPL-0020] Mirrored 3836 instances
[INFO DPL-0021] HPWL before          424344.4 u
[INFO DPL-0022] HPWL after           417982.0 u
[INFO DPL-0023] HPWL delta               -1.5 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15799_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14879_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14879_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01569_ (net)
                  0.03    0.00    5.41 ^ _15799_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15799_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15801_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14881_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    5.41 ^ _14881_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01571_ (net)
                  0.03    0.00    5.41 ^ _15801_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15801_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15794_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.37 v _14874_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    5.41 ^ _14874_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01564_ (net)
                  0.03    0.00    5.41 ^ _15794_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15794_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15800_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14880_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14880_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01570_ (net)
                  0.03    0.00    5.41 ^ _15800_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15800_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15796_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14876_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14876_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01566_ (net)
                  0.03    0.00    5.41 ^ _15796_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15796_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.33    0.33 ^ _15558_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[1] (net)
                  0.04    0.00    0.33 ^ _15559_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.33   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _15557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15557_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.33    0.33 ^ _15557_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[0] (net)
                  0.04    0.00    0.33 ^ _15558_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.33   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.34    0.34 ^ _15559_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[2] (net)
                  0.05    0.00    0.34 ^ _15560_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.34   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15560_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _15397_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15119_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15397_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.11    0.41    0.41 ^ _15397_/Q (sky130_fd_sc_hd__dfrtp_2)
     6    0.02                           stg1_r_5[0] (net)
                  0.11    0.00    0.41 ^ _07915_/A (sky130_fd_sc_hd__xor2_1)
                  0.03    0.07    0.48 v _07915_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           _00594_ (net)
                  0.03    0.00    0.48 v _15119_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15119_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _15561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15561_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.43    0.43 ^ _15561_/Q (sky130_fd_sc_hd__dfrtp_2)
     6    0.02                           stg1_i_7[0] (net)
                  0.12    0.00    0.43 ^ _07924_/A (sky130_fd_sc_hd__xor2_1)
                  0.04    0.08    0.51 v _07924_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           _00119_ (net)
                  0.04    0.00    0.51 v _15284_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15284_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15673_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14742_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.80 v _14742_/X (sky130_fd_sc_hd__buf_6)
     4    0.03                           _01856_ (net)
                  0.04    0.00    5.80 v repeater665/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.15    5.94 v repeater665/X (sky130_fd_sc_hd__buf_6)
     5    0.04                           net665 (net)
                  0.05    0.01    5.95 v repeater664/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    6.15 v repeater664/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           net664 (net)
                  0.08    0.00    6.15 v _14747_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.21 ^ _14747_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01443_ (net)
                  0.03    0.00    6.21 ^ _15673_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15673_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25   25.05   library recovery time
                                 25.05   data required time
-----------------------------------------------------------------------------
                                 25.05   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                 18.84   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15670_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14742_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.80 v _14742_/X (sky130_fd_sc_hd__buf_6)
     4    0.03                           _01856_ (net)
                  0.04    0.00    5.80 v repeater665/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.15    5.94 v repeater665/X (sky130_fd_sc_hd__buf_6)
     5    0.04                           net665 (net)
                  0.05    0.01    5.95 v repeater664/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    6.15 v repeater664/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           net664 (net)
                  0.08    0.01    6.16 v _14744_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.22 ^ _14744_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01440_ (net)
                  0.03    0.00    6.22 ^ _15670_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.22   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15670_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.27   25.07   library recovery time
                                 25.07   data required time
-----------------------------------------------------------------------------
                                 25.07   data required time
                                 -6.22   data arrival time
-----------------------------------------------------------------------------
                                 18.85   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15705_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14762_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    5.77 v _14762_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           _01857_ (net)
                  0.06    0.00    5.77 v repeater662/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    5.98 v repeater662/X (sky130_fd_sc_hd__buf_4)
     6    0.06                           net662 (net)
                  0.09    0.01    5.99 v repeater661/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.17    6.15 v repeater661/X (sky130_fd_sc_hd__buf_6)
     6    0.04                           net661 (net)
                  0.05    0.01    6.16 v _14780_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    6.21 ^ _14780_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01475_ (net)
                  0.03    0.00    6.21 ^ _15705_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  6.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15705_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.25   25.05   library recovery time
                                 25.05   data required time
-----------------------------------------------------------------------------
                                 25.05   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                 18.85   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15677_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14742_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.80 v _14742_/X (sky130_fd_sc_hd__buf_6)
     4    0.03                           _01856_ (net)
                  0.04    0.00    5.80 v repeater665/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.15    5.94 v repeater665/X (sky130_fd_sc_hd__buf_6)
     5    0.04                           net665 (net)
                  0.05    0.01    5.95 v repeater664/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    6.15 v repeater664/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           net664 (net)
                  0.08    0.01    6.16 v _14751_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.22 ^ _14751_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01447_ (net)
                  0.03    0.00    6.22 ^ _15677_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.22   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15677_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.27   25.07   library recovery time
                                 25.07   data required time
-----------------------------------------------------------------------------
                                 25.07   data required time
                                 -6.22   data arrival time
-----------------------------------------------------------------------------
                                 18.85   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15703_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14762_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    5.77 v _14762_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           _01857_ (net)
                  0.06    0.00    5.77 v repeater662/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    5.98 v repeater662/X (sky130_fd_sc_hd__buf_4)
     6    0.06                           net662 (net)
                  0.09    0.01    5.99 v repeater661/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.17    6.15 v repeater661/X (sky130_fd_sc_hd__buf_6)
     6    0.04                           net661 (net)
                  0.05    0.00    6.16 v _14778_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    6.21 ^ _14778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01473_ (net)
                  0.03    0.00    6.21 ^ _15703_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15703_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.26   25.06   library recovery time
                                 25.06   data required time
-----------------------------------------------------------------------------
                                 25.06   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                 18.85   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.46    0.46 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    0.46 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.08    0.21    0.67 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.08    0.00    0.67 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    0.77 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    0.77 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    0.97 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    0.97 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.24    1.21 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.23    0.00    1.21 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    1.43 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    1.44 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    1.54 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    1.54 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    1.72 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    1.72 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    1.94 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    1.94 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.04 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    2.04 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    2.26 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    2.26 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.47 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    2.47 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    2.57 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    2.57 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    2.75 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    2.75 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    2.98 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    2.98 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.08 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    3.08 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    3.28 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    3.28 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    3.51 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    3.51 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    3.69 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    3.69 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    3.85 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    3.85 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    4.08 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    4.08 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    4.27 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    4.27 ^ _11299_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.11    4.37 v _11299_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04944_ (net)
                  0.12    0.00    4.37 v _11300_/B (sky130_fd_sc_hd__xnor2_2)
                  0.28    0.29    4.66 ^ _11300_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net471 (net)
                  0.28    0.00    4.66 ^ output471/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.28    4.95 ^ output471/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[16] (net)
                  0.17    0.00    4.95 ^ y_r_4[16] (out)
                                  4.95   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 14.85   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.46    0.46 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    0.46 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.08    0.21    0.67 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.08    0.00    0.67 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    0.77 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    0.77 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    0.97 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    0.97 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.24    1.21 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.23    0.00    1.21 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    1.43 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    1.44 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    1.54 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    1.54 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    1.72 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    1.72 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    1.94 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    1.94 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.04 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    2.04 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    2.26 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    2.26 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.47 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    2.47 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    2.57 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    2.57 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    2.75 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    2.75 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    2.98 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    2.98 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.08 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    3.08 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    3.28 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    3.28 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    3.51 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    3.51 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    3.69 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    3.69 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    3.85 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    3.85 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    4.08 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    4.08 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    4.27 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    4.27 ^ _11298_/B (sky130_fd_sc_hd__xor2_1)
                  0.16    0.19    4.46 ^ _11298_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net470 (net)
                  0.16    0.00    4.46 ^ repeater538/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    4.68 ^ repeater538/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net538 (net)
                  0.14    0.00    4.68 ^ output470/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    4.93 ^ output470/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[15] (net)
                  0.17    0.00    4.93 ^ y_r_4[15] (out)
                                  4.93   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -4.93   data arrival time
-----------------------------------------------------------------------------
                                 14.87   slack (MET)


Startpoint: _14955_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_i_2[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _14955_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.43    0.43 v _14955_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_i_2[1] (net)
                  0.06    0.00    0.43 v _10857_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.19    0.62 ^ _10857_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04597_ (net)
                  0.09    0.00    0.62 ^ _10859_/A (sky130_fd_sc_hd__nand2_1)
                  0.08    0.10    0.73 v _10859_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _04599_ (net)
                  0.08    0.00    0.73 v _10862_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    0.93 v _10862_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04602_ (net)
                  0.06    0.00    0.93 v _10868_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.21    1.14 ^ _10868_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04607_ (net)
                  0.18    0.00    1.14 ^ _10874_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.15    1.29 ^ _10874_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04612_ (net)
                  0.08    0.00    1.29 ^ _10876_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    1.36 v _10876_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04613_ (net)
                  0.06    0.00    1.36 v _10882_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.21    1.58 ^ _10882_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04619_ (net)
                  0.22    0.00    1.58 ^ _10888_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    1.80 ^ _10888_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04624_ (net)
                  0.18    0.00    1.80 ^ _10890_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    1.91 v _10890_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04625_ (net)
                  0.07    0.00    1.91 v _10896_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.22    2.12 ^ _10896_/Y (sky130_fd_sc_hd__a21oi_1)
     3    0.01                           _04631_ (net)
                  0.21    0.00    2.12 ^ _10903_/A1 (sky130_fd_sc_hd__o21ai_1)
                  0.09    0.14    2.26 v _10903_/Y (sky130_fd_sc_hd__o21ai_1)
     3    0.01                           _04637_ (net)
                  0.09    0.00    2.26 v _10911_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.20    0.21    2.48 ^ _10911_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04644_ (net)
                  0.20    0.00    2.48 ^ _10917_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.20    2.68 ^ _10917_/X (sky130_fd_sc_hd__a21o_2)
     2    0.02                           _04649_ (net)
                  0.13    0.00    2.68 ^ _10919_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    2.77 v _10919_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04650_ (net)
                  0.06    0.00    2.77 v _10925_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.19    2.96 v _10925_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04656_ (net)
                  0.05    0.00    2.96 v _10932_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    3.16 v _10932_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04662_ (net)
                  0.05    0.00    3.16 v _10939_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    3.37 v _10939_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04668_ (net)
                  0.05    0.00    3.37 v _10946_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.07    0.23    3.60 v _10946_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04674_ (net)
                  0.07    0.00    3.60 v _10951_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.21    0.24    3.84 ^ _10951_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.02                           _04678_ (net)
                  0.21    0.00    3.84 ^ _10954_/B1 (sky130_fd_sc_hd__a21oi_4)
                  0.07    0.08    3.92 v _10954_/Y (sky130_fd_sc_hd__a21oi_4)
     2    0.02                           _04680_ (net)
                  0.07    0.00    3.92 v _10960_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.21    4.13 v _10960_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _04685_ (net)
                  0.04    0.00    4.13 v _10962_/A (sky130_fd_sc_hd__xnor2_1)
                  0.23    0.24    4.37 ^ _10962_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.01                           net301 (net)
                  0.23    0.00    4.37 ^ repeater540/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.24    4.61 ^ repeater540/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net540 (net)
                  0.14    0.00    4.61 ^ output301/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    4.86 ^ output301/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_i_2[16] (net)
                  0.17    0.00    4.86 ^ y_i_2[16] (out)
                                  4.86   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -4.86   data arrival time
-----------------------------------------------------------------------------
                                 14.94   slack (MET)


Startpoint: _15743_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_6[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15743_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.43    0.43 v _15743_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_2[1] (net)
                  0.05    0.00    0.43 v _11144_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.20    0.63 ^ _11144_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04820_ (net)
                  0.09    0.00    0.63 ^ _11146_/A (sky130_fd_sc_hd__nand2_1)
                  0.08    0.10    0.73 v _11146_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _04822_ (net)
                  0.08    0.00    0.73 v _11148_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    0.93 v _11148_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04824_ (net)
                  0.06    0.00    0.93 v _11154_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.20    1.13 ^ _11154_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04829_ (net)
                  0.17    0.00    1.13 ^ _11160_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.15    1.28 ^ _11160_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04834_ (net)
                  0.09    0.00    1.28 ^ _11162_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    1.35 v _11162_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04835_ (net)
                  0.06    0.00    1.35 v _11168_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.19    1.55 ^ _11168_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04841_ (net)
                  0.18    0.00    1.55 ^ _11174_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.11    0.17    1.72 ^ _11174_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04846_ (net)
                  0.11    0.00    1.72 ^ _11176_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    1.80 v _11176_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04847_ (net)
                  0.06    0.00    1.80 v _11182_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    2.02 ^ _11182_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04853_ (net)
                  0.22    0.00    2.02 ^ _11188_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    2.25 ^ _11188_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04858_ (net)
                  0.18    0.00    2.25 ^ _11190_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    2.36 v _11190_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04859_ (net)
                  0.07    0.00    2.36 v _11196_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.20    2.56 ^ _11196_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04865_ (net)
                  0.19    0.00    2.56 ^ _11202_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.21    2.76 ^ _11202_/X (sky130_fd_sc_hd__a21o_2)
     2    0.03                           _04870_ (net)
                  0.13    0.00    2.76 ^ _11204_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.11    2.87 v _11204_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04871_ (net)
                  0.08    0.00    2.87 v _11210_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.19    3.06 v _11210_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04877_ (net)
                  0.05    0.00    3.06 v _11217_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.22    3.28 v _11217_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04883_ (net)
                  0.06    0.00    3.28 v _11224_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    3.48 v _11224_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04889_ (net)
                  0.05    0.00    3.48 v _11231_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.22    3.70 v _11231_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04895_ (net)
                  0.06    0.00    3.70 v _11236_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.20    0.23    3.93 ^ _11236_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.02                           _04899_ (net)
                  0.20    0.00    3.93 ^ _11239_/B1 (sky130_fd_sc_hd__a21oi_4)
                  0.07    0.08    4.01 v _11239_/Y (sky130_fd_sc_hd__a21oi_4)
     2    0.02                           _04901_ (net)
                  0.07    0.00    4.01 v _11245_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.25    4.26 v _11245_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _04906_ (net)
                  0.09    0.00    4.26 v _11247_/A (sky130_fd_sc_hd__xnor2_2)
                  0.26    0.29    4.55 ^ _11247_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net505 (net)
                  0.26    0.00    4.55 ^ output505/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.28    4.83 ^ output505/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_6[16] (net)
                  0.17    0.00    4.83 ^ y_r_6[16] (out)
                                  4.83   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: _14922_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_i_4[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _14922_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.43    0.43 v _14922_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_i_0[1] (net)
                  0.05    0.00    0.43 v _11017_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.10    0.20    0.63 ^ _11017_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04725_ (net)
                  0.10    0.00    0.63 ^ _11019_/A (sky130_fd_sc_hd__nand2_2)
                  0.10    0.12    0.75 v _11019_/Y (sky130_fd_sc_hd__nand2_2)
     3    0.02                           _04727_ (net)
                  0.10    0.00    0.75 v _11301_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.20    0.95 v _11301_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04945_ (net)
                  0.05    0.00    0.95 v _11304_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    1.19 ^ _11304_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04947_ (net)
                  0.22    0.00    1.19 ^ _11307_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    1.41 ^ _11307_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04949_ (net)
                  0.17    0.00    1.41 ^ _11309_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    1.51 v _11309_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04950_ (net)
                  0.06    0.00    1.51 v _11312_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.23    1.74 ^ _11312_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04953_ (net)
                  0.23    0.00    1.74 ^ _11315_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.17    1.91 ^ _11315_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04955_ (net)
                  0.10    0.00    1.91 ^ _11317_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    1.99 v _11317_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04956_ (net)
                  0.06    0.00    1.99 v _11320_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.19    2.18 ^ _11320_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04959_ (net)
                  0.17    0.00    2.18 ^ _11323_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    2.35 ^ _11323_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04961_ (net)
                  0.12    0.00    2.35 ^ _11325_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    2.44 v _11325_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _04962_ (net)
                  0.06    0.00    2.44 v _11328_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    2.62 ^ _11328_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04965_ (net)
                  0.18    0.00    2.62 ^ _11331_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.21    2.83 ^ _11331_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04967_ (net)
                  0.17    0.00    2.83 ^ _11333_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    2.94 v _11333_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04968_ (net)
                  0.07    0.00    2.94 v _11336_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.19    3.13 v _11336_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04971_ (net)
                  0.05    0.00    3.13 v _11340_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.24    3.37 ^ _11340_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04974_ (net)
                  0.24    0.00    3.37 ^ _11343_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.16    3.53 ^ _11343_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04976_ (net)
                  0.09    0.00    3.53 ^ _11345_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.13    0.20    3.73 ^ _11345_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04977_ (net)
                  0.13    0.00    3.73 ^ _11347_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.12    0.22    3.95 ^ _11347_/X (sky130_fd_sc_hd__a21o_2)
     2    0.02                           _04978_ (net)
                  0.12    0.00    3.95 ^ _11349_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.18    4.13 ^ _11349_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04979_ (net)
                  0.10    0.00    4.13 ^ _11350_/B (sky130_fd_sc_hd__xor2_1)
                  0.17    0.20    4.33 ^ _11350_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net334 (net)
                  0.17    0.00    4.33 ^ repeater537/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    4.56 ^ repeater537/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net537 (net)
                  0.14    0.00    4.56 ^ output334/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    4.81 ^ output334/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_i_4[15] (net)
                  0.17    0.00    4.81 ^ y_i_4[15] (out)
                                  4.81   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                 14.99   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15673_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14742_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.80 v _14742_/X (sky130_fd_sc_hd__buf_6)
     4    0.03                           _01856_ (net)
                  0.04    0.00    5.80 v repeater665/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.15    5.94 v repeater665/X (sky130_fd_sc_hd__buf_6)
     5    0.04                           net665 (net)
                  0.05    0.01    5.95 v repeater664/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    6.15 v repeater664/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           net664 (net)
                  0.08    0.00    6.15 v _14747_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.21 ^ _14747_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01443_ (net)
                  0.03    0.00    6.21 ^ _15673_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                                 24.80 ^ _15673_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25   25.05   library recovery time
                                 25.05   data required time
-----------------------------------------------------------------------------
                                 25.05   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                 18.84   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.46    0.46 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    0.46 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.08    0.21    0.67 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.08    0.00    0.67 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    0.77 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    0.77 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    0.97 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    0.97 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.24    1.21 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.23    0.00    1.21 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    1.43 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    1.44 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    1.54 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    1.54 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    1.72 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    1.72 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    1.94 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    1.94 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.04 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    2.04 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    2.26 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    2.26 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.47 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    2.47 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    2.57 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    2.57 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    2.75 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    2.75 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    2.98 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    2.98 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.08 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    3.08 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    3.28 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    3.28 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    3.51 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    3.51 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    3.69 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    3.69 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    3.85 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    3.85 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    4.08 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    4.08 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    4.27 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    4.27 ^ _11299_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.11    4.37 v _11299_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04944_ (net)
                  0.12    0.00    4.37 v _11300_/B (sky130_fd_sc_hd__xnor2_2)
                  0.28    0.29    4.66 ^ _11300_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net471 (net)
                  0.28    0.00    4.66 ^ output471/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.28    4.95 ^ output471/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[16] (net)
                  0.17    0.00    4.95 ^ y_r_4[16] (out)
                                  4.95   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 14.85   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 14.85

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.35
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_14905_/CLK ^
   5.87
_15594_/CLK ^
   5.31      0.00       0.56

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-03   8.54e-04   7.88e-09   3.11e-03  15.4%
Combinational          6.83e-03   1.03e-02   3.23e-08   1.71e-02  84.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.08e-03   1.11e-02   4.02e-08   2.02e-02 100.0%
                          44.9%      55.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 91304 u^2 27% utilization.
area_report_end
