;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -4, @-20
	JMP -4, @-20
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	JMP 12, #10
	JMP 12, #10
	MOV 12, @10
	ADD <10, <1
	MOV #72, @6
	SUB @127, 106
	DJN 100, 90
	SUB @121, 103
	SUB 0, -100
	SPL 0, #332
	DJN 100, 90
	MOV -7, <-20
	SPL 0, #332
	ADD 210, 60
	ADD <10, <1
	ADD 210, 60
	ADD #270, <1
	JMZ -4, @-20
	MOV -1, <-20
	MOV 32, @317
	ADD 210, 60
	MOV -1, <-20
	SPL 0, #332
	CMP -207, <-120
	SPL 20, <12
	CMP 12, @10
	DJN 100, 90
	SLT #-12, 6
	ADD 100, -101
	SPL 0, #332
	SPL 0, #332
	SLT @0, @2
	SUB 12, @10
	MOV -1, <-20
	ADD <-10, 9
	ADD <-10, 9
	ADD <-10, 9
	MOV -1, <-20
	MOV -1, <-20
