
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109683                       # Number of seconds simulated
sim_ticks                                109682958726                       # Number of ticks simulated
final_tick                               639320676036                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143152                       # Simulator instruction rate (inst/s)
host_op_rate                                   180737                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7093625                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886640                       # Number of bytes of host memory used
host_seconds                                 15462.19                       # Real time elapsed on the host
sim_insts                                  2213444681                       # Number of instructions simulated
sim_ops                                    2794589255                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12105344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4450816                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16559488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1855616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1855616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        94573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        34772                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                129371                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14497                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14497                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110366680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40578920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150975942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18672                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16917997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16917997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16917997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110366680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40578920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              167893939                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               263028679                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21392754                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429167                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906165                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8409631                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8103809                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231086                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86455                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192954573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120317895                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21392754                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10334895                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25424642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5678471                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      15972635                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11800057                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    238096024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.972221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       212671382     89.32%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722222      1.14%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135520      0.90%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294961      0.96%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954632      0.82%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088326      0.46%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745478      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940580      0.82%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12542923      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    238096024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081332                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457433                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190677453                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     18288773                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25275552                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116596                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3737646                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642572                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145257005                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51703                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3737646                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190937253                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       14935945                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2223997                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25139500                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121671                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145044850                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1062                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431417                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8522                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202948841                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675957935                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675957935                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34498135                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32616                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16536                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3599529                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13964316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295035                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1747208                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144526839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137156244                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        81306                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20076377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41587169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    238096024                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283706                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180236460     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24381278     10.24%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12320500      5.17%     91.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988219      3.36%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6578165      2.76%     97.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2578117      1.08%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3180301      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779614      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53370      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    238096024                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962364     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145869     11.42%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169343     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113722074     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006906      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608838      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802346      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137156244                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.521450                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277576                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009315                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513767394                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164636555                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133349900                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138433820                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147558                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1812716                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132403                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3737646                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       14192597                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       305719                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144559452                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13964316                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841969                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16533                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240337                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12535                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200321                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134575181                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480329                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581063                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282322                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210522                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801993                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.511637                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133353192                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133349900                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79202151                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213480635                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506979                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371004                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22102195                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927217                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    234358378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.522560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.374220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    184584556     78.76%     78.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23326898      9.95%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10820068      4.62%     93.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821352      2.06%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652701      1.56%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1542151      0.66%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535848      0.66%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099806      0.47%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974998      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    234358378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974998                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375951938                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292874846                       # The number of ROB writes
system.switch_cpus0.timesIdled                2839233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24932655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.630287                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.630287                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380187                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380187                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608373729                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183747579                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137922451                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               263028679                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22869410                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18767977                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2139620                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9593398                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8998322                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2282053                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100180                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    205000323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125433474                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22869410                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11280375                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27050540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5933556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8932176                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12400622                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2129976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    244758484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.987313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       217707944     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2013836      0.82%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3647517      1.49%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2156144      0.88%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1769302      0.72%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1579506      0.65%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          871689      0.36%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2170112      0.89%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12842434      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    244758484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086946                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.476881                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203314215                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10631871                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26970428                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66801                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3775166                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3757203                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153842379                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3775166                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203616056                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         831677                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8879193                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26717921                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       938468                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153791268                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        102714                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216669964                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    713729620                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    713729620                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184055779                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32614180                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36616                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18332                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2716575                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14303981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7696848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75013                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1742260                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152620500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145523290                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68100                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18076598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37380534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    244758484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184162591     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24110552      9.85%     85.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12621730      5.16%     90.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8892352      3.63%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8896844      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3183443      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2428115      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       283915      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       178942      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    244758484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53713     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173716     44.56%     58.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162393     41.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122794108     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1990431      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18284      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13043260      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7677207      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145523290                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553260                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             389822                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002679                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    536262986                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170733962                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143040361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145913112                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296452                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2344416                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        91800                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3775166                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         620383                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57660                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152657116                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14303981                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7696848                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18332                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1232020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1119637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2351657                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143864081                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12943915                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1659209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20621118                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20387437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7677203                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546952                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143040425                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143040361                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83712722                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227999340                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543820                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367162                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107014619                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131910378                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20747027                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2157673                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    240983318                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187130813     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26269248     10.90%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10078620      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5303229      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4505635      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2136351      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1011184      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1583100      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2965138      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    240983318                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107014619                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131910378                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19564610                       # Number of memory references committed
system.switch_cpus1.commit.loads             11959562                       # Number of loads committed
system.switch_cpus1.commit.membars              18284                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19138810                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118753243                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2728249                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2965138                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           390675585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309089983                       # The number of ROB writes
system.switch_cpus1.timesIdled                3026794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18270195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107014619                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131910378                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107014619                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.457876                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.457876                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406855                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406855                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       646870028                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199813172                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142429006                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36568                       # number of misc regfile writes
system.l2.replacements                         143686                       # number of replacements
system.l2.tagsinuse                               256                       # Cycle average of tags in use
system.l2.total_refs                             2609                       # Total number of references to valid blocks.
system.l2.sampled_refs                         143942                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.018125                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            26.561146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.017952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    167.504445                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.031075                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     61.674525                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.156472                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.054385                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.103754                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.654314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000121                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.240916                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000611                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         1093                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          296                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1389                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15533                       # number of Writeback hits
system.l2.Writeback_hits::total                 15533                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         1093                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          296                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1389                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         1093                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          296                       # number of overall hits
system.l2.overall_hits::total                    1389                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        94573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        34772                       # number of ReadReq misses
system.l2.ReadReq_misses::total                129371                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        94573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        34772                       # number of demand (read+write) misses
system.l2.demand_misses::total                 129371                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        94573                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        34772                       # number of overall misses
system.l2.overall_misses::total                129371                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1435396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  15929494416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2441467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5795337704                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21728708983                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1435396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  15929494416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2441467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5795337704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21728708983                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1435396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  15929494416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2441467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5795337704                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21728708983                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        35068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              130760                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15533                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15533                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        35068                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130760                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        35068                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130760                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.988575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.991559                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.989377                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.988575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.991559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989377                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.988575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.991559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989377                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 143539.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168435.963922                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152591.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166666.792362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167956.566642                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 143539.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168435.963922                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152591.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166666.792362                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167956.566642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 143539.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168435.963922                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152591.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166666.792362                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167956.566642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14497                       # number of writebacks
system.l2.writebacks::total                     14497                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        94573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        34772                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           129371                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        94573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        34772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            129371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        94573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        34772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           129371                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       853559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  10426384337                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1510365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3769266518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14198014779                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       853559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  10426384337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1510365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3769266518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14198014779                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       853559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  10426384337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1510365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3769266518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14198014779                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.988575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.991559                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.989377                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.988575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.991559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.988575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.991559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989377                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85355.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110246.945079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94397.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108399.474232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109746.502531                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85355.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110246.945079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94397.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108399.474232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109746.502531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85355.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110246.945079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94397.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108399.474232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109746.502531                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.956818                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011807697                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849739.848263                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.956818                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015956                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876533                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11800047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11800047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11800047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11800047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11800047                       # number of overall hits
system.cpu0.icache.overall_hits::total       11800047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1623396                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1623396                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1623396                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1623396                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1623396                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1623396                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11800057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11800057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11800057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11800057                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11800057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11800057                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162339.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162339.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162339.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162339.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162339.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162339.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1518596                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1518596                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1518596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1518596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1518596                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1518596                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151859.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 151859.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 151859.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 151859.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 151859.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 151859.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95666                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965527                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95922                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.841799                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.610243                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.389757                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381352                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381352                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677226                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16376                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16376                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058578                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058578                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058578                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058578                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399902                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399902                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399988                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399988                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399988                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399988                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  73008107224                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  73008107224                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9236381                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9236381                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  73017343605                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73017343605                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  73017343605                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73017343605                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10781254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10781254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18458566                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18458566                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18458566                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18458566                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037092                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037092                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021670                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021670                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021670                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021670                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 182564.996484                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 182564.996484                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 107399.779070                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107399.779070                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 182548.835478                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 182548.835478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 182548.835478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 182548.835478                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7963                       # number of writebacks
system.cpu0.dcache.writebacks::total             7963                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304236                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304236                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           86                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304322                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304322                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95666                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95666                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95666                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16797338141                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16797338141                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16797338141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16797338141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16797338141                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16797338141                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 175583.155363                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 175583.155363                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 175583.155363                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 175583.155363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 175583.155363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 175583.155363                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.067498                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018838319                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205277.746753                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.067498                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024147                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738890                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12400606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12400606                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12400606                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12400606                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12400606                       # number of overall hits
system.cpu1.icache.overall_hits::total       12400606                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2742267                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2742267                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2742267                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2742267                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2742267                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2742267                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12400622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12400622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12400622                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12400622                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12400622                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12400622                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171391.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171391.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171391.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171391.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171391.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171391.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574467                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574467                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574467                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574467                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160904.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160904.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160904.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160904.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160904.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160904.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35068                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164480134                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35324                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4656.328106                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.499903                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.500097                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904296                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095704                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9645709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9645709                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7568480                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7568480                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18314                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18284                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18284                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17214189                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17214189                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17214189                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17214189                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90078                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        90078                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90078                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        90078                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90078                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16751748365                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16751748365                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16751748365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16751748365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16751748365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16751748365                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9735787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9735787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7568480                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7568480                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17304267                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17304267                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17304267                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17304267                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009252                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009252                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005206                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005206                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005206                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005206                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 185969.363940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 185969.363940                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 185969.363940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 185969.363940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 185969.363940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 185969.363940                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7570                       # number of writebacks
system.cpu1.dcache.writebacks::total             7570                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55010                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55010                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55010                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55010                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35068                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35068                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35068                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35068                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35068                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6119449675                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6119449675                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6119449675                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6119449675                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6119449675                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6119449675                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174502.386078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174502.386078                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 174502.386078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 174502.386078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 174502.386078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 174502.386078                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
