Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 23:28:26 2025
| Host         : LAPTOP-D6BOEUU6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  817         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (370)
6. checking no_output_delay (431)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (370)
--------------------------------
 There are 370 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (431)
---------------------------------
 There are 431 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.942        0.000                      0                31266        0.065        0.000                      0                31266        3.950        0.000                       0                 16470  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.942        0.000                      0                31266        0.065        0.000                      0                31266        3.950        0.000                       0                 16470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 5.361ns (60.842%)  route 3.450ns (39.158%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     9.054 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.462     9.515    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
    SLICE_X40Y55         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y55         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)       -0.176    10.457    bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 0.438ns (4.893%)  route 8.513ns (95.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.513     9.558    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.097     9.655 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[113]_i_1/O
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[113]
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.030    10.663    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 5.361ns (61.551%)  route 3.349ns (38.449%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     9.054 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.360     9.414    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
    SLICE_X40Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[27]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.202    10.431    bd_0_i/hls_inst/inst/reg_1225_reg[27]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 0.438ns (4.919%)  route 8.466ns (95.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.466     9.511    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.097     9.608 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[49]_i_1/O
                         net (fo=1, routed)           0.000     9.608    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[49]
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.032    10.665    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.438ns (4.901%)  route 8.500ns (95.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.500     9.545    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X22Y21         LUT5 (Prop_lut5_I1_O)        0.097     9.642 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[32]_i_1/O
                         net (fo=1, routed)           0.000     9.642    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[32]
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X22Y21         FDRE (Setup_fdre_C_D)        0.069    10.702    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 0.438ns (4.906%)  route 8.491ns (95.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.491     9.536    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X22Y21         LUT5 (Prop_lut5_I1_O)        0.097     9.633 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[46]_i_1/O
                         net (fo=1, routed)           0.000     9.633    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[46]
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X22Y21         FDRE (Setup_fdre_C_D)        0.072    10.705    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 5.353ns (61.797%)  route 3.309ns (38.203%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     9.046 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[1]
                         net (fo=2, routed)           0.321     9.366    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[29]
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[25]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X38Y57         FDRE (Setup_fdre_C_D)       -0.149    10.484    bd_0_i/hls_inst/inst/reg_1225_reg[25]
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.438ns (4.968%)  route 8.378ns (95.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.378     9.423    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X23Y22         LUT5 (Prop_lut5_I1_O)        0.097     9.520 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[110]_i_1/O
                         net (fo=1, routed)           0.000     9.520    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[110]
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X23Y22         FDRE (Setup_fdre_C_D)        0.030    10.663    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.438ns (4.969%)  route 8.377ns (95.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.377     9.422    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X23Y22         LUT5 (Prop_lut5_I1_O)        0.097     9.519 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[96]_i_1/O
                         net (fo=1, routed)           0.000     9.519    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[96]
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X23Y22         FDRE (Setup_fdre_C_D)        0.033    10.666    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 5.361ns (62.401%)  route 3.230ns (37.599%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     9.054 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.242     9.295    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)       -0.176    10.457    bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.313%)  route 0.101ns (41.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y11         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[26]/Q
                         net (fo=1, routed)           0.101     0.653    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[26]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.073%)  route 0.102ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X91Y16         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[44]/Q
                         net (fo=1, routed)           0.102     0.654    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[44]
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.073%)  route 0.102ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X91Y14         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[83]/Q
                         net (fo=1, routed)           0.102     0.654    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[83]
    RAMB36_X4Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X4Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.073%)  route 0.102ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y11         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[32]/Q
                         net (fo=1, routed)           0.102     0.654    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[32]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.073%)  route 0.102ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y10         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[20]/Q
                         net (fo=1, routed)           0.102     0.654    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[20]
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.991%)  route 0.102ns (42.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y23         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[87]/Q
                         net (fo=1, routed)           0.102     0.654    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[87]
    RAMB36_X3Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X3Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_6/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.835%)  route 0.103ns (42.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y13         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[113]/Q
                         net (fo=1, routed)           0.103     0.655    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[113]
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_6/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_6/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][59]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.430%)  route 0.099ns (43.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X29Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[59]/Q
                         net (fo=1, routed)           0.099     0.638    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[55]
    SLICE_X30Y68         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][59]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y68         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][59]_srl7/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][59]_srl7
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_5/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.621%)  route 0.117ns (45.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X21Y23         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[97]/Q
                         net (fo=1, routed)           0.117     0.669    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[97]
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_5/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_5/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.848%)  route 0.121ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X57Y18         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]/Q
                         net (fo=1, routed)           0.121     0.673    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[5]
    RAMB36_X3Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.432     0.432    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X4Y22   bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/mul_61s_32s_61_3_1_U39/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X3Y23   bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/mul_61s_32s_61_3_1_U39/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X3Y20   bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/mul_61s_32s_61_3_1_U39/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X3Y19   bd_0_i/hls_inst/inst/mul_64ns_64ns_128_3_1_U170/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X4Y19   bd_0_i/hls_inst/inst/mul_64ns_64ns_128_3_1_U170/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X4Y15   bd_0_i/hls_inst/inst/mul_64ns_64ns_128_3_1_U170/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X3Y15   bd_0_i/hls_inst/inst/mul_64ns_64ns_128_3_1_U170/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         10.000      7.277      DSP48_X3Y27   bd_0_i/hls_inst/inst/mul_ln58_reg_3370_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         10.000      7.277      DSP48_X3Y25   bd_0_i/hls_inst/inst/mul_ln58_reg_3370_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y3   bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y86  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X58Y88  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter/mem_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.505ns  (logic 0.097ns (6.445%)  route 1.408ns (93.555%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=49, unset)           0.704     0.704    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X63Y84         LUT3 (Prop_lut3_I1_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.704     1.505    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.045ns (5.194%)  route 0.821ns (94.806%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=49, unset)           0.411     0.411    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X63Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.456 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.411     0.866    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           431 Endpoints
Min Delay           431 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.944ns  (logic 0.635ns (21.570%)  route 2.309ns (78.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X39Y42         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/Q
                         net (fo=4, routed)           0.628     1.673    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/Q[2]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.097     1.770 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_gmem1_WVALID_INST_0_i_2/O
                         net (fo=2, routed)           0.326     2.095    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.097     2.192 f  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem1_WVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.652     2.844    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_3
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.100     2.944 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem1_WVALID_INST_0/O
                         net (fo=0)                   0.704     3.648    m_axi_gmem1_wvalid
                                                                      r  m_axi_gmem1_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.319ns  (logic 0.438ns (18.887%)  route 1.881ns (81.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X63Y86         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=50, routed)          1.177     2.222    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARREADY
    SLICE_X63Y84         LUT3 (Prop_lut3_I2_O)        0.097     2.319 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.704     3.023    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_filter_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.642ns  (logic 0.438ns (26.671%)  route 1.204ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X63Y86         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_filter_read_reg/Q
                         net (fo=4, routed)           0.500     1.545    bd_0_i/hls_inst/inst/control_s_axi_U/int_filter_read
    SLICE_X63Y86         LUT2 (Prop_lut2_I1_O)        0.097     1.642 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0/O
                         net (fo=0)                   0.704     2.346    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X58Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[10]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[10]
                                                                      r  m_axi_gmem0_araddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X62Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[13]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[13]
                                                                      r  m_axi_gmem0_araddr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X62Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[15]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[15]
                                                                      r  m_axi_gmem0_araddr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X62Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[17]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[17]
                                                                      r  m_axi_gmem0_araddr[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X62Y58         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[19]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[19]
                                                                      r  m_axi_gmem0_araddr[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X62Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[27]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[27]
                                                                      r  m_axi_gmem0_araddr[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.393ns (35.825%)  route 0.704ns (64.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X62Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[31]/Q
                         net (fo=0)                   0.704     1.801    m_axi_gmem0_araddr[31]
                                                                      r  m_axi_gmem0_araddr[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y60         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[22]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[22]
                                                                      r  m_axi_gmem0_araddr[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y60         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[24]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[24]
                                                                      r  m_axi_gmem0_araddr[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[26]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[26]
                                                                      r  m_axi_gmem0_araddr[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y63         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[30]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[30]
                                                                      r  m_axi_gmem0_araddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y65         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[38]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[38]
                                                                      r  m_axi_gmem0_araddr[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y65         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[40]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[40]
                                                                      r  m_axi_gmem0_araddr[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[46]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[46]
                                                                      r  m_axi_gmem0_araddr[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[52]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[52]
                                                                      r  m_axi_gmem0_araddr[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[54]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[54]
                                                                      r  m_axi_gmem0_araddr[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.128ns (23.760%)  route 0.411ns (76.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X60Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[56]/Q
                         net (fo=0)                   0.411     0.949    m_axi_gmem0_araddr[56]
                                                                      r  m_axi_gmem0_araddr[56] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          5973 Endpoints
Min Delay          5973 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.927ns  (logic 0.097ns (0.977%)  route 9.830ns (99.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        9.126     9.927    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X89Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/ap_enable_reg_pp0_iter6_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.927ns  (logic 0.097ns (0.977%)  route 9.830ns (99.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        9.126     9.927    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/ap_rst_n_inv
    SLICE_X89Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/ap_enable_reg_pp0_iter6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/ap_clk
    SLICE_X89Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/ap_enable_reg_pp0_iter6_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.927ns  (logic 0.097ns (0.977%)  route 9.830ns (99.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        9.126     9.927    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X89Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.753ns  (logic 0.097ns (0.995%)  route 9.656ns (99.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.952     9.753    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X82Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X82Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.723ns  (logic 0.097ns (0.998%)  route 9.626ns (99.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.922     9.723    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X89Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.723ns  (logic 0.097ns (0.998%)  route 9.626ns (99.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.922     9.723    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X89Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X89Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.651ns  (logic 0.097ns (1.005%)  route 9.554ns (98.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.850     9.651    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_rst_n_inv
    SLICE_X90Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_clk
    SLICE_X90Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.651ns  (logic 0.097ns (1.005%)  route 9.554ns (98.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.850     9.651    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_rst_n_inv
    SLICE_X90Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_clk
    SLICE_X90Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 0.097ns (1.015%)  route 9.458ns (98.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.754     9.555    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_rst_n_inv
    SLICE_X91Y65         FDSE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_clk
    SLICE_X91Y65         FDSE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.335ns  (logic 0.097ns (1.039%)  route 9.238ns (98.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=64, unset)           0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n
    SLICE_X80Y28         LUT1 (Prop_lut1_I0_O)        0.097     0.801 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/must_one_burst.burst_valid_i_1__1/O
                         net (fo=2088, routed)        8.534     9.335    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X88Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669     0.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    <hidden>
    DSP48_X3Y39          DSP48E1                                      r  <hidden>





