<!DOCTYPE html>
<html class="html" lang="en-US">
 <head>

  <script type="text/javascript">
   if(typeof Muse == "undefined") window.Muse = {}; window.Muse.assets = {"required":["jquery-1.8.3.min.js", "museutils.js", "jquery.musemenu.js", "webpro.js", "musewpdisclosure.js", "jquery.watch.js", "learn.css"], "outOfDate":[]};
</script>
  
  <meta http-equiv="Content-type" content="text/html;charset=UTF-8"/>
  <meta name="generator" content="2015.0.0.309"/>
  <title>Learn</title>
  <!-- CSS -->
  <link rel="stylesheet" type="text/css" href="css/site_global.css?59611903"/>
  <link rel="stylesheet" type="text/css" href="css/master_a-master.css?496331192"/>
  <link rel="stylesheet" type="text/css" href="css/learn.css?25099387" id="pagesheet"/>
  <!-- Other scripts -->
  <script type="text/javascript">
   document.documentElement.className += ' js';
</script>
  <!-- JS includes -->
  <!--[if lt IE 9]>
  <script src="scripts/html5shiv.js?4241844378" type="text/javascript"></script>
  <![endif]-->
   </head>
 <body>

  <!--HTML Widget code-->
  
<div id="fb-root"></div>
<script>
(function(d, s, id) {
  var js, fjs = d.getElementsByTagName(s)[0];
  if (d.getElementById(id)) return;
  js = d.createElement(s); js.id = id;
  js.src = "//connect.facebook.net/en_US/all.js#xfbml=1";
  fjs.parentNode.insertBefore(js, fjs);
}(document, 'script', 'facebook-jssdk'));
</script>

  
  <div class="clearfix" id="page"><!-- column -->
   <div class="position_content" id="page_position_content">
    <div class="clearfix colelem" id="pu4340"><!-- group -->
     <div class="clip_frame grpelem" id="u4340"><!-- image -->
      <img class="block" id="u4340_img" src="images/new-atlas-logo.jpg" alt="" width="318" height="111"/>
     </div>
     <nav class="MenuBar clearfix grpelem" id="menuu138"><!-- horizontal box -->
      <div class="MenuItemContainer clearfix grpelem" id="u146"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u147" href="index.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u148-4"><!-- content --><p>Start</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u139"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u142" href="play.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u144-4"><!-- content --><p>Play</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5549"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu MuseMenuActive clearfix colelem" id="u5552" href="learn.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5553-4"><!-- content --><p>Learn</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u2673"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u2674" href="try.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u2676-4"><!-- content --><p>Try</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u167"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u168" href="develop.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u171-4"><!-- content --><p>Develop</p></div></a>
      </div>
     </nav>
    </div>
    <div class="clearfix colelem" id="pu8497"><!-- group -->
     <div class="clip_frame grpelem" id="u8497"><!-- image -->
      <img class="block" id="u8497_img" src="images/learn.jpg" alt="" width="152" height="114"/>
     </div>
     <div class="body_text clearfix grpelem" id="u5571-7"><!-- content -->
      <p>Developing software for Altera SoC devices is similar to developing for other ARM Cortex-A MPCore based processors in terms of the tool chain used, development flow, and software ecosystem available.</p>
      <p>&nbsp;</p>
      <p>The FPGA portion of the device can be considered much like a RAM device in that it needs to be loaded (i.e. configured). Once configured, custom hardware in the FPGA can be treated as memory-mapped peripherals when accessed under program control.</p>
     </div>
    </div>
    <ul class="AccordionWidget clearfix colelem" id="accordionu5721"><!-- vertical box -->
     <li class="AccordionPanel clearfix colelem" id="u5776"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u5777-4"><!-- content --><p>Fundamentals of&nbsp; SoCs</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5778"><!-- group --><div class="body_text clearfix grpelem" id="u5779-19"><!-- content --><p>Altera SoCs are unique in that the FPGA portion of the device can be customized by adding hardware functions. Imagine for example a device with multiple copies of a peripheral (e.g. 20 UARTs), several hardware accelerators (e.g. FIR, FFT, image processing), or some combination of both.</p><p>&nbsp;</p><p>For the embedded software developer this means the following:</p><p>&nbsp;</p><ol class="list0 nls-None" id="u5779-13"><li>Software can configure (and re-configure) the FPGA hardware at run time.</li><li>Custom hardware in the FPGA can be accessed as memory-mapped peripherals by the processor.</li><li>Software support for the custom hardware must be provided in the board support package.</li></ol><p>&nbsp;</p><p>The sections below cover some of the key topics for SoC software development:</p><p>&nbsp;</p></div><div class="TabbedPanelsWidget clearfix grpelem" id="tab-panelu5780"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u5804"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u5813"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u5816-4"><!-- content --><p>CPU Boot</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u5805"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u5807-4"><!-- content --><p>HW/SW Handoff</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u9135"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u9138-4"><!-- content --><p>Configuring the FPGA</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u5817"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u5818-4"><!-- content --><p>Accessing FPGA HW</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u5781"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u5794"><!-- group --><div class="clearfix grpelem" id="u5797-98"><!-- content --><p class="bold" id="u5797-2">CPU Boot Flow</p><p class="body_text" id="u5797-3">&nbsp;</p><p class="body_text" id="u5797-5">A typical boot flow includes the following stages:</p><p class="body_text" id="u5797-6">&nbsp;</p><ul class="list0 nls-None" id="u5797-15"><li class="body_text" id="u5797-8">BootROM</li><li class="body_text" id="u5797-10">Preloader</li><li class="body_text" id="u5797-12">Boot Loader</li><li class="body_text" id="u5797-14">OS or RTOS</li></ul><p class="body_text" id="u5797-16">&nbsp;</p><p class="body_text" id="u5797-18">The boot process always begins with the BootROM and proceeds to the Preloader and (typically) a boot loader, OS, and application software.</p><p class="body_text" id="u5797-19">&nbsp;</p><p class="body_text" id="u5797-20">&nbsp;</p><p class="body_text" id="u5797-22">BootROM</p><p class="body_text" id="u5797-23">&nbsp;</p><p class="body_text" id="u5797-25">On power up, the processor executes the BootROM code which resides in on-chip ROM. The primary role of the BootROM is to initialize the hardware components needed to load the next stage boot software, the Preloader. The BootROM fetches the Preloader binaries from serial NOR flash, NAND flash or SD/MMC flash memory based on the boot select (BSEL) pins. The BootROM uses the clock select (CSEL) pins to determine the clocks to be used.</p><p class="body_text" id="u5797-26">&nbsp;</p><p class="body_text" id="u5797-28">Instead of running the Preloader from Flash, the BootROM can optionally:</p><p class="body_text" id="u5797-29">&nbsp;</p><ul class="list0 nls-None" id="u5797-34"><li class="body_text" id="u5797-31">Run Preloader code stored in FPGA memory</li><li class="body_text" id="u5797-33">Run code from RAM - this option can be used only on Warm reset</li></ul><p class="body_text" id="u5797-35">&nbsp;</p><p class="body_text" id="u5797-36">&nbsp;</p><p class="body_text" id="u5797-38">Preloader</p><p class="body_text" id="u5797-39">&nbsp;</p><p class="body_text" id="u5797-41">The main functions of the Preloader are:</p><p class="body_text" id="u5797-42">&nbsp;</p><ul class="list0 nls-None" id="u5797-49"><li class="body_text" id="u5797-44">Initialize the SDRAM interface including SDRAM’s PLL configuration and interface calibration.</li><li class="body_text" id="u5797-46">Copy the Bootloader image from NAND, SD/MMC or serial NOR flash to SDRAM.</li><li class="body_text" id="u5797-48">Pass control to the Bootloader.</li></ul><p class="body_text" id="u5797-50">&nbsp;</p><p class="body_text" id="u5797-52">In addition to the above, the Preloader also:</p><p class="body_text" id="u5797-53">&nbsp;</p><ul class="list0 nls-None" id="u5797-64"><li class="body_text" id="u5797-55">Configures the processor's I/Os through the Scan Manager.</li><li class="body_text" id="u5797-57">Configures the HPS pin muxing through System Manager (configurable by Qsys).</li><li class="body_text" id="u5797-59">Re-configures the PLLs based on user specified settings (configurable by Preloader Generator).</li><li class="body_text" id="u5797-61">Releases all, or specific, peripherals from reset through Reset Manager (configurable by Qsys).</li><li class="body_text" id="u5797-63">Initializes the required flash controller (either NAND, SD/MMC or QSPI) based on boot options.</li></ul><p class="body_text" id="u5797-65">&nbsp;</p><p class="body_text" id="u5797-66">&nbsp;</p><p class="body_text" id="u5797-68">Bootloader</p><p class="body_text" id="u5797-69">&nbsp;</p><p class="body_text" id="u5797-71">The main functions of the boot loader are:</p><p class="body_text" id="u5797-72">&nbsp;</p><ul class="list0 nls-None" id="u5797-83"><li class="body_text" id="u5797-74">Set up the OS environment.</li><li class="body_text" id="u5797-78">Fetch the OS image from NAN<span id="u5797-76">D</span>, SD/MMC, serial NOR flash, Ethernet through TFTP, or USB mass storage.</li><li class="body_text" id="u5797-80">Copy the boot image to SDRAM and pass control to subsequent boot image.</li><li class="body_text" id="u5797-82">Provide a console for user operations such as modifying the Device Tree Blob (DTB) and boot arguments.</li></ul><p class="body_text" id="u5797-84">&nbsp;</p><p class="body_text" id="u5797-89">The Bootloader used in this example is U-Boot. U-Boot is an open source, primary boot loader used in embedded devices. U-Boot is licensed under GPL as it is an open source framework. For more details about U-Boot, please refer to <a class="nonblock" href="http://www.denx.de/wiki/U-Boot/Documentation" target="_blank" title="Denx Web Site">http://www.denx.de/wiki/U-Boot/Documentation</a>.</p><p class="body_text" id="u5797-90">&nbsp;</p><p class="body_text" id="u5797-95"><span id="u5797-91">For more details visit:</span> Rocketboards.org &gt; <a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/GSRDBootFlow" target="_blank">GSRD Boot Flow</a></p><p class="body_text" id="u5797-96">&nbsp;</p></div><div class="clip_frame grpelem" id="u6257"><!-- image --><img class="block" id="u6257_img" src="images/boot_flow.jpg" alt="" width="442" height="51"/></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u5798"><!-- column --><div class="clearfix colelem" id="pu5799-17"><!-- group --><div class="clearfix grpelem" id="u5799-17"><!-- content --><p class="bold" id="u5799-2">Hardware-to-Software Handoff</p><p class="body_text" id="u5799-3">&nbsp;</p><p class="body_text" id="u5799-5">Files generated by the hardware design tools (i.e. Quartus &amp; Qsys) are &quot;input&quot; files from which the the Preloader, DS-5 debug information (i.e. details about FPGA peripherals), and the device tree are generated.</p><p class="body_text" id="u5799-6">&nbsp;</p><p class="body_text" id="u5799-7">&nbsp;</p><p class="body_text" id="u5799-9">Preloader Generation</p><p class="body_text" id="u5799-10">&nbsp;</p><p class="body_text" id="u5799-15">The Preloader Generator tool creates a custom <span>Preloader</span> based on the settings made by the hardware engineer (e.g. HPS peripherals used, SDRAM settings, etc.).</p></div><div class="clip_frame grpelem" id="u5800"><!-- image --><img class="block" id="u5800_img" src="images/handoff.jpg" alt="" width="564" height="282"/></div></div><div class="body_text clearfix colelem" id="u5802-27"><!-- content --><p id="u5802-3"><span id="u5802">For more details see: </span><span id="u5802-2">SoC EDS User Guide &gt; Section 7</span></p><p id="u5802-4">&nbsp;</p><p id="u5802-5">&nbsp;</p><p id="u5802-7">System View Description (.svd) File Generation</p><p id="u5802-8">&nbsp;</p><p id="u5802-10">A convenient feature of the ARM DS-5 debugger is the ability to access registers of soft IP cores within the FPGA fabric using Cortex Microcontroller Software Interface Standard (CMSIS) System View Description (.svd) files. With this feature, you can easily read and modify the soft IP registers directly from the DS-5 debugger the same way you can with processor registers.</p><p id="u5802-11">&nbsp;</p><p id="u5802-12">&nbsp;</p><p id="u5802-14">Device Tree Generation</p><p id="u5802-15">&nbsp;</p><p id="u5802-17">A Device Tree is a data structure that describes the underlying hardware to an operating system - primarily Linux. By passing this data structure to the OS kernel, a single OS binary may be able to support many variations of hardware. This flexibility is particularly important when the hardware includes an FPGA. The generated Device Tree describes the HPS peripherals, selected FPGA Soft IP, and peripherals that are board dependent.</p><p id="u5802-18">&nbsp;</p><p id="u5802-24"><span id="u5802-19">For more details visit:</span><span id="u5802-20"> </span>Rocketboards.org &gt; <a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/DeviceTreeGenerator131" target="_blank">Device Tree Generator</a></p><p id="u5802-25">&nbsp;</p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u9139"><!-- column --><div class="clearfix colelem" id="u9159-54"><!-- content --><p class="bold" id="u9159-2">Configuring the FPGA</p><p>&nbsp;</p><p class="body_text" id="u9159-5">The FPGA can be configured (or re-configured) in several ways:</p><p class="body_text" id="u9159-6">&nbsp;</p><ul class="list0 nls-None" id="u9159-13"><li class="body_text" id="u9159-8">From a dedicated external configuration flash memory (serial or parallel)</li><li class="body_text" id="u9159-10">With the Quartus Programmer tool (JTAG)</li><li class="body_text" id="u9159-12">From software (e.g. Preloader, UBoot, Linux, etc.)</li></ul><p class="body_text" id="u9159-14">&nbsp;</p><p class="body_text" id="u9159-16">In the Atlas-SoC reference design, the FPGA is configured by U-Boot as illustrated in the code snippet below:</p><p class="body_text" id="u9159-17">&nbsp;</p><p class="body_text" id="u9159-19">echo ---Booting ATLAS SOC GHRD---</p><p class="body_text" id="u9159-21">echo ---Programming FPGA---</p><p class="body_text" id="u9159-23"># Load rbf from FAT partition into memory</p><p class="body_text" id="u9159-25">fatload mmc 0:1 $fpgadata ATLAS_SOC_GHRD/output_files/ATLAS_SOC_GHRD.rbf;</p><p class="body_text" id="u9159-27"># Program FPGA</p><p class="body_text" id="u9159-29">fpga load 0 $fpgadata $filesize;</p><p class="body_text" id="u9159-30">&nbsp;</p><p class="body_text" id="u9159-35"><span id="u9159-31">For more details visit:</span> Rocketboards.org &gt; <a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/GSRD131ProgrammingFPGA" target="_blank">Programming FPGA from HPS</a></p><p class="body_text" id="u9159-36">&nbsp;</p><p class="bold" id="u9159-37">&nbsp;</p><p class="bold" id="u9159-39">Device &quot;Boot&quot;</p><p class="body_text" id="u9159-40">&nbsp;</p><p class="body_text" id="u9159-42">Since the device contains both a processor system and FPGA, a full device &quot;boot&quot; consists of booting the CPU and configuring the FPGA. Cyclone V SoC supports three boot options, all of which are supported by the Atlas-SoC board hardware:</p><p class="body_text" id="u9159-43">&nbsp;</p><ul class="list0 nls-None" id="u9159-50"><li class="body_text" id="u9159-45">Independent CPU/FPGA boot</li><li class="body_text" id="u9159-47">CPU boots first</li><li class="body_text" id="u9159-49">FPGA boots first</li></ul><p class="body_text" id="u9159-51">&nbsp;</p><p class="body_text" id="u9159-52">&nbsp;</p></div><div class="clearfix colelem" id="pu9177-7"><!-- group --><div class="body_text clearfix grpelem" id="u9177-7"><!-- content --><p id="u9177-2">Independent Boot</p><p id="u9177-3">&nbsp;</p><p id="u9177-5">The CPU is booted, and FPGA configured independently, just as thought they were two independent, discrete&nbsp; devices. Each subsystem monitors the bridge to determine when the other is alive and ready to use.</p></div><div class="clip_frame grpelem" id="u9208"><!-- image --><img class="block" id="u9208_img" src="images/boot-independent.jpg" alt="" width="581" height="299"/></div></div><div class="clip_frame colelem" id="u9214"><!-- image --><img class="block" id="u9214_img" src="images/boot-cpu_first.jpg" alt="" width="537" height="300"/></div><div class="clip_frame colelem" id="u9220"><!-- image --><img class="block" id="u9220_img" src="images/boot-fpga_first_ext.jpg" alt="" width="584" height="309"/></div><div class="clip_frame colelem" id="u9226"><!-- image --><img class="block" id="u9226_img" src="images/boot-fpga_first_int.jpg" alt="" width="566" height="309"/></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u5782"><!-- column --><div class="clearfix colelem" id="pu5793-24"><!-- group --><div class="clearfix grpelem" id="u5793-24"><!-- content --><p class="bold" id="u5793-2">HPS / FPGA Interface Bridges</p><p class="body_text" id="u5793-3">&nbsp;</p><p class="body_text" id="u5793-5">The CPU and FPGA can communicate across three unique, memory-mapped interface bridges.</p><p class="body_text" id="u5793-6">&nbsp;</p><ul class="list0 nls-None" id="u5793-10"><li class="body_text" id="u5793-9"><span id="u5793-7">HPS-to-FPGA Bridge</span>: This bridge provides a wide, high bandwidth interface for the CPU to send data to the FPGA (i.e. CPU is the master).</li></ul><p class="body_text" id="u5793-11">&nbsp;</p><p class="body_text" id="u5793-12">&nbsp;</p><ul class="list0 nls-None" id="u5793-16"><li class="body_text" id="u5793-15"><span id="u5793-13">FPGA-to-HPS Bridge</span>: This bridge provides a wide, high bandwidth interface for the FPGA to send data to the CPU (i.e. FPGA is the master).</li></ul><p class="body_text" id="u5793-17">&nbsp;</p><p class="body_text" id="u5793-18">&nbsp;</p><ul class="list0 nls-None" id="u5793-22"><li class="body_text" id="u5793-21"><span id="u5793-19">Lightweight HPS-to-FPGA bridge</span>: This bridge provides an alternate path for the CPU to initiate transactions with the FPGA. It is intended to carry traffic that is more random in nature (i.e. not a continuous stream of data). This is the typical port used to communicate with the control and status registers of &quot;soft&quot; IP cores (peripherals) in the FPGA.</li></ul></div><div class="clip_frame grpelem" id="u5785"><!-- image --><img class="block" id="u5785_img" src="images/soc_bridges.jpg" alt="" width="430" height="419"/></div></div><div class="clearfix colelem" id="u5783-20"><!-- content --><p class="bold" id="u5783">&nbsp;</p><p class="bold" id="u5783-2">&nbsp;</p><p class="bold" id="u5783-3">&nbsp;</p><p class="bold" id="u5783-5">Accessing FPGA Peripherals</p><p class="body_text" id="u5783-6">&nbsp;</p><p class="body_text" id="u5783-8">The register interface of memory-mapped peripherals implemented in the FPGA logic can be accessed in several ways:</p><p class="body_text" id="u5783-9">&nbsp;</p><p class="body_text" id="u5783-11">Application Software Development</p><p class="body_text" id="u5783-12">&nbsp;</p><ul class="list0 nls-None" id="u5783-15"><li class="body_text" id="u5783-14">Bare-metal software using Hardware Libraries (HWLibs)</li></ul><ul class="list0 nls-None" id="u5783-18"><li class="body_text" id="u5783-17">OS drivers</li></ul></div><div class="clearfix colelem" id="pu5792-47"><!-- group --><div class="clearfix grpelem" id="u5792-47"><!-- content --><p class="body_text" id="u5792">&nbsp;</p><p class="body_text" id="u5792-2">&nbsp;</p><p class="body_text" id="u5792-4">Test &amp; Debug (R/W registers via JTAG)</p><p class="body_text" id="u5792-5">&nbsp;</p><ul class="list0 nls-None" id="u5792-8"><li class="body_text" id="u5792-7">Software debugger - During the HW/SW handoff, a .svd file is generated that tells ARM DS-5 (Altera Edition) about the peripherals in the FPGA and allows the debugger to access them just like it does for CPU registers.</li></ul><p class="body_text" id="u5792-9">&nbsp;</p><p class="body_text" id="u5792-10">&nbsp;</p><ul class="list0 nls-None" id="u5792-13"><li class="body_text" id="u5792-12">System Console - This tool is provided for the hardware developer so that they can access IP cores in the FPGA during hardware debug. It</li></ul><p class="body_text" id="u5792-14">&nbsp;</p><p class="body_text" id="u5792-15">&nbsp;</p><p class="body_text" id="u5792-16">&nbsp;</p><p class="body_text" id="u5792-17">&nbsp;</p><p class="body_text" id="u5792-18">&nbsp;</p><p class="body_text" id="u5792-19">&nbsp;</p><p class="bold" id="u5792-21">Other Interfaces</p><p class="bold" id="u5792-22">&nbsp;</p><p class="body_text" id="u5792-24">Interrupts</p><p class="body_text" id="u5792-25">&nbsp;</p><p class="body_text" id="u5792-27">You can configure the HPS component to provide 64 general-purpose FPGA-to-HPS interrupts, allowing soft IP in the FPGA fabric to trigger interrupts to the MPU’s generic interrupt controller (GIC).</p><p class="body_text" id="u5792-28">&nbsp;</p><p class="body_text" id="u5792-30">GPIO Peripheral</p><p class="body_text" id="u5792-31">&nbsp;</p><p class="body_text" id="u5792-33">Signals from logic in the FPGA can be connected to the general purpose IO (GPIO) peripheral of the HPS. This is an input-only interface with 14-bit wide width.</p><p class="body_text" id="u5792-34">&nbsp;</p><p class="body_text" id="u5792-36">General Purpose Input Register</p><p class="body_text" id="u5792-37">&nbsp;</p><p class="body_text" id="u5792-39">Up to 32 signals from the FPGA can be connected to a general purpose input register and read under software control.</p><p class="body_text" id="u5792-40">&nbsp;</p><p class="body_text" id="u5792-42">General Purpose Output Register</p><p class="body_text" id="u5792-43">&nbsp;</p><p class="body_text" id="u5792-45">The general purpose output register can be used to send data to the FPGA under software control.</p></div><div class="clearfix grpelem" id="pu5790"><!-- column --><div class="clip_frame colelem" id="u5790"><!-- image --><img class="block" id="u5790_img" src="images/register_view.jpg" alt="" width="408" height="380"/></div><div class="clip_frame colelem" id="u5787"><!-- image --><img class="block" id="u5787_img" src="images/other_if.jpg" alt="" width="463" height="362"/></div></div></div></div></div></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5727"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u5771-4"><!-- content --><p>Development Tools</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5728"><!-- column --><div class="position_content" id="u5728_position_content"><div class="body_text clearfix colelem" id="u5770-8"><!-- content --><p>The specific tools used to develop and debug embedded software for Altera SoC devices vary depending on whether you are developing software to run on the Linux OS, or bare-metal / RTOS. Be sure to check the Altera web site (<a class="nonblock" href="https://www.altera.com/products/soc/tools_and_software.html" target="_blank">here</a>) for details on the latest development tools available for SoC devices.</p><p>&nbsp;</p></div><div class="TabbedPanelsWidget clearfix colelem" id="tab-panelu5729"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u5730"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u5731"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u5734-4"><!-- content --><p>Linux</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u5735"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u5736-4"><!-- content --><p>Bare-Metal or OS/RTOS</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u8859"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u8862-4"><!-- content --><p>Design Utilities</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u5739"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u5740"><!-- group --><div class="body_text clearfix grpelem" id="u8865-4"><!-- content --><p>SoC Embedded Design Suite (SoC EDS) and ARM DS-5 Altera Edition provides a complete development environment for Altera SoC FPGAs.</p></div><div class="clearfix grpelem" id="ppu6039"><!-- column --><div class="clearfix colelem" id="pu6039"><!-- group --><div class="clearfix grpelem" id="u6039"><!-- group --><div class="clearfix grpelem" id="u6038-7"><!-- content --><p>ARM DS-5 Altera Edition Eclipse-based IDE</p><p class="Learn-More-Link" id="u6038-5"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Code" target="_blank">Learn more</a></p></div></div><div class="clearfix grpelem" id="u6041"><!-- group --><div class="bold clearfix grpelem" id="u6042-4"><!-- content --><p>Develop:</p></div></div></div><div class="clearfix colelem" id="pu6051"><!-- group --><div class="clearfix grpelem" id="u6051"><!-- group --><div class="bold clearfix grpelem" id="u6052-4"><!-- content --><p>Build:</p></div></div><div class="clearfix grpelem" id="u6049"><!-- group --><div class="clearfix grpelem" id="u6050-7"><!-- content --><p class="body_text">Linaro GCC toolchain</p><p class="Learn-More-Link"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Build" target="_blank" title="Linaro Website">Learn more</a></p></div></div></div></div><div class="clearfix grpelem" id="pu6055"><!-- column --><div class="clearfix colelem" id="u6055"><!-- group --><div class="bold clearfix grpelem" id="u6056-4"><!-- content --><p>Debug:</p></div></div><div class="clearfix colelem" id="u6059"><!-- group --><div class="bold clearfix grpelem" id="u6060-4"><!-- content --><p>Profile:</p></div></div></div><div class="clearfix grpelem" id="pu6053"><!-- column --><div class="clearfix colelem" id="u6053"><!-- group --><div class="clearfix grpelem" id="u6054-9"><!-- content --><p class="body_text">USB Blaster II JTAG Cable</p><p class="body_text">Processor Trace</p><p class="Learn-More-Link"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Debug" target="_blank">Learn more</a></p></div></div><div class="clearfix colelem" id="u6057"><!-- group --><div class="clearfix grpelem" id="u6058-7"><!-- content --><p class="body_text">ARM Streamline Performance Analyzer</p><p class="Learn-More-Link"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Profile" target="_blank" title="On-line Video">Learn more</a></p></div></div></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u5753"><!-- group --><div class="body_text clearfix grpelem" id="u8889-4"><!-- content --><p>SoC EDS and DS-5 Altera Edition provides the complete SoC bare-metal development environment.&nbsp; This includes the following:</p></div><div class="clearfix grpelem" id="ppu8873"><!-- column --><div class="clearfix colelem" id="pu8873"><!-- group --><div class="clearfix grpelem" id="u8873"><!-- group --><div class="clearfix grpelem" id="u8874-9"><!-- content --><p class="body_text">ARM DS-5 Altera Edition Eclipse-based IDE</p><p class="body_text">Hardware Libraries &amp; Examples</p><p class="Learn-More-Link"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Code" target="_blank" title="On-line Video">Learn more</a></p></div></div><div class="clearfix grpelem" id="u8875"><!-- group --><div class="bold clearfix grpelem" id="u8876-4"><!-- content --><p>Develop:</p></div></div></div><div class="clearfix colelem" id="pu8879"><!-- group --><div class="clearfix grpelem" id="u8879"><!-- group --><div class="bold clearfix grpelem" id="u8880-4"><!-- content --><p>Build:</p></div></div><div class="clearfix grpelem" id="u8877"><!-- group --><div class="clearfix grpelem" id="u8878-9"><!-- content --><p class="body_text">ARM Compiler 5</p><p class="body_text">Altera EABI GCC Compiler</p><p class="Learn-More-Link"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Build" target="_blank">Learn more</a></p></div></div></div></div><div class="clearfix grpelem" id="u8883"><!-- group --><div class="bold clearfix grpelem" id="u8884-4"><!-- content --><p>Debug:</p></div></div><div class="clearfix grpelem" id="u8881"><!-- group --><div class="clearfix grpelem" id="u8882-9"><!-- content --><p class="body_text">USB Blaster II JTAG Cable</p><p class="body_text">Processor Trace</p><p class="Learn-More-Link"><a class="nonblock" href="http://j.mp/Atlas_DS_5_Debug" target="_blank" title="On-line Document">Learn more</a></p></div></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u8863"><!-- group --><div class="body_text clearfix grpelem" id="u8864-15"><!-- content --><p>Several design utilities are provided to simplify common development tasks including:</p><p>&nbsp;</p><ul class="list0 nls-None" id="u8864-13"><li><a class="nonblock" href="https://documentation.altera.com/#/00024131-AA$AA00024121" target="_blank" title="On-line document">Flash Programmer</a></li><li><a class="nonblock" href="https://documentation.altera.com/#/00024131-AA$AA00024018" target="_blank" title="On-line Document">SD Card Boot Utility</a></li><li><a class="nonblock" href="https://documentation.altera.com/#/00024131-AA$AA00023877" target="_blank" title="On-line Document">Device Tree Generator</a></li></ul></div></div></div></div></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5772"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u5775-4"><!-- content --><p>Ecosystem</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5773"><!-- group --><div class="body_text clearfix grpelem" id="u5774-7"><!-- content --><p>Altera SoC devices inherit the rich ecosystem available for ARM software development. In addition to operating systems and development tools, a wide range of IP cores (for use in the FPGA), development boards and design services partners are available. To see the complete ecosystem list, visit the Cylone V SoC page at Altera.com (<a class="nonblock" href="https://www.altera.com/products/soc/portfolio/cyclone-v-soc/overview.html" target="_blank">here</a>) and navigate to the Ecosystem page. There, you will learn about:</p></div><a class="nonblock nontext clip_frame grpelem" id="u8244" href="https://www.altera.com/products/soc/portfolio/cyclone-v-soc/overview.html" target="_blank"><!-- image --><img class="block" id="u8244_img" src="images/ecosystem.jpg" alt="" title="Altera Web Site" width="290" height="197"/></a><div class="body_text clearfix grpelem" id="u8250-16"><!-- content --><ul class="list0 nls-None" id="u8250-13"><li>Operating system support</li><li>Development Tools</li><li>&quot;Soft&quot; IP Cores that can be added to the FPGA (e.g. peripherals, interfaces, hardware accelerators, and processors)</li><li>Design services partners</li><li>Development boards</li><li>Systems-on-Module (SOM)</li></ul><p>&nbsp;</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u5722"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u5726-4"><!-- content --><p>Training</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u5723"><!-- group --><div class="clearfix grpelem" id="pu5725-44"><!-- group --><div class="clearfix grpelem" id="u5725-44"><!-- content --><p class="bold" id="u5725">&nbsp;</p><p class="bold" id="u5725-3">Rocketboards.org</p><p class="bold" id="u5725-4">&nbsp;</p><ul class="list0 nls-None" id="u5725-16"><li class="body_text" id="u5725-6">Atlas-SoC Web Page</li><li class="body_text" id="u5725-15">Workshops:<ul class="list1" id="u5725-14"><li class="body_text" id="u5725-9">Introduction to SoC</li><li class="body_text" id="u5725-11">Building Linux for SoC devices</li><li class="body_text" id="u5725-13">Linux Device Drivers for SoC</li></ul></li></ul><p class="body_text" id="u5725-17">&nbsp;</p><p class="bold" id="u5725-19">Terasic DE0-Nano-SoC Tutorials</p><p class="body_text" id="u5725-20">&nbsp;</p><p class="body_text" id="u5725-26">Tutorials developed by Terasic for the DE0-Nano-SoC version of this board are available at <a class="nonblock" href="http://soc.terasic.com" target="_blank">http://soc.terasic.com</a>; download and install the CD ROM. The learning resources include:</p><p class="body_text" id="u5725-27">&nbsp;</p><ul class="list0 nls-None" id="u5725-32"><li class="body_text" id="u5725-29">Quick Start Guide</li><li class="body_text" id="u5725-31">Getting Started Guide</li></ul><ul class="list0 nls-None" id="u5725-42"><li class="body_text" id="u5725-41">User Manual with tutorials:<ul class="list1" id="u5725-40"><li class="body_text" id="u5725-35">My First FPGA</li><li class="body_text" id="u5725-37">My First HPS</li><li class="body_text" id="u5725-39">My First HPS-FPGA</li></ul></li></ul></div><a class="nonblock nontext clip_frame grpelem" id="u5714" href="http://www.rocketboards.org" target="_blank"><!-- image --><img class="block" id="u5714_img" src="images/rocketboards2.jpg" alt="" title="Take me to RocketBoards" width="172" height="49"/></a></div><div class="clearfix grpelem" id="u5724-21"><!-- content --><p class="bold" id="u5724">&nbsp;</p><p class="bold" id="u5724-3">FPGA Primer</p><p class="body_text" id="u5724-4">&nbsp;</p><p class="body_text" id="u5724-6">Learn how FPGAs work, the history, and the future of FPGAs in system design including heterogeneous computing and OpenCL.</p><p class="body_text" id="u5724-7">&nbsp;</p><p class="body_text" id="u5724-11"><a class="nonblock" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/misc/fpgas_for_dummies_ebook.pdf" target="_blank">Download</a> this eBook to learn:</p><ul class="list0 nls-None" id="u5724-18"><li class="body_text" id="u5724-13">The pros and cons of using FPGAs</li><li class="body_text" id="u5724-15">The modern design flow of FPGAs</li><li class="body_text" id="u5724-17">Ways to use FPGAs as functional blocks in your system</li></ul><p class="body_text" id="u5724-19">&nbsp;</p></div><a class="nonblock nontext clip_frame grpelem" id="u6009" href="http://design.altera.com/New2FPGAeBook?utm_source=altera&amp;utm_medium=homepage_ad&amp;utm_campaign=New_to_FPGAs&amp;utm_content=_FPGAs+For+Dummies"><!-- image --><img class="block" id="u6009_img" src="images/fpgas-for-dummies_sm.jpg" alt="" width="100" height="155"/></a><div class="clearfix grpelem" id="u6015-25"><!-- content --><p class="bold" id="u6015-2">On-Line Training (Altera.com)</p><p class="body_text" id="u6015-3">&nbsp;</p><ul class="list0 nls-None" id="u6015-14"><li class="body_text" id="u6015-7">New to Altera? Start <a class="nonblock" href="https://www.altera.com/support/training/curricula.html" target="_blank">Here</a></li><li class="body_text" id="u6015-10"><a class="nonblock" href="https://www.altera.com/support/training/curricula.html#softwaredevelopment" target="_blank">Embedded Software Designer Curriculum</a></li><li class="body_text" id="u6015-13"><a class="nonblock" href="https://www.altera.com/support/training/curricula.html#embeddedhardware" target="_blank">Embedded Hardware Designer Curriculum</a></li></ul><p class="bold" id="u6015-15">&nbsp;</p><p class="bold" id="u6015-17">DE0-Nano-SoC University Materials</p><p class="body_text" id="u6015-18">&nbsp;</p><p class="body_text" id="u6015-22"><a class="nonblock" href="https://www.altera.com/support/training/university/materials.html" target="_blank" title="Altera University Site">Educational materials</a> intended for use in courses on digital logic, computer organization, and embedded systems.</p><p class="body_text" id="u6015-23">&nbsp;</p></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u8901"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u8902-4"><!-- content --><p>&quot;How-To&quot; Videos</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u8903"><!-- group --><div class="body_text clearfix grpelem" id="u9110-4"><!-- content --><p>If your PC is connected to the Internet you can access videos from a YouTube play list.</p></div><div class="TabbedPanelsWidget clearfix grpelem" id="tab-panelu8959"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u8960"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u8969"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u8971-4"><!-- content --><p>ARM DS-5 AE</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u8961"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u8963-4"><!-- content --><p>SDK For OpenCL</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u8965"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u8966-4"><!-- content --><p>Chinese Language</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u8995"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u8997-4"><!-- content --><p>Japanese Language</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u8973"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u8978"><!-- column --><div class="body_text clearfix colelem" id="u9005-4"><!-- content --><p>To select a video, click the icon in the top left corner of the video frame and scroll to the desired topic.</p></div><div class="colelem" id="u9113"><!-- custom html --><iframe width="560" height="315" src="https://www.youtube.com/embed/videoseries?list=PLOPkWZQt5OE-r7yYnTDMVV9fjuzy3cnnd" frameborder="0" allowfullscreen></iframe></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u8982"><!-- group --><div class="body_text clearfix grpelem" id="u9115-4"><!-- content --><p>To select a video, click the icon in the top left corner of the video frame and scroll to the desired topic.</p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u8974"><!-- group --><div class="clip_frame grpelem" id="u8975"><!-- image --><img class="block" id="u8975_img" src="images/trees.jpg" alt="" width="133" height="89"/></div><div class="clearfix grpelem" id="u8977-6"><!-- content --><p id="u8977-2">Ut eget felis</p><p id="u8977-4">Sed velit congue viverra. Sed porta mattis luctus. Curabitur feugiat pharetra sem eu iaculis. Phasellus venenatis volutpat arcu id placerat. Aliquam fringilla ligula eu purus lacinia at volutpat nunc malesuada. Nunc a augue ac orci tempus commodo.</p></div></div><div class="TabbedPanelsContent invi grpelem" id="u8999"><!-- simple frame --></div></div></div></div></li>
    </ul>
    <div class="verticalspacer"></div>
    <div class="browser_width colelem" id="u279-bw">
     <div id="u279"><!-- group -->
      <div class="clearfix" id="u279_align_to_page">
       <div class="grpelem" id="u292"><!-- custom html -->
        
<div class="fb-like" data-href="http://192.168.7.1/learn.html" data-send="false" data-width="291" data-show-faces="false" data-colorscheme="dark" data-layout="standard" data-action="like"></div>

</div>
      </div>
     </div>
    </div>
   </div>
  </div>
  <!-- JS includes -->
  <script type="text/javascript">
   if (document.location.protocol != 'https:') document.write('\x3Cscript src="http://musecdn2.businesscatalyst.com/scripts/4.0/jquery-1.8.3.min.js" type="text/javascript">\x3C/script>');
</script>
  <script type="text/javascript">
   window.jQuery || document.write('\x3Cscript src="scripts/jquery-1.8.3.min.js" type="text/javascript">\x3C/script>');
</script>
  <script src="scripts/museutils.js?183364071" type="text/javascript"></script>
  <script src="scripts/jquery.musemenu.js?3957776250" type="text/javascript"></script>
  <script src="scripts/webpro.js?3803554875" type="text/javascript"></script>
  <script src="scripts/musewpdisclosure.js?3993616448" type="text/javascript"></script>
  <script src="scripts/jquery.watch.js?71412426" type="text/javascript"></script>
  <!-- Other scripts -->
  <script type="text/javascript">
   $(document).ready(function() { try {
(function(){var a={},b=function(a){if(a.match(/^rgb/))return a=a.replace(/\s+/g,"").match(/([\d\,]+)/gi)[0].split(","),(parseInt(a[0])<<16)+(parseInt(a[1])<<8)+parseInt(a[2]);if(a.match(/^\#/))return parseInt(a.substr(1),16);return 0};(function(){$('link[type="text/css"]').each(function(){var b=($(this).attr("href")||"").match(/\/?css\/([\w\-]+\.css)\?(\d+)/);b&&b[1]&&b[2]&&(a[b[1]]=b[2])})})();(function(){$("body").append('<div class="version" style="display:none; width:1px; height:1px;"></div>');
for(var c=$(".version"),d=0;d<Muse.assets.required.length;){var f=Muse.assets.required[d],g=f.match(/([\w\-\.]+)\.(\w+)$/),k=g&&g[1]?g[1]:null,g=g&&g[2]?g[2]:null;switch(g.toLowerCase()){case "css":k=k.replace(/\W/gi,"_").replace(/^([^a-z])/gi,"_$1");c.addClass(k);var g=b(c.css("color")),h=b(c.css("background-color"));g!=0||h!=0?(Muse.assets.required.splice(d,1),"undefined"!=typeof a[f]&&(g!=a[f]>>>24||h!=(a[f]&16777215))&&Muse.assets.outOfDate.push(f)):d++;c.removeClass(k);break;case "js":k.match(/^jquery-[\d\.]+/gi)&&
typeof $!="undefined"?Muse.assets.required.splice(d,1):d++;break;default:throw Error("Unsupported file type: "+g);}}c.remove();if(Muse.assets.outOfDate.length||Muse.assets.required.length)c="Some files on the server may be missing or incorrect. Clear browser cache and try again. If the problem persists please contact website author.",(d=location&&location.search&&location.search.match&&location.search.match(/muse_debug/gi))&&Muse.assets.outOfDate.length&&(c+="\nOut of date: "+Muse.assets.outOfDate.join(",")),d&&Muse.assets.required.length&&(c+="\nMissing: "+Muse.assets.required.join(",")),alert(c)})()})();/* body */
Muse.Utils.transformMarkupToFixBrowserProblemsPreInit();/* body */
Muse.Utils.prepHyperlinks(true);/* body */
Muse.Utils.initWidget('.MenuBar', function(elem) { return $(elem).museMenu(); });/* unifiedNavBar */
Muse.Utils.initWidget('#tab-panelu5780', function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu5780 */
Muse.Utils.initWidget('#tab-panelu5729', function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu5729 */
Muse.Utils.initWidget('#tab-panelu8959', function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu8959 */
Muse.Utils.initWidget('#accordionu5721', function(elem) { return new WebPro.Widget.Accordion(elem, {canCloseAll:true,defaultIndex:-1}); });/* #accordionu5721 */
Muse.Utils.resizeHeight()/* resize height */
Muse.Utils.fullPage('#page');/* 100% height page */
Muse.Utils.showWidgetsWhenReady();/* body */
Muse.Utils.transformMarkupToFixBrowserProblems();/* body */
} catch(e) { if (e && 'function' == typeof e.notify) e.notify(); else Muse.Assert.fail('Error calling selector function:' + e); }});
</script>
   </body>
</html>
