ARM GAS  /tmp/ccVQarjK.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"memp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.rodata.do_memp_malloc_pool.str1.4,"aMS",%progbits,1
  16              		.align	2
  17              	.LC0:
  18 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/memp.c\000"
  18      6C657761 
  18      7265732F 
  18      54686972 
  18      645F5061 
  19 002d 000000   		.align	2
  20              	.LC1:
  21 0030 6D656D70 		.ascii	"memp_malloc: memp properly aligned\000"
  21      5F6D616C 
  21      6C6F633A 
  21      206D656D 
  21      70207072 
  22 0053 00       		.align	2
  23              	.LC2:
  24 0054 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  24      7274696F 
  24      6E202225 
  24      73222066 
  24      61696C65 
  25              		.section	.text.do_memp_malloc_pool,"ax",%progbits
  26              		.align	1
  27              		.arch armv7-m
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  31              		.fpu softvfp
  33              	do_memp_malloc_pool:
  34              	.LVL0:
  35              	.LFB92:
  36              		.file 1 "Middlewares/Third_Party/LwIP/src/core/memp.c"
   1:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Dynamic pool memory manager
   4:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * lwIP has dedicated pools for many structures (netconn, protocol control blocks,
   6:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * packet buffers, ...). All these pools are managed here.
   7:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   8:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @defgroup mempool Memory pools
   9:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @ingroup infrastructure
  10:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Custom memory pools
ARM GAS  /tmp/ccVQarjK.s 			page 2


  11:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  12:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  13:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  14:Middlewares/Third_Party/LwIP/src/core/memp.c **** /*
  15:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  16:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * All rights reserved.
  17:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  18:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Redistribution and use in source and binary forms, with or without modification,
  19:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * are permitted provided that the following conditions are met:
  20:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  21:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  22:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer.
  23:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  24:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer in the documentation
  25:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    and/or other materials provided with the distribution.
  26:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 3. The name of the author may not be used to endorse or promote products
  27:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    derived from this software without specific prior written permission.
  28:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  29:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  30:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  32:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  33:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  34:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  35:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUCH DAMAGE.
  39:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  40:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * This file is part of the lwIP TCP/IP stack.
  41:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  42:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Author: Adam Dunkels <adam@sics.se>
  43:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  45:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  46:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/opt.h"
  47:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  48:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/memp.h"
  49:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sys.h"
  50:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/stats.h"
  51:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  52:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include <string.h>
  53:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  54:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* Make sure we include everything we need for size calculation required by memp_std.h */
  55:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/pbuf.h"
  56:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/raw.h"
  57:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/udp.h"
  58:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/tcp.h"
  59:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcp_priv.h"
  60:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip4_frag.h"
  61:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netbuf.h"
  62:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/api.h"
  63:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcpip_priv.h"
  64:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/api_msg.h"
  65:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sockets.h"
  66:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netifapi.h"
  67:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/etharp.h"
ARM GAS  /tmp/ccVQarjK.s 			page 3


  68:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/igmp.h"
  69:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/timeouts.h"
  70:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* needed by default MEMP_NUM_SYS_TIMEOUT */
  71:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "netif/ppp/ppp_opts.h"
  72:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netdb.h"
  73:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/dns.h"
  74:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/nd6_priv.h"
  75:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip6_frag.h"
  76:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/mld6.h"
  77:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)
  79:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  80:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  81:Middlewares/Third_Party/LwIP/src/core/memp.c **** const struct memp_desc* const memp_pools[MEMP_MAX] = {
  82:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,
  83:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  84:Middlewares/Third_Party/LwIP/src/core/memp.c **** };
  85:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_FILENAME
  87:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include LWIP_HOOK_FILENAME
  88:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  89:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  90:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2
  91:Middlewares/Third_Party/LwIP/src/core/memp.c **** #undef MEMP_OVERFLOW_CHECK
  92:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* MEMP_OVERFLOW_CHECK >= 2 does not work with MEMP_MEM_MALLOC, use 1 instead */
  93:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define MEMP_OVERFLOW_CHECK 1
  94:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  95:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC
  97:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
  98:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check that memp-lists don't form a circle, using "Floyd's cycle-finding algorithm".
  99:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 100:Middlewares/Third_Party/LwIP/src/core/memp.c **** static int
 101:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_sanity(const struct memp_desc *desc)
 102:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 103:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *t, *h;
 104:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 105:Middlewares/Third_Party/LwIP/src/core/memp.c ****   t = *desc->tab;
 106:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (t != NULL) {
 107:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 108:Middlewares/Third_Party/LwIP/src/core/memp.c ****       h = ((h->next != NULL) ? h->next->next : NULL)) {
 109:Middlewares/Third_Party/LwIP/src/core/memp.c ****       if (t == h) {
 110:Middlewares/Third_Party/LwIP/src/core/memp.c ****         return 0;
 111:Middlewares/Third_Party/LwIP/src/core/memp.c ****       }
 112:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 113:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 114:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 115:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return 1;
 116:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 117:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC */
 118:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 120:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 121:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an overflow
 122:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area after it has been altered)
 123:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 124:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
ARM GAS  /tmp/ccVQarjK.s 			page 4


 125:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 126:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 128:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element_overflow(struct memp *p, const struct memp_desc *desc)
 129:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 130:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_AFTER_ALIGNED > 0
 131:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t k;
 132:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u8_t *m;
 133:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE + desc->size;
 134:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (k = 0; k < MEMP_SANITY_REGION_AFTER_ALIGNED; k++) {
 135:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (m[k] != 0xcd) {
 136:Middlewares/Third_Party/LwIP/src/core/memp.c ****       char errstr[128] = "detected memp overflow in pool ";
 137:Middlewares/Third_Party/LwIP/src/core/memp.c ****       strcat(errstr, desc->desc);
 138:Middlewares/Third_Party/LwIP/src/core/memp.c ****       LWIP_ASSERT(errstr, 0);
 139:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 140:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 141:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 142:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(p);
 143:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 144:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 145:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 146:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 147:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 148:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an underflow
 149:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area before it has been altered)
 150:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 151:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
 152:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 153:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 154:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 155:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element_underflow(struct memp *p, const struct memp_desc *desc)
 156:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 157:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_BEFORE_ALIGNED > 0
 158:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t k;
 159:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u8_t *m;
 160:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE - MEMP_SANITY_REGION_BEFORE_ALIGNED;
 161:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (k = 0; k < MEMP_SANITY_REGION_BEFORE_ALIGNED; k++) {
 162:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (m[k] != 0xcd) {
 163:Middlewares/Third_Party/LwIP/src/core/memp.c ****       char errstr[128] = "detected memp underflow in pool ";
 164:Middlewares/Third_Party/LwIP/src/core/memp.c ****       strcat(errstr, desc->desc);
 165:Middlewares/Third_Party/LwIP/src/core/memp.c ****       LWIP_ASSERT(errstr, 0);
 166:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 167:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 168:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 */
 169:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(p);
 170:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 171:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 */
 172:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 173:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 174:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 175:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize the restricted area of on memp element.
 176:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 177:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 178:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_init_element(struct memp *p, const struct memp_desc *desc)
 179:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 180:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 || MEMP_SANITY_REGION_AFTER_ALIGNED > 0
 181:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u8_t *m;
ARM GAS  /tmp/ccVQarjK.s 			page 5


 182:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_BEFORE_ALIGNED > 0
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE - MEMP_SANITY_REGION_BEFORE_ALIGNED;
 184:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(m, 0xcd, MEMP_SANITY_REGION_BEFORE_ALIGNED);
 185:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 186:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_AFTER_ALIGNED > 0
 187:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE + desc->size;
 188:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(m, 0xcd, MEMP_SANITY_REGION_AFTER_ALIGNED);
 189:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 190:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 || MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 191:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(p);
 192:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 193:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 || MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 194:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 195:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 197:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 198:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Do an overflow check for all elements in every pool.
 199:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 200:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @see memp_overflow_check_element for a description of the check
 201:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 202:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 203:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_all(void)
 204:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 205:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i, j;
 206:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *p;
 207:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 208:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 209:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 210:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < MEMP_MAX; ++i) {
 211:Middlewares/Third_Party/LwIP/src/core/memp.c ****     p = (struct memp*)LWIP_MEM_ALIGN(memp_pools[i]->base);
 212:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (j = 0; j < memp_pools[i]->num; ++j) {
 213:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element_overflow(p, memp_pools[i]);
 214:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element_underflow(p, memp_pools[i]);
 215:Middlewares/Third_Party/LwIP/src/core/memp.c ****       p = LWIP_ALIGNMENT_CAST(struct memp*, ((u8_t*)p + MEMP_SIZE + memp_pools[i]->size + MEMP_SANI
 216:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 217:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 218:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 219:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 220:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 221:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 222:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 223:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 224:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize custom memory pool.
 225:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc_pool, memp_free_pool
 226:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 227:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc pool to initialize
 228:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 229:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 230:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init_pool(const struct memp_desc *desc)
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 232:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 233:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 234:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   int i;
 236:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 237:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = NULL;
ARM GAS  /tmp/ccVQarjK.s 			page 6


 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 240:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < desc->num; ++i) {
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 243:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 244:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 245:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 246:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 247:Middlewares/Third_Party/LwIP/src/core/memp.c ****    /* cast through void* to get rid of alignment warnings */
 248:Middlewares/Third_Party/LwIP/src/core/memp.c ****    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 249:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 250:Middlewares/Third_Party/LwIP/src/core/memp.c ****       + MEMP_SANITY_REGION_AFTER_ALIGNED
 251:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 252:Middlewares/Third_Party/LwIP/src/core/memp.c ****     );
 253:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 254:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 255:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->avail = desc->num;
 256:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS */
 257:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 258:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 259:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
 260:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->name  = desc->desc;
 261:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
 262:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 263:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 264:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 265:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initializes lwIP built-in pools.
 266:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc, memp_free
 267:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 268:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Carves out memp_memory into linked lists for each pool-type.
 269:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 270:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 271:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init(void)
 272:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 273:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 274:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 275:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* for every pool: */
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 277:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 278:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 279:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if LWIP_STATS && MEMP_STATS
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****     lwip_stats.memp[i] = memp_pools[i]->stats;
 281:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 282:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 283:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 284:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 285:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* check everything a first time to see if it worked */
 286:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 287:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 288:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 289:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 290:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void*
 291:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 292:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool(const struct memp_desc *desc)
 293:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 294:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
 295:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
ARM GAS  /tmp/ccVQarjK.s 			page 7


 296:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
  37              		.loc 1 296 1 view -0
  38              		.cfi_startproc
  39              		@ args = 0, pretend = 0, frame = 0
  40              		@ frame_needed = 0, uses_anonymous_args = 0
  41              		.loc 1 296 1 is_stmt 0 view .LVU1
  42 0000 10B5     		push	{r4, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  45              		.cfi_offset 4, -8
  46              		.cfi_offset 14, -4
 297:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
  47              		.loc 1 297 3 is_stmt 1 view .LVU2
 298:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
  48              		.loc 1 298 35 view .LVU3
 299:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 300:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 301:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
 302:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 303:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 304:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
  49              		.loc 1 304 30 view .LVU4
 305:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 306:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = *desc->tab;
  50              		.loc 1 306 3 view .LVU5
  51              		.loc 1 306 15 is_stmt 0 view .LVU6
  52 0002 8368     		ldr	r3, [r0, #8]
  53              		.loc 1 306 8 view .LVU7
  54 0004 1C68     		ldr	r4, [r3]
  55              	.LVL1:
 307:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 308:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 309:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (memp != NULL) {
  56              		.loc 1 309 3 is_stmt 1 view .LVU8
  57              		.loc 1 309 6 is_stmt 0 view .LVU9
  58 0006 24B1     		cbz	r4, .L1
 310:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_MEM_MALLOC
 311:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 312:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element_overflow(memp, desc);
 313:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element_underflow(memp, desc);
 314:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 315:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp->next;
  59              		.loc 1 316 5 is_stmt 1 view .LVU10
  60              		.loc 1 316 22 is_stmt 0 view .LVU11
  61 0008 2268     		ldr	r2, [r4]
  62              		.loc 1 316 16 view .LVU12
  63 000a 1A60     		str	r2, [r3]
 317:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = NULL;
 319:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 320:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 321:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 322:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->file = file;
 323:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->line = line;
 324:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 325:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
ARM GAS  /tmp/ccVQarjK.s 			page 8


 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 327:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_ASSERT("memp_malloc: memp properly aligned",
  64              		.loc 1 328 5 is_stmt 1 view .LVU13
  65              		.loc 1 328 5 view .LVU14
  66 000c 14F0030F 		tst	r4, #3
  67 0010 01D1     		bne	.L5
  68              	.LVL2:
  69              	.L1:
 329:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 330:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 331:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->used++;
 332:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (desc->stats->used > desc->stats->max) {
 333:Middlewares/Third_Party/LwIP/src/core/memp.c ****       desc->stats->max = desc->stats->used;
 334:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 335:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 336:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 337:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
 338:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return ((u8_t*)memp + MEMP_SIZE);
 339:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
 340:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 341:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->err++;
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 344:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 345:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 346:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 347:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 348:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
  70              		.loc 1 348 1 is_stmt 0 view .LVU15
  71 0012 2046     		mov	r0, r4
  72 0014 10BD     		pop	{r4, pc}
  73              	.LVL3:
  74              	.L5:
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  75              		.loc 1 328 5 is_stmt 1 discriminator 1 view .LVU16
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  76              		.loc 1 328 5 discriminator 1 view .LVU17
  77 0016 044B     		ldr	r3, .L6
  78 0018 4FF4A472 		mov	r2, #328
  79 001c 0349     		ldr	r1, .L6+4
  80 001e 0448     		ldr	r0, .L6+8
  81              	.LVL4:
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  82              		.loc 1 328 5 is_stmt 0 discriminator 1 view .LVU18
  83 0020 FFF7FEFF 		bl	printf
  84              	.LVL5:
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  85              		.loc 1 328 5 is_stmt 1 discriminator 1 view .LVU19
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  86              		.loc 1 328 5 discriminator 1 view .LVU20
 336:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
  87              		.loc 1 336 34 discriminator 1 view .LVU21
 338:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
  88              		.loc 1 338 5 discriminator 1 view .LVU22
 338:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
  89              		.loc 1 338 25 is_stmt 0 discriminator 1 view .LVU23
ARM GAS  /tmp/ccVQarjK.s 			page 9


  90 0024 F5E7     		b	.L1
  91              	.L7:
  92 0026 00BF     		.align	2
  93              	.L6:
  94 0028 00000000 		.word	.LC0
  95 002c 30000000 		.word	.LC1
  96 0030 54000000 		.word	.LC2
  97              		.cfi_endproc
  98              	.LFE92:
 100              		.section	.rodata.do_memp_free_pool.str1.4,"aMS",%progbits,1
 101              		.align	2
 102              	.LC3:
 103 0000 6D656D70 		.ascii	"memp_free: mem properly aligned\000"
 103      5F667265 
 103      653A206D 
 103      656D2070 
 103      726F7065 
 104              		.section	.text.do_memp_free_pool,"ax",%progbits
 105              		.align	1
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu softvfp
 111              	do_memp_free_pool:
 112              	.LVL6:
 113              	.LFB95:
 349:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 351:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a custom pool.
 352:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 353:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool to get an element from
 354:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 355:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 356:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 357:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 358:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 359:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool(const struct memp_desc *desc)
 360:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 361:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
 362:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 363:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 366:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 367:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 368:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 369:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 370:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool(desc);
 371:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 372:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool_fn(desc, file, line);
 373:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 375:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 376:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 377:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a specific pool.
 378:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 379:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool to get an element from
ARM GAS  /tmp/ccVQarjK.s 			page 10


 380:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 381:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 382:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 383:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 384:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 385:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc(memp_t type)
 386:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 387:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_fn(memp_t type, const char* file, const int line)
 388:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 389:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 390:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 391:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 392:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 393:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 394:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 395:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 396:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 397:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 398:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool(memp_pools[type]);
 399:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 400:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 401:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 402:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 403:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return memp;
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 405:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 406:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 407:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_free_pool(const struct memp_desc* desc, void *mem)
 408:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 114              		.loc 1 408 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 408 1 is_stmt 0 view .LVU25
 119 0000 38B5     		push	{r3, r4, r5, lr}
 120              	.LCFI1:
 121              		.cfi_def_cfa_offset 16
 122              		.cfi_offset 3, -16
 123              		.cfi_offset 4, -12
 124              		.cfi_offset 5, -8
 125              		.cfi_offset 14, -4
 126 0002 0546     		mov	r5, r0
 127 0004 0C46     		mov	r4, r1
 409:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 128              		.loc 1 409 3 is_stmt 1 view .LVU26
 410:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 129              		.loc 1 410 35 view .LVU27
 411:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp_free: mem properly aligned",
 130              		.loc 1 412 3 view .LVU28
 131              		.loc 1 412 3 view .LVU29
 132 0006 11F0030F 		tst	r1, #3
 133 000a 05D1     		bne	.L11
 134              	.LVL7:
 135              	.L9:
 136              		.loc 1 412 3 discriminator 3 view .LVU30
 137              		.loc 1 412 3 discriminator 3 view .LVU31
ARM GAS  /tmp/ccVQarjK.s 			page 11


 413:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 414:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 415:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* cast through void* to get rid of alignment warnings */
 416:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 138              		.loc 1 416 3 discriminator 3 view .LVU32
 417:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 418:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 139              		.loc 1 418 30 discriminator 3 view .LVU33
 419:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 420:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 421:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element_overflow(memp, desc);
 422:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element_underflow(memp, desc);
 423:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 424:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 425:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 426:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->used--;
 427:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 428:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 429:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 430:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 431:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 432:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_free(memp);
 433:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 434:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp->next = *desc->tab;
 140              		.loc 1 434 3 discriminator 3 view .LVU34
 141              		.loc 1 434 21 is_stmt 0 discriminator 3 view .LVU35
 142 000c AB68     		ldr	r3, [r5, #8]
 143              		.loc 1 434 16 discriminator 3 view .LVU36
 144 000e 1B68     		ldr	r3, [r3]
 145              		.loc 1 434 14 discriminator 3 view .LVU37
 146 0010 2360     		str	r3, [r4]
 435:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = memp;
 147              		.loc 1 435 3 is_stmt 1 discriminator 3 view .LVU38
 148              		.loc 1 435 8 is_stmt 0 discriminator 3 view .LVU39
 149 0012 AB68     		ldr	r3, [r5, #8]
 150              		.loc 1 435 14 discriminator 3 view .LVU40
 151 0014 1C60     		str	r4, [r3]
 436:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 437:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK
 438:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp sanity", memp_sanity(desc));
 439:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK */
 440:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 441:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 152              		.loc 1 441 32 is_stmt 1 discriminator 3 view .LVU41
 442:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 443:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 153              		.loc 1 443 1 is_stmt 0 discriminator 3 view .LVU42
 154 0016 38BD     		pop	{r3, r4, r5, pc}
 155              	.LVL8:
 156              	.L11:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 157              		.loc 1 412 3 is_stmt 1 discriminator 1 view .LVU43
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 158              		.loc 1 412 3 discriminator 1 view .LVU44
 159 0018 034B     		ldr	r3, .L12
 160 001a 4FF4CE72 		mov	r2, #412
 161 001e 0349     		ldr	r1, .L12+4
ARM GAS  /tmp/ccVQarjK.s 			page 12


 162              	.LVL9:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 163              		.loc 1 412 3 is_stmt 0 discriminator 1 view .LVU45
 164 0020 0348     		ldr	r0, .L12+8
 165              	.LVL10:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 166              		.loc 1 412 3 discriminator 1 view .LVU46
 167 0022 FFF7FEFF 		bl	printf
 168              	.LVL11:
 169 0026 F1E7     		b	.L9
 170              	.L13:
 171              		.align	2
 172              	.L12:
 173 0028 00000000 		.word	.LC0
 174 002c 00000000 		.word	.LC3
 175 0030 54000000 		.word	.LC2
 176              		.cfi_endproc
 177              	.LFE95:
 179              		.section	.text.memp_init_pool,"ax",%progbits
 180              		.align	1
 181              		.global	memp_init_pool
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	memp_init_pool:
 188              	.LVL12:
 189              	.LFB90:
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 190              		.loc 1 231 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 195              		.loc 1 235 3 view .LVU48
 236:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 196              		.loc 1 236 3 view .LVU49
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 197              		.loc 1 238 3 view .LVU50
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 198              		.loc 1 238 8 is_stmt 0 view .LVU51
 199 0000 8368     		ldr	r3, [r0, #8]
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 200              		.loc 1 238 14 view .LVU52
 201 0002 0022     		movs	r2, #0
 202 0004 1A60     		str	r2, [r3]
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 203              		.loc 1 239 3 is_stmt 1 view .LVU53
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 204              		.loc 1 239 24 is_stmt 0 view .LVU54
 205 0006 4368     		ldr	r3, [r0, #4]
 206 0008 0333     		adds	r3, r3, #3
 207 000a 23F00303 		bic	r3, r3, #3
 208              	.LVL13:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 209              		.loc 1 241 3 is_stmt 1 view .LVU55
ARM GAS  /tmp/ccVQarjK.s 			page 13


 210              	.L15:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 211              		.loc 1 241 15 discriminator 1 view .LVU56
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 212              		.loc 1 241 23 is_stmt 0 discriminator 1 view .LVU57
 213 000e 4188     		ldrh	r1, [r0, #2]
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 214              		.loc 1 241 3 discriminator 1 view .LVU58
 215 0010 9142     		cmp	r1, r2
 216 0012 08DD     		ble	.L17
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 217              		.loc 1 242 5 is_stmt 1 discriminator 3 view .LVU59
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 218              		.loc 1 242 23 is_stmt 0 discriminator 3 view .LVU60
 219 0014 8168     		ldr	r1, [r0, #8]
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 220              		.loc 1 242 18 discriminator 3 view .LVU61
 221 0016 0968     		ldr	r1, [r1]
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 222              		.loc 1 242 16 discriminator 3 view .LVU62
 223 0018 1960     		str	r1, [r3]
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 224              		.loc 1 243 5 is_stmt 1 discriminator 3 view .LVU63
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 225              		.loc 1 243 10 is_stmt 0 discriminator 3 view .LVU64
 226 001a 8168     		ldr	r1, [r0, #8]
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 227              		.loc 1 243 16 discriminator 3 view .LVU65
 228 001c 0B60     		str	r3, [r1]
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 229              		.loc 1 248 4 is_stmt 1 discriminator 3 view .LVU66
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 230              		.loc 1 248 66 is_stmt 0 discriminator 3 view .LVU67
 231 001e 0188     		ldrh	r1, [r0]
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 232              		.loc 1 248 9 discriminator 3 view .LVU68
 233 0020 0B44     		add	r3, r3, r1
 234              	.LVL14:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 235              		.loc 1 241 30 is_stmt 1 discriminator 3 view .LVU69
 236 0022 0132     		adds	r2, r2, #1
 237              	.LVL15:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 238              		.loc 1 241 30 is_stmt 0 discriminator 3 view .LVU70
 239 0024 F3E7     		b	.L15
 240              	.L17:
 262:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 241              		.loc 1 262 1 view .LVU71
 242 0026 7047     		bx	lr
 243              		.cfi_endproc
 244              	.LFE90:
 246              		.section	.text.memp_init,"ax",%progbits
 247              		.align	1
 248              		.global	memp_init
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
ARM GAS  /tmp/ccVQarjK.s 			page 14


 252              		.fpu softvfp
 254              	memp_init:
 255              	.LFB91:
 272:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 256              		.loc 1 272 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 10B5     		push	{r4, lr}
 261              	.LCFI2:
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 4, -8
 264              		.cfi_offset 14, -4
 273:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 265              		.loc 1 273 3 view .LVU73
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 266              		.loc 1 276 3 view .LVU74
 267              	.LVL16:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 268              		.loc 1 276 10 is_stmt 0 view .LVU75
 269 0002 0024     		movs	r4, #0
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 270              		.loc 1 276 3 view .LVU76
 271 0004 06E0     		b	.L19
 272              	.LVL17:
 273              	.L20:
 277:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 274              		.loc 1 277 5 is_stmt 1 discriminator 3 view .LVU77
 275 0006 054B     		ldr	r3, .L22
 276 0008 53F82400 		ldr	r0, [r3, r4, lsl #2]
 277 000c FFF7FEFF 		bl	memp_init_pool
 278              	.LVL18:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 279              		.loc 1 276 47 discriminator 3 view .LVU78
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 280              		.loc 1 276 48 is_stmt 0 discriminator 3 view .LVU79
 281 0010 0134     		adds	r4, r4, #1
 282              	.LVL19:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 283              		.loc 1 276 48 discriminator 3 view .LVU80
 284 0012 A4B2     		uxth	r4, r4
 285              	.LVL20:
 286              	.L19:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 287              		.loc 1 276 15 is_stmt 1 discriminator 1 view .LVU81
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 288              		.loc 1 276 3 is_stmt 0 discriminator 1 view .LVU82
 289 0014 082C     		cmp	r4, #8
 290 0016 F6D9     		bls	.L20
 288:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 291              		.loc 1 288 1 view .LVU83
 292 0018 10BD     		pop	{r4, pc}
 293              	.LVL21:
 294              	.L23:
 288:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 295              		.loc 1 288 1 view .LVU84
 296 001a 00BF     		.align	2
ARM GAS  /tmp/ccVQarjK.s 			page 15


 297              	.L22:
 298 001c 00000000 		.word	.LANCHOR0
 299              		.cfi_endproc
 300              	.LFE91:
 302              		.section	.rodata.memp_malloc_pool.str1.4,"aMS",%progbits,1
 303              		.align	2
 304              	.LC4:
 305 0000 696E7661 		.ascii	"invalid pool desc\000"
 305      6C696420 
 305      706F6F6C 
 305      20646573 
 305      6300
 306              		.section	.text.memp_malloc_pool,"ax",%progbits
 307              		.align	1
 308              		.global	memp_malloc_pool
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 312              		.fpu softvfp
 314              	memp_malloc_pool:
 315              	.LVL22:
 316              	.LFB93:
 363:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 317              		.loc 1 363 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 363:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 321              		.loc 1 363 1 is_stmt 0 view .LVU86
 322 0000 10B5     		push	{r4, lr}
 323              	.LCFI3:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 327              		.loc 1 364 3 is_stmt 1 view .LVU87
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 328              		.loc 1 364 3 view .LVU88
 329 0002 0446     		mov	r4, r0
 330 0004 20B1     		cbz	r0, .L29
 331              	.LVL23:
 332              	.L25:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 333              		.loc 1 364 3 discriminator 3 view .LVU89
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 334              		.loc 1 364 3 discriminator 3 view .LVU90
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 335              		.loc 1 365 3 discriminator 3 view .LVU91
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 336              		.loc 1 365 6 is_stmt 0 discriminator 3 view .LVU92
 337 0006 5CB1     		cbz	r4, .L27
 370:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 338              		.loc 1 370 3 is_stmt 1 view .LVU93
 370:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 339              		.loc 1 370 10 is_stmt 0 view .LVU94
 340 0008 2046     		mov	r0, r4
 341 000a FFF7FEFF 		bl	do_memp_malloc_pool
ARM GAS  /tmp/ccVQarjK.s 			page 16


 342              	.LVL24:
 343              	.L24:
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 344              		.loc 1 374 1 view .LVU95
 345 000e 10BD     		pop	{r4, pc}
 346              	.LVL25:
 347              	.L29:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 348              		.loc 1 364 3 is_stmt 1 discriminator 1 view .LVU96
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 349              		.loc 1 364 3 discriminator 1 view .LVU97
 350 0010 044B     		ldr	r3, .L30
 351 0012 4FF4B672 		mov	r2, #364
 352 0016 0449     		ldr	r1, .L30+4
 353 0018 0448     		ldr	r0, .L30+8
 354              	.LVL26:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 355              		.loc 1 364 3 is_stmt 0 discriminator 1 view .LVU98
 356 001a FFF7FEFF 		bl	printf
 357              	.LVL27:
 358 001e F2E7     		b	.L25
 359              	.L27:
 366:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 360              		.loc 1 366 12 view .LVU99
 361 0020 2046     		mov	r0, r4
 362 0022 F4E7     		b	.L24
 363              	.L31:
 364              		.align	2
 365              	.L30:
 366 0024 00000000 		.word	.LC0
 367 0028 00000000 		.word	.LC4
 368 002c 54000000 		.word	.LC2
 369              		.cfi_endproc
 370              	.LFE93:
 372              		.section	.rodata.memp_malloc.str1.4,"aMS",%progbits,1
 373              		.align	2
 374              	.LC5:
 375 0000 6D656D70 		.ascii	"memp_malloc: type < MEMP_MAX\000"
 375      5F6D616C 
 375      6C6F633A 
 375      20747970 
 375      65203C20 
 376              		.section	.text.memp_malloc,"ax",%progbits
 377              		.align	1
 378              		.global	memp_malloc
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu softvfp
 384              	memp_malloc:
 385              	.LVL28:
 386              	.LFB94:
 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 387              		.loc 1 389 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccVQarjK.s 			page 17


 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 391              		.loc 1 389 1 is_stmt 0 view .LVU101
 392 0000 08B5     		push	{r3, lr}
 393              	.LCFI4:
 394              		.cfi_def_cfa_offset 8
 395              		.cfi_offset 3, -8
 396              		.cfi_offset 14, -4
 390:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 397              		.loc 1 390 3 is_stmt 1 view .LVU102
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 398              		.loc 1 391 3 view .LVU103
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 399              		.loc 1 391 3 view .LVU104
 400 0002 0828     		cmp	r0, #8
 401 0004 05D8     		bhi	.L36
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 402              		.loc 1 391 3 discriminator 2 view .LVU105
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 403              		.loc 1 391 3 discriminator 2 view .LVU106
 398:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 404              		.loc 1 398 3 discriminator 2 view .LVU107
 398:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 405              		.loc 1 398 10 is_stmt 0 discriminator 2 view .LVU108
 406 0006 074B     		ldr	r3, .L37
 407 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 408              	.LVL29:
 398:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 409              		.loc 1 398 10 discriminator 2 view .LVU109
 410 000c FFF7FEFF 		bl	do_memp_malloc_pool
 411              	.LVL30:
 403:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 412              		.loc 1 403 3 is_stmt 1 discriminator 2 view .LVU110
 413              	.L32:
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 414              		.loc 1 404 1 is_stmt 0 view .LVU111
 415 0010 08BD     		pop	{r3, pc}
 416              	.LVL31:
 417              	.L36:
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 418              		.loc 1 391 3 is_stmt 1 discriminator 1 view .LVU112
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 419              		.loc 1 391 3 discriminator 1 view .LVU113
 420 0012 054B     		ldr	r3, .L37+4
 421 0014 40F28712 		movw	r2, #391
 422 0018 0449     		ldr	r1, .L37+8
 423 001a 0548     		ldr	r0, .L37+12
 424              	.LVL32:
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 425              		.loc 1 391 3 is_stmt 0 discriminator 1 view .LVU114
 426 001c FFF7FEFF 		bl	printf
 427              	.LVL33:
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 428              		.loc 1 391 3 is_stmt 1 discriminator 1 view .LVU115
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 429              		.loc 1 391 3 discriminator 1 view .LVU116
 430 0020 0020     		movs	r0, #0
 431 0022 F5E7     		b	.L32
ARM GAS  /tmp/ccVQarjK.s 			page 18


 432              	.L38:
 433              		.align	2
 434              	.L37:
 435 0024 00000000 		.word	.LANCHOR0
 436 0028 00000000 		.word	.LC0
 437 002c 00000000 		.word	.LC5
 438 0030 54000000 		.word	.LC2
 439              		.cfi_endproc
 440              	.LFE94:
 442              		.section	.text.memp_free_pool,"ax",%progbits
 443              		.align	1
 444              		.global	memp_free_pool
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 448              		.fpu softvfp
 450              	memp_free_pool:
 451              	.LVL34:
 452              	.LFB96:
 444:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 445:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 446:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put a custom pool element back into its pool.
 447:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 448:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool where to put mem
 449:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 450:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 451:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 452:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free_pool(const struct memp_desc* desc, void *mem)
 453:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 453              		.loc 1 453 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		.loc 1 453 1 is_stmt 0 view .LVU118
 458 0000 38B5     		push	{r3, r4, r5, lr}
 459              	.LCFI5:
 460              		.cfi_def_cfa_offset 16
 461              		.cfi_offset 3, -16
 462              		.cfi_offset 4, -12
 463              		.cfi_offset 5, -8
 464              		.cfi_offset 14, -4
 465 0002 0C46     		mov	r4, r1
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 466              		.loc 1 454 3 is_stmt 1 view .LVU119
 467              		.loc 1 454 3 view .LVU120
 468 0004 0546     		mov	r5, r0
 469 0006 30B1     		cbz	r0, .L43
 470              	.LVL35:
 471              	.L40:
 472              		.loc 1 454 3 discriminator 3 view .LVU121
 473              		.loc 1 454 3 discriminator 3 view .LVU122
 455:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 474              		.loc 1 455 3 discriminator 3 view .LVU123
 475              		.loc 1 455 6 is_stmt 0 discriminator 3 view .LVU124
 476 0008 25B1     		cbz	r5, .L39
 477              		.loc 1 455 22 discriminator 1 view .LVU125
 478 000a 1CB1     		cbz	r4, .L39
ARM GAS  /tmp/ccVQarjK.s 			page 19


 456:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 457:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 458:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 459:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(desc, mem);
 479              		.loc 1 459 3 is_stmt 1 view .LVU126
 480 000c 2146     		mov	r1, r4
 481 000e 2846     		mov	r0, r5
 482 0010 FFF7FEFF 		bl	do_memp_free_pool
 483              	.LVL36:
 484              	.L39:
 460:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 485              		.loc 1 460 1 is_stmt 0 view .LVU127
 486 0014 38BD     		pop	{r3, r4, r5, pc}
 487              	.LVL37:
 488              	.L43:
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 489              		.loc 1 454 3 is_stmt 1 discriminator 1 view .LVU128
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 490              		.loc 1 454 3 discriminator 1 view .LVU129
 491 0016 044B     		ldr	r3, .L44
 492 0018 4FF4E372 		mov	r2, #454
 493 001c 0349     		ldr	r1, .L44+4
 494              	.LVL38:
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 495              		.loc 1 454 3 is_stmt 0 discriminator 1 view .LVU130
 496 001e 0448     		ldr	r0, .L44+8
 497              	.LVL39:
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 498              		.loc 1 454 3 discriminator 1 view .LVU131
 499 0020 FFF7FEFF 		bl	printf
 500              	.LVL40:
 501 0024 F0E7     		b	.L40
 502              	.L45:
 503 0026 00BF     		.align	2
 504              	.L44:
 505 0028 00000000 		.word	.LC0
 506 002c 00000000 		.word	.LC4
 507 0030 54000000 		.word	.LC2
 508              		.cfi_endproc
 509              	.LFE96:
 511              		.section	.rodata.memp_free.str1.4,"aMS",%progbits,1
 512              		.align	2
 513              	.LC6:
 514 0000 6D656D70 		.ascii	"memp_free: type < MEMP_MAX\000"
 514      5F667265 
 514      653A2074 
 514      79706520 
 514      3C204D45 
 515              		.section	.text.memp_free,"ax",%progbits
 516              		.align	1
 517              		.global	memp_free
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 521              		.fpu softvfp
 523              	memp_free:
 524              	.LVL41:
ARM GAS  /tmp/ccVQarjK.s 			page 20


 525              	.LFB97:
 461:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 462:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 463:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put an element back into its pool.
 464:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 465:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool where to put mem
 466:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 467:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 468:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 469:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free(memp_t type, void *mem)
 470:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 526              		.loc 1 470 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		.loc 1 470 1 is_stmt 0 view .LVU133
 531 0000 08B5     		push	{r3, lr}
 532              	.LCFI6:
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 3, -8
 535              		.cfi_offset 14, -4
 471:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 472:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *old_first;
 473:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 474:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 475:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 536              		.loc 1 475 3 is_stmt 1 view .LVU134
 537              		.loc 1 475 3 view .LVU135
 538 0002 0828     		cmp	r0, #8
 539 0004 06D8     		bhi	.L50
 540              		.loc 1 475 3 discriminator 2 view .LVU136
 541              		.loc 1 475 3 discriminator 2 view .LVU137
 476:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 477:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (mem == NULL) {
 542              		.loc 1 477 3 discriminator 2 view .LVU138
 543              		.loc 1 477 6 is_stmt 0 discriminator 2 view .LVU139
 544 0006 21B1     		cbz	r1, .L46
 478:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 479:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 480:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 481:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 482:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 483:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 484:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 485:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 486:Middlewares/Third_Party/LwIP/src/core/memp.c ****   old_first = *memp_pools[type]->tab;
 487:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 488:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 489:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(memp_pools[type], mem);
 545              		.loc 1 489 3 is_stmt 1 view .LVU140
 546 0008 064B     		ldr	r3, .L51
 547 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
 548              	.LVL42:
 549              		.loc 1 489 3 is_stmt 0 view .LVU141
 550 000e FFF7FEFF 		bl	do_memp_free_pool
 551              	.LVL43:
 552              	.L46:
ARM GAS  /tmp/ccVQarjK.s 			page 21


 490:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 491:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 492:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (old_first == NULL) {
 493:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_HOOK_MEMP_AVAILABLE(type);
 494:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 495:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 496:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 553              		.loc 1 496 1 view .LVU142
 554 0012 08BD     		pop	{r3, pc}
 555              	.LVL44:
 556              	.L50:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 557              		.loc 1 475 3 is_stmt 1 discriminator 1 view .LVU143
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 558              		.loc 1 475 3 discriminator 1 view .LVU144
 559 0014 044B     		ldr	r3, .L51+4
 560 0016 40F2DB12 		movw	r2, #475
 561 001a 0449     		ldr	r1, .L51+8
 562              	.LVL45:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 563              		.loc 1 475 3 is_stmt 0 discriminator 1 view .LVU145
 564 001c 0448     		ldr	r0, .L51+12
 565              	.LVL46:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 566              		.loc 1 475 3 discriminator 1 view .LVU146
 567 001e FFF7FEFF 		bl	printf
 568              	.LVL47:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 569              		.loc 1 475 3 is_stmt 1 discriminator 1 view .LVU147
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 570              		.loc 1 475 3 discriminator 1 view .LVU148
 571 0022 F6E7     		b	.L46
 572              	.L52:
 573              		.align	2
 574              	.L51:
 575 0024 00000000 		.word	.LANCHOR0
 576 0028 00000000 		.word	.LC0
 577 002c 00000000 		.word	.LC6
 578 0030 54000000 		.word	.LC2
 579              		.cfi_endproc
 580              	.LFE97:
 582              		.global	memp_pools
 583              		.global	memp_PBUF_POOL
 584              		.comm	memp_memory_PBUF_POOL_base,9731,4
 585              		.global	memp_PBUF
 586              		.comm	memp_memory_PBUF_base,259,4
 587              		.global	memp_SYS_TIMEOUT
 588              		.comm	memp_memory_SYS_TIMEOUT_base,51,4
 589              		.global	memp_FRAG_PBUF
 590              		.comm	memp_memory_FRAG_PBUF_base,363,4
 591              		.global	memp_REASSDATA
 592              		.comm	memp_memory_REASSDATA_base,163,4
 593              		.global	memp_TCP_SEG
 594              		.comm	memp_memory_TCP_SEG_base,259,4
 595              		.global	memp_TCP_PCB_LISTEN
 596              		.comm	memp_memory_TCP_PCB_LISTEN_base,227,4
 597              		.global	memp_TCP_PCB
ARM GAS  /tmp/ccVQarjK.s 			page 22


 598              		.comm	memp_memory_TCP_PCB_base,763,4
 599              		.global	memp_UDP_PCB
 600              		.comm	memp_memory_UDP_PCB_base,131,4
 601              		.section	.bss.memp_tab_FRAG_PBUF,"aw",%nobits
 602              		.align	2
 605              	memp_tab_FRAG_PBUF:
 606 0000 00000000 		.space	4
 607              		.section	.bss.memp_tab_PBUF,"aw",%nobits
 608              		.align	2
 611              	memp_tab_PBUF:
 612 0000 00000000 		.space	4
 613              		.section	.bss.memp_tab_PBUF_POOL,"aw",%nobits
 614              		.align	2
 617              	memp_tab_PBUF_POOL:
 618 0000 00000000 		.space	4
 619              		.section	.bss.memp_tab_REASSDATA,"aw",%nobits
 620              		.align	2
 623              	memp_tab_REASSDATA:
 624 0000 00000000 		.space	4
 625              		.section	.bss.memp_tab_SYS_TIMEOUT,"aw",%nobits
 626              		.align	2
 629              	memp_tab_SYS_TIMEOUT:
 630 0000 00000000 		.space	4
 631              		.section	.bss.memp_tab_TCP_PCB,"aw",%nobits
 632              		.align	2
 635              	memp_tab_TCP_PCB:
 636 0000 00000000 		.space	4
 637              		.section	.bss.memp_tab_TCP_PCB_LISTEN,"aw",%nobits
 638              		.align	2
 641              	memp_tab_TCP_PCB_LISTEN:
 642 0000 00000000 		.space	4
 643              		.section	.bss.memp_tab_TCP_SEG,"aw",%nobits
 644              		.align	2
 647              	memp_tab_TCP_SEG:
 648 0000 00000000 		.space	4
 649              		.section	.bss.memp_tab_UDP_PCB,"aw",%nobits
 650              		.align	2
 653              	memp_tab_UDP_PCB:
 654 0000 00000000 		.space	4
 655              		.section	.rodata.memp_FRAG_PBUF,"a"
 656              		.align	2
 659              	memp_FRAG_PBUF:
 660 0000 1800     		.short	24
 661 0002 0F00     		.short	15
 662 0004 00000000 		.word	memp_memory_FRAG_PBUF_base
 663 0008 00000000 		.word	memp_tab_FRAG_PBUF
 664              		.section	.rodata.memp_PBUF,"a"
 665              		.align	2
 668              	memp_PBUF:
 669 0000 1000     		.short	16
 670 0002 1000     		.short	16
 671 0004 00000000 		.word	memp_memory_PBUF_base
 672 0008 00000000 		.word	memp_tab_PBUF
 673              		.section	.rodata.memp_PBUF_POOL,"a"
 674              		.align	2
 677              	memp_PBUF_POOL:
 678 0000 6002     		.short	608
ARM GAS  /tmp/ccVQarjK.s 			page 23


 679 0002 1000     		.short	16
 680 0004 00000000 		.word	memp_memory_PBUF_POOL_base
 681 0008 00000000 		.word	memp_tab_PBUF_POOL
 682              		.section	.rodata.memp_REASSDATA,"a"
 683              		.align	2
 686              	memp_REASSDATA:
 687 0000 2000     		.short	32
 688 0002 0500     		.short	5
 689 0004 00000000 		.word	memp_memory_REASSDATA_base
 690 0008 00000000 		.word	memp_tab_REASSDATA
 691              		.section	.rodata.memp_SYS_TIMEOUT,"a"
 692              		.align	2
 695              	memp_SYS_TIMEOUT:
 696 0000 1000     		.short	16
 697 0002 0300     		.short	3
 698 0004 00000000 		.word	memp_memory_SYS_TIMEOUT_base
 699 0008 00000000 		.word	memp_tab_SYS_TIMEOUT
 700              		.section	.rodata.memp_TCP_PCB,"a"
 701              		.align	2
 704              	memp_TCP_PCB:
 705 0000 9800     		.short	152
 706 0002 0500     		.short	5
 707 0004 00000000 		.word	memp_memory_TCP_PCB_base
 708 0008 00000000 		.word	memp_tab_TCP_PCB
 709              		.section	.rodata.memp_TCP_PCB_LISTEN,"a"
 710              		.align	2
 713              	memp_TCP_PCB_LISTEN:
 714 0000 1C00     		.short	28
 715 0002 0800     		.short	8
 716 0004 00000000 		.word	memp_memory_TCP_PCB_LISTEN_base
 717 0008 00000000 		.word	memp_tab_TCP_PCB_LISTEN
 718              		.section	.rodata.memp_TCP_SEG,"a"
 719              		.align	2
 722              	memp_TCP_SEG:
 723 0000 1000     		.short	16
 724 0002 1000     		.short	16
 725 0004 00000000 		.word	memp_memory_TCP_SEG_base
 726 0008 00000000 		.word	memp_tab_TCP_SEG
 727              		.section	.rodata.memp_UDP_PCB,"a"
 728              		.align	2
 731              	memp_UDP_PCB:
 732 0000 2000     		.short	32
 733 0002 0400     		.short	4
 734 0004 00000000 		.word	memp_memory_UDP_PCB_base
 735 0008 00000000 		.word	memp_tab_UDP_PCB
 736              		.section	.rodata.memp_pools,"a"
 737              		.align	2
 738              		.set	.LANCHOR0,. + 0
 741              	memp_pools:
 742 0000 00000000 		.word	memp_UDP_PCB
 743 0004 00000000 		.word	memp_TCP_PCB
 744 0008 00000000 		.word	memp_TCP_PCB_LISTEN
 745 000c 00000000 		.word	memp_TCP_SEG
 746 0010 00000000 		.word	memp_REASSDATA
 747 0014 00000000 		.word	memp_FRAG_PBUF
 748 0018 00000000 		.word	memp_SYS_TIMEOUT
 749 001c 00000000 		.word	memp_PBUF
ARM GAS  /tmp/ccVQarjK.s 			page 24


 750 0020 00000000 		.word	memp_PBUF_POOL
 751              		.text
 752              	.Letext0:
 753              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 754              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 755              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 756              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 757              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 758              		.file 7 "/opt/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 759              		.file 8 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_types.h"
 760              		.file 9 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/reent.h"
 761              		.file 10 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/lock.h"
 762              		.file 11 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/stdlib.h"
 763              		.file 12 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/time.h"
 764              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 765              		.file 14 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 766              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 767              		.file 16 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 768              		.file 17 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 769              		.file 18 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 770              		.file 19 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 771              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 772              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ip4.h"
 773              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/ip.h"
 774              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/udp.h"
 775              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/tcp.h"
 776              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/tcp_priv.h"
 777              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/tcp.h"
 778              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 779              		.file 28 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_std.h"
 780              		.file 29 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/stdio.h"
ARM GAS  /tmp/ccVQarjK.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 memp.c
     /tmp/ccVQarjK.s:16     .rodata.do_memp_malloc_pool.str1.4:0000000000000000 $d
     /tmp/ccVQarjK.s:26     .text.do_memp_malloc_pool:0000000000000000 $t
     /tmp/ccVQarjK.s:33     .text.do_memp_malloc_pool:0000000000000000 do_memp_malloc_pool
     /tmp/ccVQarjK.s:94     .text.do_memp_malloc_pool:0000000000000028 $d
     /tmp/ccVQarjK.s:101    .rodata.do_memp_free_pool.str1.4:0000000000000000 $d
     /tmp/ccVQarjK.s:105    .text.do_memp_free_pool:0000000000000000 $t
     /tmp/ccVQarjK.s:111    .text.do_memp_free_pool:0000000000000000 do_memp_free_pool
     /tmp/ccVQarjK.s:173    .text.do_memp_free_pool:0000000000000028 $d
     /tmp/ccVQarjK.s:180    .text.memp_init_pool:0000000000000000 $t
     /tmp/ccVQarjK.s:187    .text.memp_init_pool:0000000000000000 memp_init_pool
     /tmp/ccVQarjK.s:247    .text.memp_init:0000000000000000 $t
     /tmp/ccVQarjK.s:254    .text.memp_init:0000000000000000 memp_init
     /tmp/ccVQarjK.s:298    .text.memp_init:000000000000001c $d
     /tmp/ccVQarjK.s:303    .rodata.memp_malloc_pool.str1.4:0000000000000000 $d
     /tmp/ccVQarjK.s:307    .text.memp_malloc_pool:0000000000000000 $t
     /tmp/ccVQarjK.s:314    .text.memp_malloc_pool:0000000000000000 memp_malloc_pool
     /tmp/ccVQarjK.s:366    .text.memp_malloc_pool:0000000000000024 $d
     /tmp/ccVQarjK.s:373    .rodata.memp_malloc.str1.4:0000000000000000 $d
     /tmp/ccVQarjK.s:377    .text.memp_malloc:0000000000000000 $t
     /tmp/ccVQarjK.s:384    .text.memp_malloc:0000000000000000 memp_malloc
     /tmp/ccVQarjK.s:435    .text.memp_malloc:0000000000000024 $d
     /tmp/ccVQarjK.s:443    .text.memp_free_pool:0000000000000000 $t
     /tmp/ccVQarjK.s:450    .text.memp_free_pool:0000000000000000 memp_free_pool
     /tmp/ccVQarjK.s:505    .text.memp_free_pool:0000000000000028 $d
     /tmp/ccVQarjK.s:512    .rodata.memp_free.str1.4:0000000000000000 $d
     /tmp/ccVQarjK.s:516    .text.memp_free:0000000000000000 $t
     /tmp/ccVQarjK.s:523    .text.memp_free:0000000000000000 memp_free
     /tmp/ccVQarjK.s:575    .text.memp_free:0000000000000024 $d
     /tmp/ccVQarjK.s:741    .rodata.memp_pools:0000000000000000 memp_pools
     /tmp/ccVQarjK.s:677    .rodata.memp_PBUF_POOL:0000000000000000 memp_PBUF_POOL
                            *COM*:0000000000002603 memp_memory_PBUF_POOL_base
     /tmp/ccVQarjK.s:668    .rodata.memp_PBUF:0000000000000000 memp_PBUF
                            *COM*:0000000000000103 memp_memory_PBUF_base
     /tmp/ccVQarjK.s:695    .rodata.memp_SYS_TIMEOUT:0000000000000000 memp_SYS_TIMEOUT
                            *COM*:0000000000000033 memp_memory_SYS_TIMEOUT_base
     /tmp/ccVQarjK.s:659    .rodata.memp_FRAG_PBUF:0000000000000000 memp_FRAG_PBUF
                            *COM*:000000000000016b memp_memory_FRAG_PBUF_base
     /tmp/ccVQarjK.s:686    .rodata.memp_REASSDATA:0000000000000000 memp_REASSDATA
                            *COM*:00000000000000a3 memp_memory_REASSDATA_base
     /tmp/ccVQarjK.s:722    .rodata.memp_TCP_SEG:0000000000000000 memp_TCP_SEG
                            *COM*:0000000000000103 memp_memory_TCP_SEG_base
     /tmp/ccVQarjK.s:713    .rodata.memp_TCP_PCB_LISTEN:0000000000000000 memp_TCP_PCB_LISTEN
                            *COM*:00000000000000e3 memp_memory_TCP_PCB_LISTEN_base
     /tmp/ccVQarjK.s:704    .rodata.memp_TCP_PCB:0000000000000000 memp_TCP_PCB
                            *COM*:00000000000002fb memp_memory_TCP_PCB_base
     /tmp/ccVQarjK.s:731    .rodata.memp_UDP_PCB:0000000000000000 memp_UDP_PCB
                            *COM*:0000000000000083 memp_memory_UDP_PCB_base
     /tmp/ccVQarjK.s:602    .bss.memp_tab_FRAG_PBUF:0000000000000000 $d
     /tmp/ccVQarjK.s:605    .bss.memp_tab_FRAG_PBUF:0000000000000000 memp_tab_FRAG_PBUF
     /tmp/ccVQarjK.s:608    .bss.memp_tab_PBUF:0000000000000000 $d
     /tmp/ccVQarjK.s:611    .bss.memp_tab_PBUF:0000000000000000 memp_tab_PBUF
     /tmp/ccVQarjK.s:614    .bss.memp_tab_PBUF_POOL:0000000000000000 $d
     /tmp/ccVQarjK.s:617    .bss.memp_tab_PBUF_POOL:0000000000000000 memp_tab_PBUF_POOL
     /tmp/ccVQarjK.s:620    .bss.memp_tab_REASSDATA:0000000000000000 $d
     /tmp/ccVQarjK.s:623    .bss.memp_tab_REASSDATA:0000000000000000 memp_tab_REASSDATA
ARM GAS  /tmp/ccVQarjK.s 			page 26


     /tmp/ccVQarjK.s:626    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 $d
     /tmp/ccVQarjK.s:629    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 memp_tab_SYS_TIMEOUT
     /tmp/ccVQarjK.s:632    .bss.memp_tab_TCP_PCB:0000000000000000 $d
     /tmp/ccVQarjK.s:635    .bss.memp_tab_TCP_PCB:0000000000000000 memp_tab_TCP_PCB
     /tmp/ccVQarjK.s:638    .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/ccVQarjK.s:641    .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 memp_tab_TCP_PCB_LISTEN
     /tmp/ccVQarjK.s:644    .bss.memp_tab_TCP_SEG:0000000000000000 $d
     /tmp/ccVQarjK.s:647    .bss.memp_tab_TCP_SEG:0000000000000000 memp_tab_TCP_SEG
     /tmp/ccVQarjK.s:650    .bss.memp_tab_UDP_PCB:0000000000000000 $d
     /tmp/ccVQarjK.s:653    .bss.memp_tab_UDP_PCB:0000000000000000 memp_tab_UDP_PCB
     /tmp/ccVQarjK.s:656    .rodata.memp_FRAG_PBUF:0000000000000000 $d
     /tmp/ccVQarjK.s:665    .rodata.memp_PBUF:0000000000000000 $d
     /tmp/ccVQarjK.s:674    .rodata.memp_PBUF_POOL:0000000000000000 $d
     /tmp/ccVQarjK.s:683    .rodata.memp_REASSDATA:0000000000000000 $d
     /tmp/ccVQarjK.s:692    .rodata.memp_SYS_TIMEOUT:0000000000000000 $d
     /tmp/ccVQarjK.s:701    .rodata.memp_TCP_PCB:0000000000000000 $d
     /tmp/ccVQarjK.s:710    .rodata.memp_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/ccVQarjK.s:719    .rodata.memp_TCP_SEG:0000000000000000 $d
     /tmp/ccVQarjK.s:728    .rodata.memp_UDP_PCB:0000000000000000 $d
     /tmp/ccVQarjK.s:737    .rodata.memp_pools:0000000000000000 $d

UNDEFINED SYMBOLS
printf
