; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, i32 %13) local_unnamed_addr !dbg !7 {
  %15 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %16 = shl i32 %15, 8, !dbg !11
  %17 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %18 = shl i32 %17, 1, !dbg !12
  %19 = and i32 %18, 254, !dbg !12
  %20 = or disjoint i32 %16, %19, !dbg !13
  %.frozen = freeze i32 %20, !dbg !14
  %21 = sdiv i32 %.frozen, 32, !dbg !14
  %22 = srem i32 %21, 32, !dbg !15
  %23 = mul i32 %21, 32, !dbg !16
  %.decomposed = sub i32 %.frozen, %23, !dbg !16
  %24 = sdiv i32 %20, 1024, !dbg !17
  %25 = sext i32 %22 to i64, !dbg !18
  %26 = getelementptr i64, ptr addrspace(1) %1, i64 %25, !dbg !18
  %27 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !19
  %28 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !19
  %29 = sext i32 %.decomposed to i64, !dbg !20
  %30 = getelementptr i64, ptr addrspace(1) %2, i64 %29, !dbg !20
  %31 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !21
  %32 = extractvalue { i64, i64 } %31, 0, !dbg !21
  %33 = extractvalue { i64, i64 } %31, 1, !dbg !21
  %34 = getelementptr i64, ptr addrspace(1) %4, i64 %29, !dbg !22
  %35 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !23
  %36 = extractvalue { i64, i64 } %35, 0, !dbg !23
  %37 = extractvalue { i64, i64 } %35, 1, !dbg !23
  %38 = getelementptr float, ptr addrspace(1) %5, i64 %29, !dbg !24
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !25
  %40 = getelementptr i64, ptr addrspace(1) %6, i64 %25, !dbg !26
  %41 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !27
  %42 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !27
  %43 = getelementptr float, ptr addrspace(1) %7, i64 %25, !dbg !28
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 true) #3, !dbg !29
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 true) #3, !dbg !29
  %46 = sext i32 %20 to i64, !dbg !30
  %47 = getelementptr float, ptr addrspace(1) %8, i64 %46, !dbg !30
  %48 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %47, i1 true) #3, !dbg !31
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %9, i1 true) #3, !dbg !32
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %10, i1 true) #3, !dbg !33
  %51 = bitcast i32 %50 to float, !dbg !33
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %11, i1 true) #3, !dbg !34
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %12, i1 true) #3, !dbg !35
  %54 = lshr i64 %27, 59, !dbg !36
  %55 = and i64 %54, 16, !dbg !36
  %56 = add i64 %55, %27, !dbg !36
  %57 = lshr i64 %32, 59, !dbg !37
  %58 = and i64 %57, 16, !dbg !37
  %59 = lshr i64 %33, 59, !dbg !37
  %60 = and i64 %59, 16, !dbg !37
  %61 = shl i64 %56, 4, !dbg !38
  %62 = shl nsw i32 %24, 8, !dbg !39
  %63 = sext i32 %62 to i64, !dbg !40
  %64 = getelementptr float, ptr addrspace(1) %3, i64 %32, !dbg !41
  %65 = getelementptr float, ptr addrspace(1) %64, i64 %58, !dbg !41
  %66 = getelementptr float, ptr addrspace(1) %65, i64 %61, !dbg !41
  %67 = getelementptr float, ptr addrspace(1) %66, i64 %63, !dbg !41
  %68 = getelementptr float, ptr addrspace(1) %3, i64 %33, !dbg !41
  %69 = getelementptr float, ptr addrspace(1) %68, i64 %60, !dbg !41
  %70 = getelementptr float, ptr addrspace(1) %69, i64 %61, !dbg !41
  %71 = getelementptr float, ptr addrspace(1) %70, i64 %63, !dbg !41
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !42
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %71, i1 true) #3, !dbg !42
  %74 = lshr i64 %36, 59, !dbg !43
  %75 = and i64 %74, 16, !dbg !43
  %76 = lshr i64 %37, 59, !dbg !43
  %77 = and i64 %76, 16, !dbg !43
  %78 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !44
  %79 = getelementptr float, ptr addrspace(1) %78, i64 %75, !dbg !44
  %80 = getelementptr float, ptr addrspace(1) %79, i64 %61, !dbg !44
  %81 = getelementptr float, ptr addrspace(1) %80, i64 %63, !dbg !44
  %82 = getelementptr float, ptr addrspace(1) %3, i64 %37, !dbg !44
  %83 = getelementptr float, ptr addrspace(1) %82, i64 %77, !dbg !44
  %84 = getelementptr float, ptr addrspace(1) %83, i64 %61, !dbg !44
  %85 = getelementptr float, ptr addrspace(1) %84, i64 %63, !dbg !44
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 true) #3, !dbg !45
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %85, i1 true) #3, !dbg !45
  %88 = lshr i64 %41, 59, !dbg !46
  %89 = and i64 %88, 16, !dbg !46
  %90 = add i64 %89, %41, !dbg !46
  %91 = shl i64 %90, 4, !dbg !47
  %92 = getelementptr float, ptr addrspace(1) %65, i64 %91, !dbg !48
  %93 = getelementptr float, ptr addrspace(1) %92, i64 %63, !dbg !48
  %94 = getelementptr float, ptr addrspace(1) %69, i64 %91, !dbg !48
  %95 = getelementptr float, ptr addrspace(1) %94, i64 %63, !dbg !48
  %96 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %93, i1 true) #3, !dbg !49
  %97 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %95, i1 true) #3, !dbg !49
  %98 = getelementptr float, ptr addrspace(1) %79, i64 %91, !dbg !50
  %99 = getelementptr float, ptr addrspace(1) %98, i64 %63, !dbg !50
  %100 = getelementptr float, ptr addrspace(1) %83, i64 %91, !dbg !50
  %101 = getelementptr float, ptr addrspace(1) %100, i64 %63, !dbg !50
  %102 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %99, i1 true) #3, !dbg !51
  %103 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %101, i1 true) #3, !dbg !51
  %104 = fadd float %51, 0x3EE4F8B580000000, !dbg !52
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !53
  %.not.i = icmp eq i32 %105, 0, !dbg !53
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !53
  %.not1.i = icmp eq i32 %106, 0, !dbg !53
  br i1 %.not.i, label %112, label %107, !dbg !53

107:                                              ; preds = %14
  br i1 %.not1.i, label %110, label %108, !dbg !53

108:                                              ; preds = %107
  %109 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %104) #3, !dbg !53
  br label %__nv_sqrtf.exit, !dbg !53

110:                                              ; preds = %107
  %111 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %104) #3, !dbg !53
  br label %__nv_sqrtf.exit, !dbg !53

112:                                              ; preds = %14
  br i1 %.not1.i, label %115, label %113, !dbg !53

113:                                              ; preds = %112
  %114 = tail call float @llvm.nvvm.sqrt.rn.f(float %104) #3, !dbg !53
  br label %__nv_sqrtf.exit, !dbg !53

115:                                              ; preds = %112
  %116 = tail call float @llvm.nvvm.sqrt.approx.f(float %104) #3, !dbg !53
  br label %__nv_sqrtf.exit, !dbg !53

__nv_sqrtf.exit:                                  ; preds = %108, %110, %113, %115
  %.0.i = phi float [ %109, %108 ], [ %111, %110 ], [ %114, %113 ], [ %116, %115 ], !dbg !53
  %117 = extractvalue { i32, i32 } %48, 1, !dbg !31
  %118 = bitcast i32 %117 to float, !dbg !31
  %119 = bitcast i32 %49 to float, !dbg !32
  %120 = fsub float %118, %119, !dbg !54
  %121 = extractvalue { i32, i32 } %48, 0, !dbg !31
  %122 = bitcast i32 %121 to float, !dbg !31
  %123 = fsub float %122, %119, !dbg !54
  %124 = insertelement <2 x i32> poison, i32 %103, i64 0, !dbg !51
  %125 = insertelement <2 x i32> %124, i32 %87, i64 1, !dbg !51
  %126 = bitcast <2 x i32> %125 to <2 x float>, !dbg !51
  %127 = insertelement <2 x i32> poison, i32 %97, i64 0, !dbg !49
  %128 = insertelement <2 x i32> %127, i32 %73, i64 1, !dbg !49
  %129 = bitcast <2 x i32> %128 to <2 x float>, !dbg !49
  %130 = extractvalue { i32, i32 } %39, 1, !dbg !25
  %131 = fsub <2 x float> %126, %129, !dbg !55
  %132 = insertelement <2 x i32> poison, i32 %130, i64 0, !dbg !56
  %133 = bitcast <2 x i32> %132 to <2 x float>, !dbg !56
  %134 = shufflevector <2 x float> %133, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !56
  %135 = fmul <2 x float> %131, %134, !dbg !56
  %136 = fadd <2 x float> %135, %129, !dbg !57
  %137 = extractelement <2 x float> %136, i64 0, !dbg !58
  %138 = extractelement <2 x float> %136, i64 1, !dbg !59
  %139 = fsub float %137, %138, !dbg !58
  %140 = bitcast i32 %45 to float, !dbg !29
  %141 = fmul float %139, %140, !dbg !60
  %142 = fadd float %138, %141, !dbg !59
  %143 = insertelement <2 x i32> poison, i32 %102, i64 0, !dbg !51
  %144 = insertelement <2 x i32> %143, i32 %86, i64 1, !dbg !51
  %145 = bitcast <2 x i32> %144 to <2 x float>, !dbg !51
  %146 = insertelement <2 x i32> poison, i32 %96, i64 0, !dbg !49
  %147 = insertelement <2 x i32> %146, i32 %72, i64 1, !dbg !49
  %148 = bitcast <2 x i32> %147 to <2 x float>, !dbg !49
  %149 = extractvalue { i32, i32 } %39, 0, !dbg !25
  %150 = fsub <2 x float> %145, %148, !dbg !55
  %151 = insertelement <2 x i32> poison, i32 %149, i64 0, !dbg !56
  %152 = bitcast <2 x i32> %151 to <2 x float>, !dbg !56
  %153 = shufflevector <2 x float> %152, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !56
  %154 = fmul <2 x float> %150, %153, !dbg !56
  %155 = fadd <2 x float> %154, %148, !dbg !57
  %156 = extractelement <2 x float> %155, i64 0, !dbg !58
  %157 = extractelement <2 x float> %155, i64 1, !dbg !59
  %158 = fsub float %156, %157, !dbg !58
  %159 = bitcast i32 %44 to float, !dbg !29
  %160 = fmul float %158, %159, !dbg !60
  %161 = fadd float %157, %160, !dbg !59
  %162 = bitcast i32 %53 to float, !dbg !35
  %163 = bitcast i32 %52 to float, !dbg !34
  %164 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !61
  %165 = fmul float %123, %164, !dbg !62
  %166 = fmul float %120, %164, !dbg !62
  %167 = fmul float %165, %163, !dbg !63
  %168 = fmul float %166, %163, !dbg !63
  %169 = fadd float %167, %162, !dbg !64
  %170 = fadd float %168, %162, !dbg !64
  %171 = fcmp olt float %169, 0.000000e+00, !dbg !65
  %172 = fcmp olt float %170, 0.000000e+00, !dbg !65
  %173 = select i1 %171, float 0.000000e+00, float %169, !dbg !69
  %174 = select i1 %172, float 0.000000e+00, float %170, !dbg !69
  %175 = fadd float %161, %173, !dbg !70
  %176 = fadd float %142, %174, !dbg !70
  %177 = getelementptr float, ptr addrspace(1) %0, i64 %46, !dbg !71
  %178 = bitcast float %175 to i32, !dbg !72
  %179 = bitcast float %176 to i32, !dbg !72
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %178, i32 %179, ptr addrspace(1) %177, i1 true) #3, !dbg !72
  ret void, !dbg !73
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmhttt4f5rwzo7csehw76jozfi2z3viemduelasyoztipxtcz5mq.py", directory: "inductor_cache/mh")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_17, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_17, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_17", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 27, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 30, scope: !7)
!19 = !DILocation(line: 28, column: 35, scope: !7)
!20 = !DILocation(line: 29, column: 30, scope: !7)
!21 = !DILocation(line: 29, column: 35, scope: !7)
!22 = !DILocation(line: 30, column: 31, scope: !7)
!23 = !DILocation(line: 30, column: 36, scope: !7)
!24 = !DILocation(line: 31, column: 31, scope: !7)
!25 = !DILocation(line: 31, column: 36, scope: !7)
!26 = !DILocation(line: 32, column: 31, scope: !7)
!27 = !DILocation(line: 32, column: 36, scope: !7)
!28 = !DILocation(line: 33, column: 31, scope: !7)
!29 = !DILocation(line: 33, column: 36, scope: !7)
!30 = !DILocation(line: 34, column: 31, scope: !7)
!31 = !DILocation(line: 34, column: 36, scope: !7)
!32 = !DILocation(line: 35, column: 20, scope: !7)
!33 = !DILocation(line: 37, column: 20, scope: !7)
!34 = !DILocation(line: 39, column: 20, scope: !7)
!35 = !DILocation(line: 41, column: 20, scope: !7)
!36 = !DILocation(line: 46, column: 32, scope: !7)
!37 = !DILocation(line: 49, column: 32, scope: !7)
!38 = !DILocation(line: 50, column: 40, scope: !7)
!39 = !DILocation(line: 50, column: 51, scope: !7)
!40 = !DILocation(line: 50, column: 47, scope: !7)
!41 = !DILocation(line: 50, column: 30, scope: !7)
!42 = !DILocation(line: 50, column: 56, scope: !7)
!43 = !DILocation(line: 53, column: 35, scope: !7)
!44 = !DILocation(line: 54, column: 31, scope: !7)
!45 = !DILocation(line: 54, column: 58, scope: !7)
!46 = !DILocation(line: 60, column: 35, scope: !7)
!47 = !DILocation(line: 61, column: 41, scope: !7)
!48 = !DILocation(line: 61, column: 31, scope: !7)
!49 = !DILocation(line: 61, column: 58, scope: !7)
!50 = !DILocation(line: 62, column: 31, scope: !7)
!51 = !DILocation(line: 62, column: 59, scope: !7)
!52 = !DILocation(line: 71, column: 20, scope: !7)
!53 = !DILocation(line: 72, column: 27, scope: !7)
!54 = !DILocation(line: 69, column: 20, scope: !7)
!55 = !DILocation(line: 63, column: 20, scope: !7)
!56 = !DILocation(line: 64, column: 20, scope: !7)
!57 = !DILocation(line: 65, column: 20, scope: !7)
!58 = !DILocation(line: 66, column: 20, scope: !7)
!59 = !DILocation(line: 68, column: 20, scope: !7)
!60 = !DILocation(line: 67, column: 20, scope: !7)
!61 = !DILocation(line: 74, column: 20, scope: !7)
!62 = !DILocation(line: 77, column: 20, scope: !7)
!63 = !DILocation(line: 78, column: 20, scope: !7)
!64 = !DILocation(line: 79, column: 20, scope: !7)
!65 = !DILocation(line: 118, column: 15, scope: !66, inlinedAt: !68)
!66 = distinct !DILexicalBlockFile(scope: !7, file: !67, discriminator: 0)
!67 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!68 = !DILocation(line: 81, column: 42, scope: !7)
!69 = !DILocation(line: 121, column: 29, scope: !66, inlinedAt: !68)
!70 = !DILocation(line: 82, column: 20, scope: !7)
!71 = !DILocation(line: 83, column: 28, scope: !7)
!72 = !DILocation(line: 83, column: 40, scope: !7)
!73 = !DILocation(line: 83, column: 4, scope: !7)
