08:11:02 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
08:11:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
08:11:03 INFO  : Registering command handlers for Vitis TCF services
08:11:03 INFO  : Platform repository initialization has completed.
08:11:05 INFO  : XSCT server has started successfully.
08:11:05 INFO  : plnx-install-location is set to ''
08:11:05 INFO  : Successfully done setting XSCT server connection channel  
08:11:05 INFO  : Successfully done query RDI_DATADIR 
08:11:05 INFO  : Successfully done setting workspace for the tool. 
08:12:31 INFO  : Result from executing command 'getProjects': Zybo_System
08:12:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
08:12:31 WARN  : An unexpected exception occurred in the module 'platform project logging'
08:12:32 INFO  : Platform 'Zybo_System' is added to custom repositories.
08:12:41 INFO  : Platform 'Zybo_System' is added to custom repositories.
08:13:37 INFO  : Result from executing command 'getProjects': Zybo_System
08:13:37 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
08:14:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
08:14:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
08:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
08:15:07 INFO  : 'jtag frequency' command is executed.
08:15:07 INFO  : Context for 'APU' is selected.
08:15:07 INFO  : System reset is completed.
08:15:10 INFO  : 'after 3000' command is executed.
08:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
08:15:13 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
08:15:13 INFO  : Context for 'APU' is selected.
08:15:13 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
08:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:13 INFO  : Context for 'APU' is selected.
08:15:13 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
08:15:20 INFO  : 'ps7_init' command is executed.
08:15:20 INFO  : 'ps7_post_config' command is executed.
08:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:37 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:38 INFO  : 'con' command is executed.
08:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:15:38 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
08:24:02 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
08:25:05 INFO  : Result from executing command 'getProjects': Zybo_System
08:25:05 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
08:26:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
08:26:48 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
08:26:48 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
08:26:48 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
08:26:48 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
08:26:53 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
08:27:20 INFO  : Disconnected from the channel tcfchan#3.
08:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:27:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
08:27:21 INFO  : 'jtag frequency' command is executed.
08:27:21 INFO  : Context for 'APU' is selected.
08:27:21 INFO  : System reset is completed.
08:27:24 INFO  : 'after 3000' command is executed.
08:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
08:27:27 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
08:27:27 INFO  : Context for 'APU' is selected.
08:27:28 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
08:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
08:27:28 INFO  : Context for 'APU' is selected.
08:27:28 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
08:27:34 INFO  : 'ps7_init' command is executed.
08:27:34 INFO  : 'ps7_post_config' command is executed.
08:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:27:50 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:27:51 INFO  : 'con' command is executed.
08:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:27:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_1_standalone.tcl'
08:44:39 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
08:44:45 INFO  : Result from executing command 'getProjects': Zybo_System
08:44:45 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
08:46:59 INFO  : Disconnected from the channel tcfchan#6.
08:47:00 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
08:47:00 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
08:47:00 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
08:47:00 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
08:47:05 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
08:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
08:47:06 INFO  : 'jtag frequency' command is executed.
08:47:06 INFO  : Context for 'APU' is selected.
08:47:06 INFO  : System reset is completed.
08:47:09 INFO  : 'after 3000' command is executed.
08:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
08:47:12 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
08:47:12 INFO  : Context for 'APU' is selected.
08:47:12 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
08:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:12 INFO  : Context for 'APU' is selected.
08:47:12 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
08:47:18 INFO  : 'ps7_init' command is executed.
08:47:18 INFO  : 'ps7_post_config' command is executed.
08:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:35 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:36 INFO  : 'con' command is executed.
08:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:47:36 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_2_standalone.tcl'
08:58:41 INFO  : Disconnected from the channel tcfchan#8.
08:58:56 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
08:58:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
08:58:57 INFO  : Platform repository initialization has completed.
08:58:57 INFO  : Registering command handlers for Vitis TCF services
08:58:58 INFO  : XSCT server has started successfully.
08:58:58 INFO  : plnx-install-location is set to ''
08:58:58 INFO  : Successfully done setting XSCT server connection channel  
08:58:58 INFO  : Successfully done query RDI_DATADIR 
08:58:58 INFO  : Successfully done setting workspace for the tool. 
09:05:52 INFO  : Saving repository preferences.
09:05:52 INFO  : Reading in cores from global repositories: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
09:05:52 INFO  : Cleaning BSP projects in the workspace.
09:08:05 INFO  : Saving repository preferences.
09:08:05 INFO  : Reading in cores from local repositories: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
09:08:05 INFO  : Cleaning BSP projects in the workspace.
09:15:38 INFO  : Saving repository preferences.
09:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:33:35 INFO  : 'jtag frequency' command is executed.
09:33:35 INFO  : Context for 'APU' is selected.
09:33:35 INFO  : System reset is completed.
09:33:38 INFO  : 'after 3000' command is executed.
09:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:33:41 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:33:42 INFO  : Context for 'APU' is selected.
09:33:42 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:42 INFO  : Context for 'APU' is selected.
09:33:42 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:33:48 INFO  : 'ps7_init' command is executed.
09:33:48 INFO  : 'ps7_post_config' command is executed.
09:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:04 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:05 INFO  : 'con' command is executed.
09:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:34:05 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:36:12 INFO  : Disconnected from the channel tcfchan#1.
09:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:36:12 INFO  : 'jtag frequency' command is executed.
09:36:12 INFO  : Context for 'APU' is selected.
09:36:12 INFO  : System reset is completed.
09:36:15 INFO  : 'after 3000' command is executed.
09:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:36:19 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:36:19 INFO  : Context for 'APU' is selected.
09:36:22 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:22 INFO  : Context for 'APU' is selected.
09:36:22 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:36:27 INFO  : 'ps7_init' command is executed.
09:36:27 INFO  : 'ps7_post_config' command is executed.
09:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:43 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:44 INFO  : 'con' command is executed.
09:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:44 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:37:51 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:38:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:39:06 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:39:19 INFO  : Disconnected from the channel tcfchan#2.
09:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:39:19 INFO  : 'jtag frequency' command is executed.
09:39:19 INFO  : Context for 'APU' is selected.
09:39:19 INFO  : System reset is completed.
09:39:22 INFO  : 'after 3000' command is executed.
09:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:39:26 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:39:26 INFO  : Context for 'APU' is selected.
09:39:29 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:29 INFO  : Context for 'APU' is selected.
09:39:29 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:39:35 INFO  : 'ps7_init' command is executed.
09:39:35 INFO  : 'ps7_post_config' command is executed.
09:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:51 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:51 INFO  : 'con' command is executed.
09:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:39:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:40:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:40:59 INFO  : Disconnected from the channel tcfchan#3.
09:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:40:59 INFO  : 'jtag frequency' command is executed.
09:40:59 INFO  : Context for 'APU' is selected.
09:41:00 INFO  : System reset is completed.
09:41:03 INFO  : 'after 3000' command is executed.
09:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:41:06 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:41:06 INFO  : Context for 'APU' is selected.
09:41:09 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:09 INFO  : Context for 'APU' is selected.
09:41:09 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:41:15 INFO  : 'ps7_init' command is executed.
09:41:15 INFO  : 'ps7_post_config' command is executed.
09:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:31 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:32 INFO  : 'con' command is executed.
09:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:41:32 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:44:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:44:46 INFO  : Disconnected from the channel tcfchan#4.
09:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:44:47 INFO  : 'jtag frequency' command is executed.
09:44:47 INFO  : Context for 'APU' is selected.
09:44:47 INFO  : System reset is completed.
09:44:50 INFO  : 'after 3000' command is executed.
09:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:44:53 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:44:53 INFO  : Context for 'APU' is selected.
09:44:57 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:57 INFO  : Context for 'APU' is selected.
09:44:57 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:45:03 INFO  : 'ps7_init' command is executed.
09:45:03 INFO  : 'ps7_post_config' command is executed.
09:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:19 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:20 INFO  : 'con' command is executed.
09:45:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:20 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:45:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:45:21 INFO  : 'jtag frequency' command is executed.
09:45:21 INFO  : Context for 'APU' is selected.
09:45:21 INFO  : System reset is completed.
09:45:24 INFO  : 'after 3000' command is executed.
09:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:45:27 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:45:27 INFO  : Context for 'APU' is selected.
09:45:27 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:27 INFO  : Context for 'APU' is selected.
09:45:27 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:45:33 INFO  : 'ps7_init' command is executed.
09:45:33 INFO  : 'ps7_post_config' command is executed.
09:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:49 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:50 INFO  : 'con' command is executed.
09:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:50 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:47:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:48:04 INFO  : Disconnected from the channel tcfchan#5.
09:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:48:04 INFO  : 'jtag frequency' command is executed.
09:48:04 INFO  : Context for 'APU' is selected.
09:48:04 INFO  : System reset is completed.
09:48:07 INFO  : 'after 3000' command is executed.
09:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:48:10 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:48:10 INFO  : Context for 'APU' is selected.
09:48:14 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:48:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:14 INFO  : Context for 'APU' is selected.
09:48:14 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:48:20 INFO  : 'ps7_init' command is executed.
09:48:20 INFO  : 'ps7_post_config' command is executed.
09:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:37 INFO  : 'con' command is executed.
09:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:48:37 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:50:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:50:18 INFO  : Disconnected from the channel tcfchan#6.
09:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:50:18 INFO  : 'jtag frequency' command is executed.
09:50:18 INFO  : Context for 'APU' is selected.
09:50:19 INFO  : System reset is completed.
09:50:22 INFO  : 'after 3000' command is executed.
09:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:50:25 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:50:25 INFO  : Context for 'APU' is selected.
09:50:28 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:50:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:28 INFO  : Context for 'APU' is selected.
09:50:28 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:50:35 INFO  : 'ps7_init' command is executed.
09:50:35 INFO  : 'ps7_post_config' command is executed.
09:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:50 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:51 INFO  : 'con' command is executed.
09:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:50:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:55:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:56:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:56:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa is already opened

09:56:29 INFO  : Disconnected from the channel tcfchan#7.
09:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:56:30 INFO  : 'jtag frequency' command is executed.
09:56:30 INFO  : Context for 'APU' is selected.
09:56:30 INFO  : System reset is completed.
09:56:33 INFO  : 'after 3000' command is executed.
09:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:56:36 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:56:36 INFO  : Context for 'APU' is selected.
09:56:40 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:40 INFO  : Context for 'APU' is selected.
09:56:40 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:56:46 INFO  : 'ps7_init' command is executed.
09:56:46 INFO  : 'ps7_post_config' command is executed.
09:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:02 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:03 INFO  : 'con' command is executed.
09:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:03 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
09:58:06 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
09:58:14 INFO  : Disconnected from the channel tcfchan#9.
09:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
09:58:16 INFO  : 'jtag frequency' command is executed.
09:58:16 INFO  : Context for 'APU' is selected.
09:58:16 INFO  : System reset is completed.
09:58:19 INFO  : 'after 3000' command is executed.
09:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
09:58:22 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
09:58:22 INFO  : Context for 'APU' is selected.
09:58:25 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
09:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:25 INFO  : Context for 'APU' is selected.
09:58:25 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
09:58:31 INFO  : 'ps7_init' command is executed.
09:58:31 INFO  : 'ps7_post_config' command is executed.
09:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:47 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:48 INFO  : 'con' command is executed.
09:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:48 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_1_standalone.tcl'
10:00:47 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:00:55 INFO  : 'jtag frequency' command is executed.
10:00:55 INFO  : Context for 'APU' is selected.
10:00:55 INFO  : System reset is completed.
10:00:58 INFO  : 'after 3000' command is executed.
10:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:01:01 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:01:01 INFO  : Context for 'APU' is selected.
10:01:01 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:01 INFO  : Context for 'APU' is selected.
10:01:01 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:01:08 INFO  : 'ps7_init' command is executed.
10:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:08 INFO  : 'ps7_post_config' command is executed.
10:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:24 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:25 INFO  : 'con' command is executed.
10:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:25 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:01:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:01:25 INFO  : 'jtag frequency' command is executed.
10:01:25 INFO  : Context for 'APU' is selected.
10:01:25 INFO  : System reset is completed.
10:01:28 INFO  : 'after 3000' command is executed.
10:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:01:31 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:01:31 INFO  : Context for 'APU' is selected.
10:01:31 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:31 INFO  : Context for 'APU' is selected.
10:01:31 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:01:37 INFO  : 'ps7_init' command is executed.
10:01:37 INFO  : 'ps7_post_config' command is executed.
10:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:54 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:54 INFO  : 'con' command is executed.
10:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:54 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:03:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:03:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa is already opened

10:03:51 INFO  : Disconnected from the channel tcfchan#10.
10:03:54 WARN  : channel "tcfchan#10" closed
10:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:03:55 INFO  : 'jtag frequency' command is executed.
10:03:55 INFO  : Context for 'APU' is selected.
10:03:56 INFO  : System reset is completed.
10:03:59 INFO  : 'after 3000' command is executed.
10:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:04:02 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:04:02 INFO  : Context for 'APU' is selected.
10:04:05 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:05 INFO  : Context for 'APU' is selected.
10:04:05 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:04:11 INFO  : 'ps7_init' command is executed.
10:04:11 INFO  : 'ps7_post_config' command is executed.
10:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:27 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:28 INFO  : 'con' command is executed.
10:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:04:28 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:06:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:06:21 INFO  : Disconnected from the channel tcfchan#12.
10:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:06:21 INFO  : 'jtag frequency' command is executed.
10:06:21 INFO  : Context for 'APU' is selected.
10:06:22 INFO  : System reset is completed.
10:06:25 INFO  : 'after 3000' command is executed.
10:06:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:06:28 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:06:28 INFO  : Context for 'APU' is selected.
10:06:31 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:31 INFO  : Context for 'APU' is selected.
10:06:31 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:06:37 INFO  : 'ps7_init' command is executed.
10:06:37 INFO  : 'ps7_post_config' command is executed.
10:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:54 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:55 INFO  : 'con' command is executed.
10:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:55 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:11:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:11:05 INFO  : Disconnected from the channel tcfchan#13.
10:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:11:05 INFO  : 'jtag frequency' command is executed.
10:11:05 INFO  : Context for 'APU' is selected.
10:11:06 INFO  : System reset is completed.
10:11:09 INFO  : 'after 3000' command is executed.
10:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:11:12 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:11:12 INFO  : Context for 'APU' is selected.
10:11:15 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:15 INFO  : Context for 'APU' is selected.
10:11:15 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:11:21 INFO  : 'ps7_init' command is executed.
10:11:21 INFO  : 'ps7_post_config' command is executed.
10:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:38 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:38 INFO  : 'con' command is executed.
10:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:38 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:22:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:22:06 INFO  : Disconnected from the channel tcfchan#14.
10:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:22:06 INFO  : 'jtag frequency' command is executed.
10:22:06 INFO  : Context for 'APU' is selected.
10:22:06 INFO  : System reset is completed.
10:22:09 INFO  : 'after 3000' command is executed.
10:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:22:13 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:22:13 INFO  : Context for 'APU' is selected.
10:22:16 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:16 INFO  : Context for 'APU' is selected.
10:22:16 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:22:22 INFO  : 'ps7_init' command is executed.
10:22:22 INFO  : 'ps7_post_config' command is executed.
10:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:38 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:39 INFO  : 'con' command is executed.
10:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:39 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:24:20 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:24:22 INFO  : Disconnected from the channel tcfchan#15.
10:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:24:23 INFO  : 'jtag frequency' command is executed.
10:24:23 INFO  : Context for 'APU' is selected.
10:24:23 INFO  : System reset is completed.
10:24:26 INFO  : 'after 3000' command is executed.
10:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:24:29 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:24:29 INFO  : Context for 'APU' is selected.
10:24:33 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:33 INFO  : Context for 'APU' is selected.
10:24:33 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:24:38 INFO  : 'ps7_init' command is executed.
10:24:39 INFO  : 'ps7_post_config' command is executed.
10:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:54 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:55 INFO  : 'con' command is executed.
10:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:24:55 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:53:46 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
10:53:52 INFO  : Result from executing command 'getProjects': Zybo_System
10:53:52 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
10:54:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:54:06 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:54:06 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
10:54:06 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
10:54:06 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:54:10 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
10:54:58 INFO  : Disconnected from the channel tcfchan#16.
10:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:54:58 INFO  : 'jtag frequency' command is executed.
10:54:58 INFO  : Context for 'APU' is selected.
10:54:58 INFO  : System reset is completed.
10:55:01 INFO  : 'after 3000' command is executed.
10:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:55:04 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:55:04 INFO  : Context for 'APU' is selected.
10:55:05 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:05 INFO  : Context for 'APU' is selected.
10:55:05 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:55:10 INFO  : 'ps7_init' command is executed.
10:55:10 INFO  : 'ps7_post_config' command is executed.
10:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:26 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:27 INFO  : 'con' command is executed.
10:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:27 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
10:55:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
10:55:59 INFO  : Disconnected from the channel tcfchan#19.
10:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
10:55:59 INFO  : 'jtag frequency' command is executed.
10:55:59 INFO  : Context for 'APU' is selected.
10:55:59 INFO  : System reset is completed.
10:56:02 INFO  : 'after 3000' command is executed.
10:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
10:56:05 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
10:56:05 INFO  : Context for 'APU' is selected.
10:56:05 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
10:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:05 INFO  : Context for 'APU' is selected.
10:56:05 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
10:56:11 INFO  : 'ps7_init' command is executed.
10:56:11 INFO  : 'ps7_post_config' command is executed.
10:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:27 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:28 INFO  : 'con' command is executed.
10:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:28 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
11:00:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
11:00:05 INFO  : Disconnected from the channel tcfchan#20.
11:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
11:00:05 INFO  : 'jtag frequency' command is executed.
11:00:05 INFO  : Context for 'APU' is selected.
11:00:05 INFO  : System reset is completed.
11:00:08 INFO  : 'after 3000' command is executed.
11:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
11:00:11 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
11:00:11 INFO  : Context for 'APU' is selected.
11:00:11 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
11:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:11 INFO  : Context for 'APU' is selected.
11:00:11 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
11:00:17 INFO  : 'ps7_init' command is executed.
11:00:17 INFO  : 'ps7_post_config' command is executed.
11:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:33 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:34 INFO  : 'con' command is executed.
11:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:00:34 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
11:09:08 INFO  : Disconnected from the channel tcfchan#21.
02:12:37 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
02:12:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
02:12:38 INFO  : Registering command handlers for Vitis TCF services
02:12:39 INFO  : Platform repository initialization has completed.
02:12:39 INFO  : XSCT server has started successfully.
02:12:39 INFO  : Successfully done setting XSCT server connection channel  
02:12:39 INFO  : plnx-install-location is set to ''
02:12:39 INFO  : Successfully done setting workspace for the tool. 
02:12:39 INFO  : Successfully done query RDI_DATADIR 
02:12:39 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
02:12:39 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
02:44:10 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
02:44:21 INFO  : Result from executing command 'getProjects': Zybo_System
02:44:21 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:44:35 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:44:35 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
02:44:35 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
02:44:35 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
02:44:40 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
02:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:44:40 INFO  : 'jtag frequency' command is executed.
02:44:40 INFO  : Context for 'APU' is selected.
02:44:41 INFO  : System reset is completed.
02:44:44 INFO  : 'after 3000' command is executed.
02:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:44:47 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
02:44:47 INFO  : Context for 'APU' is selected.
02:44:47 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
02:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:47 INFO  : Context for 'APU' is selected.
02:44:47 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
02:44:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:44:54 INFO  : 'ps7_init' command is executed.
02:44:54 INFO  : 'ps7_post_config' command is executed.
02:44:54 INFO  : Updating application flags with new BSP settings...
02:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:11 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:12 INFO  : 'con' command is executed.
02:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:45:12 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
02:45:12 INFO  : Successfully updated application flags for project Zybo_System_app.
02:45:13 INFO  : Disconnected from the channel tcfchan#2.
02:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:45:30 INFO  : 'jtag frequency' command is executed.
02:45:30 INFO  : Context for 'APU' is selected.
02:45:30 INFO  : System reset is completed.
02:45:34 INFO  : 'after 3000' command is executed.
02:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:45:37 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
02:45:37 INFO  : Context for 'APU' is selected.
02:45:37 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
02:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:37 INFO  : Context for 'APU' is selected.
02:45:37 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
02:45:43 INFO  : 'ps7_init' command is executed.
02:45:43 INFO  : 'ps7_post_config' command is executed.
02:45:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

02:45:43 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
02:45:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:46:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:46:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:46:18 INFO  : Disconnected from the channel tcfchan#3.
02:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:46:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:46:18 INFO  : 'jtag frequency' command is executed.
02:46:18 INFO  : Context for 'APU' is selected.
02:46:18 INFO  : System reset is completed.
02:46:21 INFO  : 'after 3000' command is executed.
02:46:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:46:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
02:46:24 INFO  : Context for 'APU' is selected.
02:46:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
02:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:46:24 INFO  : Context for 'APU' is selected.
02:46:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
02:46:31 INFO  : 'ps7_init' command is executed.
02:46:31 INFO  : 'ps7_post_config' command is executed.
02:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:48 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:49 INFO  : 'con' command is executed.
02:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:46:49 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
02:47:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:47:55 INFO  : Disconnected from the channel tcfchan#4.
02:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:47:55 INFO  : 'jtag frequency' command is executed.
02:47:55 INFO  : Context for 'APU' is selected.
02:47:55 INFO  : System reset is completed.
02:47:58 INFO  : 'after 3000' command is executed.
02:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:48:01 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
02:48:01 INFO  : Context for 'APU' is selected.
02:48:01 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
02:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:48:01 INFO  : Context for 'APU' is selected.
02:48:01 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
02:48:08 INFO  : 'ps7_init' command is executed.
02:48:08 INFO  : 'ps7_post_config' command is executed.
02:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:24 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:25 INFO  : 'con' command is executed.
02:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:48:25 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
02:57:29 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:57:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:58:06 INFO  : Disconnected from the channel tcfchan#5.
02:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:58:07 INFO  : 'jtag frequency' command is executed.
02:58:07 INFO  : Context for 'APU' is selected.
02:58:07 INFO  : System reset is completed.
02:58:10 INFO  : 'after 3000' command is executed.
02:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:58:13 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
02:58:13 INFO  : Context for 'APU' is selected.
02:58:13 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
02:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:13 INFO  : Context for 'APU' is selected.
02:58:13 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
02:58:19 INFO  : 'ps7_init' command is executed.
02:58:19 INFO  : 'ps7_post_config' command is executed.
02:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:37 INFO  : 'con' command is executed.
02:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:58:37 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:00:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:00:41 INFO  : Disconnected from the channel tcfchan#6.
03:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:00:41 INFO  : 'jtag frequency' command is executed.
03:00:41 INFO  : Context for 'APU' is selected.
03:00:41 INFO  : System reset is completed.
03:00:44 INFO  : 'after 3000' command is executed.
03:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:00:47 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:00:47 INFO  : Context for 'APU' is selected.
03:00:47 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:47 INFO  : Context for 'APU' is selected.
03:00:47 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:00:53 INFO  : 'ps7_init' command is executed.
03:00:54 INFO  : 'ps7_post_config' command is executed.
03:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:10 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:11 INFO  : 'con' command is executed.
03:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:01:11 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:06:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:06:28 INFO  : Disconnected from the channel tcfchan#7.
03:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:06:28 INFO  : 'jtag frequency' command is executed.
03:06:28 INFO  : Context for 'APU' is selected.
03:06:28 INFO  : System reset is completed.
03:06:31 INFO  : 'after 3000' command is executed.
03:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:06:34 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:06:34 INFO  : Context for 'APU' is selected.
03:06:34 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:34 INFO  : Context for 'APU' is selected.
03:06:34 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:06:40 INFO  : 'ps7_init' command is executed.
03:06:40 INFO  : 'ps7_post_config' command is executed.
03:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:56 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:57 INFO  : 'con' command is executed.
03:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:06:57 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:09:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:10:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:10:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:10:20 INFO  : Disconnected from the channel tcfchan#8.
03:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:10:21 INFO  : 'jtag frequency' command is executed.
03:10:21 INFO  : Context for 'APU' is selected.
03:10:21 INFO  : System reset is completed.
03:10:24 INFO  : 'after 3000' command is executed.
03:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:10:27 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:10:27 INFO  : Context for 'APU' is selected.
03:10:27 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:27 INFO  : Context for 'APU' is selected.
03:10:27 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:10:33 INFO  : 'ps7_init' command is executed.
03:10:33 INFO  : 'ps7_post_config' command is executed.
03:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:49 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:50 INFO  : 'con' command is executed.
03:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:10:50 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:11:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:11:19 INFO  : Disconnected from the channel tcfchan#9.
03:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:11:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:11:19 INFO  : 'jtag frequency' command is executed.
03:11:19 INFO  : Context for 'APU' is selected.
03:11:19 INFO  : System reset is completed.
03:11:22 INFO  : 'after 3000' command is executed.
03:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:11:25 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:11:25 INFO  : Context for 'APU' is selected.
03:11:25 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
03:11:25 INFO  : Context for 'APU' is selected.
03:11:25 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:11:31 INFO  : 'ps7_init' command is executed.
03:11:31 INFO  : 'ps7_post_config' command is executed.
03:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:47 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:48 INFO  : 'con' command is executed.
03:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:11:48 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:13:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:13:12 INFO  : Disconnected from the channel tcfchan#10.
03:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:13:12 INFO  : 'jtag frequency' command is executed.
03:13:12 INFO  : Context for 'APU' is selected.
03:13:12 INFO  : System reset is completed.
03:13:15 INFO  : 'after 3000' command is executed.
03:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:13:18 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:13:18 INFO  : Context for 'APU' is selected.
03:13:18 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:13:19 INFO  : Context for 'APU' is selected.
03:13:19 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:13:24 INFO  : 'ps7_init' command is executed.
03:13:24 INFO  : 'ps7_post_config' command is executed.
03:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:40 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
03:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:41 INFO  : 'con' command is executed.
03:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:13:41 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:14:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:14:17 INFO  : Disconnected from the channel tcfchan#11.
03:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:14:18 INFO  : 'jtag frequency' command is executed.
03:14:18 INFO  : Context for 'APU' is selected.
03:14:18 INFO  : System reset is completed.
03:14:21 INFO  : 'after 3000' command is executed.
03:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:14:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:14:24 INFO  : Context for 'APU' is selected.
03:14:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:24 INFO  : Context for 'APU' is selected.
03:14:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:14:29 INFO  : 'ps7_init' command is executed.
03:14:29 INFO  : 'ps7_post_config' command is executed.
03:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:46 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:47 INFO  : 'con' command is executed.
03:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:14:47 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:15:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:15:16 INFO  : Disconnected from the channel tcfchan#12.
03:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:15:16 INFO  : 'jtag frequency' command is executed.
03:15:16 INFO  : Context for 'APU' is selected.
03:15:17 INFO  : System reset is completed.
03:15:20 INFO  : 'after 3000' command is executed.
03:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:15:22 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:15:22 INFO  : Context for 'APU' is selected.
03:15:23 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:23 INFO  : Context for 'APU' is selected.
03:15:23 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:15:29 INFO  : 'ps7_init' command is executed.
03:15:29 INFO  : 'ps7_post_config' command is executed.
03:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:45 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:46 INFO  : 'con' command is executed.
03:15:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:15:46 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:18:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:18:45 INFO  : Disconnected from the channel tcfchan#13.
03:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:18:46 INFO  : 'jtag frequency' command is executed.
03:18:46 INFO  : Context for 'APU' is selected.
03:18:46 INFO  : System reset is completed.
03:18:49 INFO  : 'after 3000' command is executed.
03:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:18:52 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:18:52 INFO  : Context for 'APU' is selected.
03:18:52 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:18:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:52 INFO  : Context for 'APU' is selected.
03:18:52 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:18:58 INFO  : 'ps7_init' command is executed.
03:18:58 INFO  : 'ps7_post_config' command is executed.
03:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:14 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:19:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:15 INFO  : 'con' command is executed.
03:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:19:15 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:30:50 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:31:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:31:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:34:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:34:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:34:21 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:34:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:34:45 INFO  : Disconnected from the channel tcfchan#14.
03:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:34:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:34:46 INFO  : 'jtag frequency' command is executed.
03:34:46 INFO  : Context for 'APU' is selected.
03:34:46 INFO  : System reset is completed.
03:34:49 INFO  : 'after 3000' command is executed.
03:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:34:52 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:34:52 INFO  : Context for 'APU' is selected.
03:34:52 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:34:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:34:52 INFO  : Context for 'APU' is selected.
03:34:52 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:34:58 INFO  : 'ps7_init' command is executed.
03:34:58 INFO  : 'ps7_post_config' command is executed.
03:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:14 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:14 INFO  : 'con' command is executed.
03:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:35:14 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:36:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:36:15 INFO  : Disconnected from the channel tcfchan#15.
03:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:36:15 INFO  : 'jtag frequency' command is executed.
03:36:15 INFO  : Context for 'APU' is selected.
03:36:15 INFO  : System reset is completed.
03:36:18 INFO  : 'after 3000' command is executed.
03:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:36:21 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:36:21 INFO  : Context for 'APU' is selected.
03:36:21 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:21 INFO  : Context for 'APU' is selected.
03:36:21 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:36:27 INFO  : 'ps7_init' command is executed.
03:36:27 INFO  : 'ps7_post_config' command is executed.
03:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:43 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:44 INFO  : 'con' command is executed.
03:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:36:44 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:38:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:38:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:39:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:41:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:43:38 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:43:41 INFO  : Disconnected from the channel tcfchan#16.
03:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:43:41 INFO  : 'jtag frequency' command is executed.
03:43:41 INFO  : Context for 'APU' is selected.
03:43:41 INFO  : System reset is completed.
03:43:44 INFO  : 'after 3000' command is executed.
03:43:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:43:47 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:43:47 INFO  : Context for 'APU' is selected.
03:43:47 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:47 INFO  : Context for 'APU' is selected.
03:43:47 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:43:53 INFO  : 'ps7_init' command is executed.
03:43:53 INFO  : 'ps7_post_config' command is executed.
03:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:09 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:44:10 INFO  : 'con' command is executed.
03:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:44:10 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:44:29 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:44:31 INFO  : Disconnected from the channel tcfchan#17.
03:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:44:31 INFO  : 'jtag frequency' command is executed.
03:44:31 INFO  : Context for 'APU' is selected.
03:44:31 INFO  : System reset is completed.
03:44:34 INFO  : 'after 3000' command is executed.
03:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:44:37 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:44:37 INFO  : Context for 'APU' is selected.
03:44:37 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:44:37 INFO  : Context for 'APU' is selected.
03:44:37 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:44:44 INFO  : 'ps7_init' command is executed.
03:44:44 INFO  : 'ps7_post_config' command is executed.
03:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:00 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:01 INFO  : 'con' command is executed.
03:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:45:01 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
03:45:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
03:45:47 INFO  : Disconnected from the channel tcfchan#18.
03:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:45:48 INFO  : 'jtag frequency' command is executed.
03:45:48 INFO  : Context for 'APU' is selected.
03:45:48 INFO  : System reset is completed.
03:45:51 INFO  : 'after 3000' command is executed.
03:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:45:54 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
03:45:54 INFO  : Context for 'APU' is selected.
03:45:54 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
03:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:54 INFO  : Context for 'APU' is selected.
03:45:54 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
03:46:00 INFO  : 'ps7_init' command is executed.
03:46:00 INFO  : 'ps7_post_config' command is executed.
03:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:16 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:46:17 INFO  : 'configparams force-mem-access 0' command is executed.
03:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:17 INFO  : 'con' command is executed.
03:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:46:17 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:13:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:13:46 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:14:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:15:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:15:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:15:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:15:48 INFO  : Disconnected from the channel tcfchan#19.
04:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:15:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:15:48 INFO  : 'jtag frequency' command is executed.
04:15:48 INFO  : Context for 'APU' is selected.
04:15:49 INFO  : System reset is completed.
04:15:52 INFO  : 'after 3000' command is executed.
04:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:15:55 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:15:55 INFO  : Context for 'APU' is selected.
04:15:55 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
04:15:55 INFO  : Context for 'APU' is selected.
04:15:55 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:16:00 INFO  : 'ps7_init' command is executed.
04:16:01 INFO  : 'ps7_post_config' command is executed.
04:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:17 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
04:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:16:17 INFO  : 'con' command is executed.
04:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:16:17 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:17:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:17:18 INFO  : Disconnected from the channel tcfchan#20.
04:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:17:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:17:18 INFO  : 'jtag frequency' command is executed.
04:17:18 INFO  : Context for 'APU' is selected.
04:17:18 INFO  : System reset is completed.
04:17:21 INFO  : 'after 3000' command is executed.
04:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:17:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:17:24 INFO  : Context for 'APU' is selected.
04:17:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
04:17:24 INFO  : Context for 'APU' is selected.
04:17:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:17:30 INFO  : 'ps7_init' command is executed.
04:17:30 INFO  : 'ps7_post_config' command is executed.
04:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:46 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
04:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:17:47 INFO  : 'con' command is executed.
04:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:17:47 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:19:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:19:04 INFO  : Disconnected from the channel tcfchan#21.
04:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:19:04 INFO  : 'jtag frequency' command is executed.
04:19:04 INFO  : Context for 'APU' is selected.
04:19:04 INFO  : System reset is completed.
04:19:07 INFO  : 'after 3000' command is executed.
04:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:19:10 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:19:10 INFO  : Context for 'APU' is selected.
04:19:10 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
04:19:10 INFO  : Context for 'APU' is selected.
04:19:10 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:19:16 INFO  : 'ps7_init' command is executed.
04:19:16 INFO  : 'ps7_post_config' command is executed.
04:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:19:32 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:19:33 INFO  : 'con' command is executed.
04:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:19:33 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:20:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:20:15 INFO  : Disconnected from the channel tcfchan#22.
04:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:20:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:20:15 INFO  : 'jtag frequency' command is executed.
04:20:15 INFO  : Context for 'APU' is selected.
04:20:15 INFO  : System reset is completed.
04:20:18 INFO  : 'after 3000' command is executed.
04:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:20:21 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:20:21 INFO  : Context for 'APU' is selected.
04:20:21 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
04:20:21 INFO  : Context for 'APU' is selected.
04:20:21 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:20:27 INFO  : 'ps7_init' command is executed.
04:20:27 INFO  : 'ps7_post_config' command is executed.
04:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:43 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
04:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:44 INFO  : 'con' command is executed.
04:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:20:44 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:21:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:21:14 INFO  : Disconnected from the channel tcfchan#23.
04:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:21:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:21:15 INFO  : 'jtag frequency' command is executed.
04:21:15 INFO  : Context for 'APU' is selected.
04:21:15 INFO  : System reset is completed.
04:21:18 INFO  : 'after 3000' command is executed.
04:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:21:21 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:21:21 INFO  : Context for 'APU' is selected.
04:21:21 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
04:21:21 INFO  : Context for 'APU' is selected.
04:21:21 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:21:27 INFO  : 'ps7_init' command is executed.
04:21:27 INFO  : 'ps7_post_config' command is executed.
04:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:43 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
04:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:44 INFO  : 'con' command is executed.
04:21:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:21:44 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:22:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:22:38 INFO  : Disconnected from the channel tcfchan#24.
04:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:22:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:22:38 INFO  : 'jtag frequency' command is executed.
04:22:38 INFO  : Context for 'APU' is selected.
04:22:39 INFO  : System reset is completed.
04:22:42 INFO  : 'after 3000' command is executed.
04:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:22:44 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:22:45 INFO  : Context for 'APU' is selected.
04:22:45 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
04:22:45 INFO  : Context for 'APU' is selected.
04:22:45 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:22:50 INFO  : 'ps7_init' command is executed.
04:22:50 INFO  : 'ps7_post_config' command is executed.
04:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:07 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
04:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:23:08 INFO  : 'con' command is executed.
04:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:23:08 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:24:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:24:48 INFO  : Disconnected from the channel tcfchan#25.
04:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:24:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:24:48 INFO  : 'jtag frequency' command is executed.
04:24:48 INFO  : Context for 'APU' is selected.
04:24:49 INFO  : System reset is completed.
04:24:52 INFO  : 'after 3000' command is executed.
04:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:24:55 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:24:55 INFO  : Context for 'APU' is selected.
04:24:55 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
04:24:55 INFO  : Context for 'APU' is selected.
04:24:55 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:25:01 INFO  : 'ps7_init' command is executed.
04:25:01 INFO  : 'ps7_post_config' command is executed.
04:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:17 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
04:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:18 INFO  : 'con' command is executed.
04:25:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:25:18 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:54:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:54:15 INFO  : Disconnected from the channel tcfchan#26.
04:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:54:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:54:16 INFO  : 'jtag frequency' command is executed.
04:54:16 INFO  : Context for 'APU' is selected.
04:54:16 INFO  : System reset is completed.
04:54:19 INFO  : 'after 3000' command is executed.
04:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:54:22 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:54:22 INFO  : Context for 'APU' is selected.
04:54:22 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
04:54:22 INFO  : Context for 'APU' is selected.
04:54:22 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:54:28 INFO  : 'ps7_init' command is executed.
04:54:28 INFO  : 'ps7_post_config' command is executed.
04:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:44 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
04:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:45 INFO  : 'con' command is executed.
04:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:54:45 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:55:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:55:47 INFO  : Disconnected from the channel tcfchan#27.
04:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:55:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:55:48 INFO  : 'jtag frequency' command is executed.
04:55:48 INFO  : Context for 'APU' is selected.
04:55:48 INFO  : System reset is completed.
04:55:51 INFO  : 'after 3000' command is executed.
04:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:55:54 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:55:54 INFO  : Context for 'APU' is selected.
04:55:54 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:55:54 INFO  : 'configparams force-mem-access 1' command is executed.
04:55:54 INFO  : Context for 'APU' is selected.
04:55:54 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:56:00 INFO  : 'ps7_init' command is executed.
04:56:00 INFO  : 'ps7_post_config' command is executed.
04:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:16 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
04:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:17 INFO  : 'con' command is executed.
04:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:56:17 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
04:58:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
04:59:01 INFO  : Disconnected from the channel tcfchan#28.
04:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:59:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
04:59:01 INFO  : 'jtag frequency' command is executed.
04:59:01 INFO  : Context for 'APU' is selected.
04:59:01 INFO  : System reset is completed.
04:59:04 INFO  : 'after 3000' command is executed.
04:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
04:59:07 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
04:59:07 INFO  : Context for 'APU' is selected.
04:59:07 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
04:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:59:07 INFO  : Context for 'APU' is selected.
04:59:07 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
04:59:13 INFO  : 'ps7_init' command is executed.
04:59:13 INFO  : 'ps7_post_config' command is executed.
04:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:59:29 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:59:30 INFO  : 'configparams force-mem-access 0' command is executed.
04:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:59:30 INFO  : 'con' command is executed.
04:59:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:59:30 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:00:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:00:44 INFO  : Disconnected from the channel tcfchan#29.
05:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:00:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:00:44 INFO  : 'jtag frequency' command is executed.
05:00:44 INFO  : Context for 'APU' is selected.
05:00:44 INFO  : System reset is completed.
05:00:47 INFO  : 'after 3000' command is executed.
05:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:00:50 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:00:50 INFO  : Context for 'APU' is selected.
05:00:50 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
05:00:50 INFO  : Context for 'APU' is selected.
05:00:50 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:00:56 INFO  : 'ps7_init' command is executed.
05:00:56 INFO  : 'ps7_post_config' command is executed.
05:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:01:13 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
05:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:01:14 INFO  : 'con' command is executed.
05:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:01:14 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:01:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:02:05 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:02:08 INFO  : Disconnected from the channel tcfchan#30.
05:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:02:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:02:08 INFO  : 'jtag frequency' command is executed.
05:02:08 INFO  : Context for 'APU' is selected.
05:02:08 INFO  : System reset is completed.
05:02:11 INFO  : 'after 3000' command is executed.
05:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:02:14 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:02:14 INFO  : Context for 'APU' is selected.
05:02:14 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
05:02:14 INFO  : Context for 'APU' is selected.
05:02:14 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:02:20 INFO  : 'ps7_init' command is executed.
05:02:20 INFO  : 'ps7_post_config' command is executed.
05:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:02:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
05:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:02:37 INFO  : 'con' command is executed.
05:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:02:37 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:04:27 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:04:29 INFO  : Disconnected from the channel tcfchan#31.
05:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:04:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:04:30 INFO  : 'jtag frequency' command is executed.
05:04:30 INFO  : Context for 'APU' is selected.
05:04:30 INFO  : System reset is completed.
05:04:33 INFO  : 'after 3000' command is executed.
05:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:04:36 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:04:36 INFO  : Context for 'APU' is selected.
05:04:36 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:04:36 INFO  : 'configparams force-mem-access 1' command is executed.
05:04:36 INFO  : Context for 'APU' is selected.
05:04:36 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:04:42 INFO  : 'ps7_init' command is executed.
05:04:42 INFO  : 'ps7_post_config' command is executed.
05:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:04:58 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
05:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:04:59 INFO  : 'con' command is executed.
05:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:04:59 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:05:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:05:53 INFO  : Disconnected from the channel tcfchan#32.
05:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:05:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:05:54 INFO  : 'jtag frequency' command is executed.
05:05:54 INFO  : Context for 'APU' is selected.
05:05:54 INFO  : System reset is completed.
05:05:57 INFO  : 'after 3000' command is executed.
05:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:06:00 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:06:00 INFO  : Context for 'APU' is selected.
05:06:00 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:06:00 INFO  : 'configparams force-mem-access 1' command is executed.
05:06:00 INFO  : Context for 'APU' is selected.
05:06:00 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:06:06 INFO  : 'ps7_init' command is executed.
05:06:06 INFO  : 'ps7_post_config' command is executed.
05:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:22 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
05:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:23 INFO  : 'con' command is executed.
05:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:06:23 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:07:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:09:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:10:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:10:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:10:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:12:06 INFO  : Disconnected from the channel tcfchan#33.
05:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:12:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:12:07 INFO  : 'jtag frequency' command is executed.
05:12:07 INFO  : Context for 'APU' is selected.
05:12:07 INFO  : System reset is completed.
05:12:10 INFO  : 'after 3000' command is executed.
05:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:12:13 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:12:13 INFO  : Context for 'APU' is selected.
05:12:13 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
05:12:13 INFO  : Context for 'APU' is selected.
05:12:13 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:12:19 INFO  : 'ps7_init' command is executed.
05:12:19 INFO  : 'ps7_post_config' command is executed.
05:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:35 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
05:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:36 INFO  : 'con' command is executed.
05:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:12:36 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:14:50 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:14:52 INFO  : Disconnected from the channel tcfchan#34.
05:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:14:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:14:52 INFO  : 'jtag frequency' command is executed.
05:14:52 INFO  : Context for 'APU' is selected.
05:14:52 INFO  : System reset is completed.
05:14:55 INFO  : 'after 3000' command is executed.
05:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:14:58 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:14:58 INFO  : Context for 'APU' is selected.
05:14:58 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
05:14:58 INFO  : Context for 'APU' is selected.
05:14:58 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:15:04 INFO  : 'ps7_init' command is executed.
05:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:15:04 INFO  : 'ps7_post_config' command is executed.
05:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:21 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
05:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:22 INFO  : 'con' command is executed.
05:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:15:22 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:15:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:15:22 INFO  : 'jtag frequency' command is executed.
05:15:22 INFO  : Context for 'APU' is selected.
05:15:22 INFO  : System reset is completed.
05:15:25 INFO  : 'after 3000' command is executed.
05:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:15:28 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:15:28 INFO  : Context for 'APU' is selected.
05:15:28 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
05:15:28 INFO  : Context for 'APU' is selected.
05:15:28 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:15:34 INFO  : 'ps7_init' command is executed.
05:15:34 INFO  : 'ps7_post_config' command is executed.
05:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:50 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
05:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:15:51 INFO  : 'con' command is executed.
05:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:15:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:18:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:18:02 INFO  : Disconnected from the channel tcfchan#35.
05:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:18:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:18:03 INFO  : 'jtag frequency' command is executed.
05:18:03 INFO  : Context for 'APU' is selected.
05:18:03 INFO  : System reset is completed.
05:18:06 INFO  : 'after 3000' command is executed.
05:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:18:09 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:18:09 INFO  : Context for 'APU' is selected.
05:18:09 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
05:18:09 INFO  : Context for 'APU' is selected.
05:18:09 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:18:15 INFO  : 'ps7_init' command is executed.
05:18:15 INFO  : 'ps7_post_config' command is executed.
05:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:18:31 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
05:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:18:32 INFO  : 'con' command is executed.
05:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:18:32 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:25:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:26:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:26:09 INFO  : Disconnected from the channel tcfchan#36.
05:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:26:09 INFO  : 'jtag frequency' command is executed.
05:26:09 INFO  : Context for 'APU' is selected.
05:26:09 INFO  : System reset is completed.
05:26:12 INFO  : 'after 3000' command is executed.
05:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:26:15 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:26:15 INFO  : Context for 'APU' is selected.
05:26:15 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:26:15 INFO  : 'configparams force-mem-access 1' command is executed.
05:26:15 INFO  : Context for 'APU' is selected.
05:26:15 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:26:21 INFO  : 'ps7_init' command is executed.
05:26:21 INFO  : 'ps7_post_config' command is executed.
05:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:37 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
05:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:38 INFO  : 'con' command is executed.
05:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:26:38 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:28:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:28:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:28:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:29:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:30:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:30:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:32:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:33:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:33:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:33:50 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:33:54 INFO  : Disconnected from the channel tcfchan#37.
05:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:33:54 INFO  : 'jtag frequency' command is executed.
05:33:54 INFO  : Context for 'APU' is selected.
05:33:55 INFO  : System reset is completed.
05:33:58 INFO  : 'after 3000' command is executed.
05:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:34:01 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:34:01 INFO  : Context for 'APU' is selected.
05:34:01 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:01 INFO  : Context for 'APU' is selected.
05:34:01 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:34:07 INFO  : 'ps7_init' command is executed.
05:34:07 INFO  : 'ps7_post_config' command is executed.
05:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:23 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:24 INFO  : 'con' command is executed.
05:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:34:24 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:36:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:36:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:36:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:36:50 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:37:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:37:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:37:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:38:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:38:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:38:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:39:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:39:20 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:39:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:39:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:44:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:44:41 INFO  : Disconnected from the channel tcfchan#38.
05:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:44:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:44:42 INFO  : 'jtag frequency' command is executed.
05:44:42 INFO  : Context for 'APU' is selected.
05:44:42 INFO  : System reset is completed.
05:44:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:44:45 INFO  : 'after 3000' command is executed.
05:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:44:48 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:44:48 INFO  : Context for 'APU' is selected.
05:44:48 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
05:44:48 INFO  : Context for 'APU' is selected.
05:44:48 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:44:54 INFO  : 'ps7_init' command is executed.
05:44:54 INFO  : 'ps7_post_config' command is executed.
05:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:11 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
05:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:12 INFO  : 'con' command is executed.
05:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:45:12 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
05:45:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:45:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:48:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:55:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:56:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:56:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:57:21 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:57:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
05:57:38 INFO  : Disconnected from the channel tcfchan#39.
05:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:57:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
05:57:39 INFO  : 'jtag frequency' command is executed.
05:57:39 INFO  : Context for 'APU' is selected.
05:57:39 INFO  : System reset is completed.
05:57:42 INFO  : 'after 3000' command is executed.
05:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
05:57:45 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
05:57:45 INFO  : Context for 'APU' is selected.
05:57:45 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
05:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
05:57:45 INFO  : Context for 'APU' is selected.
05:57:45 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
05:57:51 INFO  : 'ps7_init' command is executed.
05:57:51 INFO  : 'ps7_post_config' command is executed.
05:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:58:07 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
05:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:58:08 INFO  : 'con' command is executed.
05:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:58:08 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
06:03:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
06:04:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
06:04:45 INFO  : Disconnected from the channel tcfchan#40.
06:04:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
06:04:46 INFO  : 'jtag frequency' command is executed.
06:04:46 INFO  : Context for 'APU' is selected.
06:04:46 INFO  : System reset is completed.
06:04:49 INFO  : 'after 3000' command is executed.
06:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
06:04:52 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
06:04:52 INFO  : Context for 'APU' is selected.
06:04:52 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
06:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
06:04:52 INFO  : Context for 'APU' is selected.
06:04:52 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
06:04:58 INFO  : 'ps7_init' command is executed.
06:04:58 INFO  : 'ps7_post_config' command is executed.
06:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:05:14 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
06:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:05:15 INFO  : 'con' command is executed.
06:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:05:15 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
06:06:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
06:06:31 INFO  : Disconnected from the channel tcfchan#41.
06:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:06:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
06:06:31 INFO  : 'jtag frequency' command is executed.
06:06:31 INFO  : Context for 'APU' is selected.
06:06:31 INFO  : System reset is completed.
06:06:34 INFO  : 'after 3000' command is executed.
06:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
06:06:37 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
06:06:37 INFO  : Context for 'APU' is selected.
06:06:37 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
06:06:37 INFO  : 'configparams force-mem-access 1' command is executed.
06:06:37 INFO  : Context for 'APU' is selected.
06:06:37 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
06:06:43 INFO  : 'ps7_init' command is executed.
06:06:43 INFO  : 'ps7_post_config' command is executed.
06:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:06:59 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:07:00 INFO  : 'configparams force-mem-access 0' command is executed.
06:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:07:00 INFO  : 'con' command is executed.
06:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:07:00 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
06:09:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
06:09:13 INFO  : Disconnected from the channel tcfchan#42.
06:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:09:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
06:09:13 INFO  : 'jtag frequency' command is executed.
06:09:13 INFO  : Context for 'APU' is selected.
06:09:13 INFO  : System reset is completed.
06:09:16 INFO  : 'after 3000' command is executed.
06:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
06:09:19 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
06:09:19 INFO  : Context for 'APU' is selected.
06:09:19 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
06:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
06:09:19 INFO  : Context for 'APU' is selected.
06:09:19 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
06:09:25 INFO  : 'ps7_init' command is executed.
06:09:25 INFO  : 'ps7_post_config' command is executed.
06:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:41 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
06:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

06:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:43 INFO  : 'con' command is executed.
06:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:09:43 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
06:24:13 INFO  : Disconnected from the channel tcfchan#43.
21:27:01 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
21:27:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
21:27:05 INFO  : Registering command handlers for Vitis TCF services
21:27:06 INFO  : Platform repository initialization has completed.
21:27:06 INFO  : XSCT server has started successfully.
21:27:06 INFO  : plnx-install-location is set to ''
21:27:06 INFO  : Successfully done setting XSCT server connection channel  
21:27:06 INFO  : Successfully done setting workspace for the tool. 
21:27:06 INFO  : Successfully done query RDI_DATADIR 
21:27:06 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
21:27:06 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
21:27:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
21:28:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa is already opened

21:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:13 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
21:28:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:28:17 INFO  : 'jtag frequency' command is executed.
21:28:17 INFO  : Context for 'APU' is selected.
21:28:18 INFO  : System reset is completed.
21:28:21 INFO  : 'after 3000' command is executed.
21:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:28:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
21:28:24 INFO  : Context for 'APU' is selected.
21:28:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:24 INFO  : Context for 'APU' is selected.
21:28:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
21:28:32 INFO  : 'ps7_init' command is executed.
21:28:32 INFO  : 'ps7_post_config' command is executed.
21:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:50 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:51 INFO  : 'con' command is executed.
21:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/_ide/scripts/systemdebugger_zybo_system_system_standalone.tcl'
23:44:20 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/01_Exports/Zybo_System.ide.zip'
23:44:26 INFO  : Disconnected from the channel tcfchan#2.
18:55:15 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
18:55:15 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
18:55:17 INFO  : Registering command handlers for Vitis TCF services
18:55:17 INFO  : Platform repository initialization has completed.
18:55:18 INFO  : XSCT server has started successfully.
18:55:18 INFO  : Successfully done setting XSCT server connection channel  
18:55:18 INFO  : plnx-install-location is set to ''
18:55:19 INFO  : Successfully done setting workspace for the tool. 
18:55:19 INFO  : Successfully done query RDI_DATADIR 
18:55:19 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
18:55:19 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
18:59:00 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
19:00:19 INFO  : Result from executing command 'getProjects': Zybo_System
19:00:19 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
19:00:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
19:00:27 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:00:27 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
19:00:27 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
19:00:27 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:00:32 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
19:13:44 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/01_Exports/Zybo_System.zip'
19:14:26 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/01_Exports/Zybo_System.ide.zip'
01:24:43 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
01:24:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
01:24:44 INFO  : Registering command handlers for Vitis TCF services
01:24:45 INFO  : Platform repository initialization has completed.
01:24:45 INFO  : XSCT server has started successfully.
01:24:45 INFO  : plnx-install-location is set to ''
01:24:45 INFO  : Successfully done setting XSCT server connection channel  
01:24:45 INFO  : Successfully done query RDI_DATADIR 
01:24:45 INFO  : Successfully done setting workspace for the tool. 
01:24:45 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
01:24:45 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
01:25:21 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
01:25:37 INFO  : Result from executing command 'getProjects': Zybo_System
01:25:37 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
01:25:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
01:28:33 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/01_Exports/Zybo_System.ide.zip'
01:30:07 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
01:30:08 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
01:30:09 INFO  : Registering command handlers for Vitis TCF services
01:30:09 INFO  : Platform repository initialization has completed.
01:30:10 INFO  : XSCT server has started successfully.
01:30:10 INFO  : plnx-install-location is set to ''
01:30:10 INFO  : Successfully done setting XSCT server connection channel  
01:30:10 INFO  : Successfully done query RDI_DATADIR 
01:30:10 INFO  : Successfully done setting workspace for the tool. 
01:30:10 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
01:30:10 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
01:31:39 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
01:31:57 INFO  : Result from executing command 'getProjects': Zybo_System
01:31:57 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
01:33:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
01:33:19 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:33:19 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
01:33:19 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
01:33:19 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
01:33:24 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
01:34:29 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/01_Exports/Zybo_System.ide.zip'
01:41:39 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
01:41:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
01:41:40 INFO  : Registering command handlers for Vitis TCF services
01:41:40 INFO  : Platform repository initialization has completed.
01:41:41 INFO  : XSCT server has started successfully.
01:41:41 INFO  : Successfully done setting XSCT server connection channel  
01:41:41 INFO  : plnx-install-location is set to ''
01:41:41 INFO  : Successfully done setting workspace for the tool. 
01:41:41 INFO  : Successfully done query RDI_DATADIR 
01:41:41 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
01:41:41 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
02:16:04 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
02:16:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/temp_xsdb_launch_script.tcl
02:16:06 INFO  : Registering command handlers for Vitis TCF services
02:16:06 INFO  : Platform repository initialization has completed.
02:16:07 INFO  : XSCT server has started successfully.
02:16:07 INFO  : Successfully done setting XSCT server connection channel  
02:16:07 INFO  : plnx-install-location is set to ''
02:16:07 INFO  : Successfully done setting workspace for the tool. 
02:16:07 INFO  : Successfully done query RDI_DATADIR 
02:16:07 INFO  : Restoring global repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
02:16:07 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository
02:16:18 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
02:17:02 INFO  : Result from executing command 'getProjects': Zybo_System
02:17:03 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:37:13 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
02:37:34 INFO  : Result from executing command 'getProjects': Zybo_System
02:37:34 INFO  : Result from executing command 'getPlatforms': Zybo_System|/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:37:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:37:41 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:37:41 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit' stored in project is removed.
02:37:41 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream' in project 'Zybo_System_app'.
02:37:41 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
02:37:46 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit' in project 'Zybo_System_app'.
02:39:57 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/01_Exports/Zybo_System.ide.zip'
02:51:40 DEBUG : Logs will be stored at 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
02:51:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\temp_xsdb_launch_script.tcl
02:51:42 INFO  : XSCT server has started successfully.
02:51:42 INFO  : plnx-install-location is set to ''
02:51:42 INFO  : Successfully done setting XSCT server connection channel  
02:51:42 INFO  : Successfully done setting workspace for the tool. 
02:51:43 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


02:51:43 INFO  : Platform repository initialization has completed.
02:51:43 INFO  : Successfully done query RDI_DATADIR 
02:51:43 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository:
02:51:43 WARN  : Invalid repository path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository:.
02:51:43 INFO  : Registering command handlers for Vitis TCF services
02:52:16 INFO  : Result from executing command 'getProjects': Zybo_System
02:52:16 INFO  : Result from executing command 'getPlatforms': 
02:55:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
02:55:14 INFO  : Updating application flags with new BSP settings...
02:55:15 INFO  : Successfully updated application flags for project Zybo_System_app.
02:55:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
21:59:14 DEBUG : Logs will be stored at 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/IDE.log'.
21:59:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\temp_xsdb_launch_script.tcl
21:59:17 INFO  : XSCT server has started successfully.
21:59:17 INFO  : Successfully done setting XSCT server connection channel  
21:59:17 INFO  : plnx-install-location is set to ''
21:59:17 INFO  : Successfully done setting workspace for the tool. 
21:59:18 INFO  : Platform repository initialization has completed.
21:59:18 INFO  : Registering command handlers for Vitis TCF services
21:59:20 INFO  : Successfully done query RDI_DATADIR 
21:59:20 INFO  : Restoring local repository preferences: 
		 /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository:
21:59:20 WARN  : Invalid repository path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/02_CodeRepository:.
22:00:02 INFO  : Hardware specification for platform project 'Zybo_System' is updated.
22:00:48 INFO  : Result from executing command 'getProjects': Zybo_System
22:00:48 INFO  : Result from executing command 'getPlatforms': Zybo_System|C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm
22:01:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
22:01:42 INFO  : The hardware specification used by project 'Zybo_System_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:01:42 INFO  : The file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\Zybo_System_app\_ide\bitstream\Zybo_System.bit' stored in project is removed.
22:01:42 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\Zybo_System_app\_ide\bitstream' in project 'Zybo_System_app'.
22:01:42 INFO  : The file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\Zybo_System_app\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:01:48 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\Zybo_System_app\_ide\psinit' in project 'Zybo_System_app'.
23:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
23:38:36 INFO  : 'jtag frequency' command is executed.
23:38:36 INFO  : Context for 'APU' is selected.
23:38:36 INFO  : System reset is completed.
23:38:39 INFO  : 'after 3000' command is executed.
23:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
23:38:41 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit"
23:38:41 INFO  : Context for 'APU' is selected.
23:38:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
23:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:42 INFO  : Context for 'APU' is selected.
23:38:42 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl' is done.
23:38:42 INFO  : 'ps7_init' command is executed.
23:38:42 INFO  : 'ps7_post_config' command is executed.
23:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:43 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:43 INFO  : 'con' command is executed.
23:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:43 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_System\Zybo_System_system\_ide\scripts\systemdebugger_zybo_system_system_standalone.tcl'
23:40:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_System_app'...
23:41:37 INFO  : Projects exported to 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\01_Exports\Zybo_System.ide.zip'
00:18:59 INFO  : Disconnected from the channel tcfchan#3.
