Analysis & Synthesis report for DDS_RIKEN
Mon Oct 03 16:07:18 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: dds_pll:pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component
 18. Parameter Settings for User Entity Instance: dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component
 19. Parameter Settings for User Entity Instance: dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component
 20. Parameter Settings for User Entity Instance: dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component
 21. Parameter Settings for User Entity Instance: dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component
 22. Parameter Settings for User Entity Instance: dds_ram:ram1|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. altpll Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "dds_compare:comparer_2"
 27. Port Connectivity Checks: "dds_compare:comparer_1"
 28. Port Connectivity Checks: "dds_pll:pll"
 29. SignalTap II Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 03 16:07:18 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; DDS_RIKEN                                   ;
; Top-level Entity Name              ; DDS_RIKEN                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,100                                       ;
;     Total combinational functions  ; 2,263                                       ;
;     Dedicated logic registers      ; 1,756                                       ;
; Total registers                    ; 1756                                        ;
; Total pins                         ; 113                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 530,944                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; DDS_RIKEN          ; DDS_RIKEN          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; DDS_RIKEN.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd                                                      ;             ;
; dds_ram.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_ram.vhd                                                        ;             ;
; dds_pll.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_pll.vhd                                                        ;             ;
; dds_compare.vhd                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_compare.vhd                                                    ;             ;
; dds_add_subtract.vhd                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_add_subtract.vhd                                               ;             ;
; dds_14bit_compare.vhd                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_compare.vhd                                              ;             ;
; dds_14bit_adder.vhd                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_adder.vhd                                                ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                            ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                       ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                     ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                     ;             ;
; db/dds_pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/dds_pll_altpll.v                                                ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                       ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/comptree.inc                                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                          ;             ;
; db/cmpr_eng.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_eng.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                       ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                                                                           ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                          ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                               ;             ;
; db/add_sub_urg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/add_sub_urg.tdf                                                 ;             ;
; db/cmpr_ach.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_ach.tdf                                                    ;             ;
; db/add_sub_fog.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/add_sub_fog.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_u6q3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/altsyncram_u6q3.tdf                                             ;             ;
; db/decode_msa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/decode_msa.tdf                                                  ;             ;
; db/mux_9qb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/mux_9qb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                         ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                  ;             ;
; db/altsyncram_cu14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/altsyncram_cu14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                            ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                               ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/sld10e819ae/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,100                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 2263                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 1225                                                                               ;
;     -- 3 input functions                    ; 713                                                                                ;
;     -- <=2 input functions                  ; 325                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 1898                                                                               ;
;     -- arithmetic mode                      ; 365                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 1756                                                                               ;
;     -- Dedicated logic registers            ; 1756                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 113                                                                                ;
; Total memory bits                           ; 530944                                                                             ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 930                                                                                ;
; Total fan-out                               ; 15491                                                                              ;
; Average fan-out                             ; 3.58                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS_RIKEN                                                                                                                              ; 2263 (1174)       ; 1756 (1162)  ; 530944      ; 0            ; 0       ; 0         ; 113  ; 0            ; |DDS_RIKEN                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |dds_14bit_compare:comparer_14bit_1|                                                                                                 ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1                                                                                                                                                                                                                                                                                                         ; work         ;
;       |lpm_compare:LPM_COMPARE_component|                                                                                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component                                                                                                                                                                                                                                                                       ; work         ;
;          |cmpr_eng:auto_generated|                                                                                                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component|cmpr_eng:auto_generated                                                                                                                                                                                                                                               ; work         ;
;    |dds_add_subtract:adder|                                                                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_add_subtract:adder                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                                                               ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                   ; work         ;
;          |add_sub_fog:auto_generated|                                                                                                   ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fog:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;    |dds_compare:comparer_1|                                                                                                             ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_1                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_compare:LPM_COMPARE_component|                                                                                               ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component                                                                                                                                                                                                                                                                                   ; work         ;
;          |cmpr_ach:auto_generated|                                                                                                      ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |dds_compare:comparer_2|                                                                                                             ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_2                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_compare:LPM_COMPARE_component|                                                                                               ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component                                                                                                                                                                                                                                                                                   ; work         ;
;          |cmpr_ach:auto_generated|                                                                                                      ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |dds_pll:pll|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_pll:pll                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; work         ;
;          |dds_pll_altpll:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |dds_ram:ram1|                                                                                                                       ; 265 (0)           ; 3 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 265 (0)           ; 3 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_u6q3:auto_generated|                                                                                               ; 265 (1)           ; 3 (3)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |decode_msa:decode2|                                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated|decode_msa:decode2                                                                                                                                                                                                                                             ; work         ;
;             |decode_msa:rden_decode_b|                                                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated|decode_msa:rden_decode_b                                                                                                                                                                                                                                       ; work         ;
;             |mux_9qb:mux3|                                                                                                              ; 256 (256)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated|mux_9qb:mux3                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (80)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 395 (2)           ; 501 (25)     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 393 (0)           ; 476 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 393 (86)          ; 476 (126)    ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_cu14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 62 (3)            ; 119 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)            ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 28 (4)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 86 (10)           ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cgi:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; 32768        ; 16           ; 4096         ; 128          ; 524288 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 13           ; 512          ; 13           ; 6656   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_add_subtract:adder                                                                                                                                                                                                                                              ; dds_add_subtract.vhd  ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_14bit_adder:adder_14bit                                                                                                                                                                                                                                         ; dds_14bit_adder.vhd   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DDS_RIKEN|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
; Altera ; LPM_COMPARE  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_compare:comparer_1                                                                                                                                                                                                                                              ; dds_compare.vhd       ;
; Altera ; LPM_COMPARE  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_compare:comparer_2                                                                                                                                                                                                                                              ; dds_compare.vhd       ;
; Altera ; LPM_COMPARE  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1                                                                                                                                                                                                                                  ; dds_14bit_compare.vhd ;
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_pll:pll                                                                                                                                                                                                                                                         ; dds_pll.vhd           ;
; Altera ; RAM: 2-PORT  ; 15.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_ram:ram1                                                                                                                                                                                                                                                        ; dds_ram.vhd           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; read_length[2]                         ; Merged with read_length[1]             ;
; adder_step[1..26,43..63]               ; Merged with adder_step[0]              ;
; read_length[1]                         ; Stuck at GND due to stuck port data_in ;
; adder_step[0]                          ; Stuck at GND due to stuck port data_in ;
; par_add[6,7]                           ; Stuck at GND due to stuck port data_in ;
; LED_OE~reg0                            ; Stuck at GND due to stuck port data_in ;
; ramp_up                                ; Merged with adder_direction            ;
; Total Number of Removed Registers = 54 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1756  ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 106   ;
; Number of registers using Asynchronous Clear ; 303   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1447  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dds_master_reset~reg0                                                                                                                                                                                                                                                                                                           ; 2       ;
; dds_ram_rden                                                                                                                                                                                                                                                                                                                    ; 71      ;
; dds_ram_wrclock                                                                                                                                                                                                                                                                                                                 ; 65      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DDS_RIKEN|main_amplitude_var[10]            ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DDS_RIKEN|\process_6:main_frequency_var[33] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DDS_RIKEN|high_ramp_limit_var[18]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DDS_RIKEN|low_ramp_limit_var[11]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DDS_RIKEN|freq_step_size_var[4]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|main_phase_var[15]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DDS_RIKEN|repeat_number[1]                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DDS_RIKEN|\process_7:main_amplitude_var[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_RIKEN|blocks_read[1]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[115]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[98]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[87]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[64]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[60]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[44]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[28]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|oldsequence[13]                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DDS_RIKEN|write_ram_address[9]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DDS_RIKEN|sub_count[14]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DDS_RIKEN|\process_7:main_count[0]          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DDS_RIKEN|main_amplitude[5]                 ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DDS_RIKEN|old_amp[6]                        ;
; 6:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |DDS_RIKEN|old_freq[0]                       ;
; 5:1                ; 64 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |DDS_RIKEN|main_frequency[52]                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DDS_RIKEN|repeat_counter[7]                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; Yes        ; |DDS_RIKEN|LED_LE~reg0                       ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DDS_RIKEN|dds_ram_data_in[0]                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DDS_RIKEN|\process_1:count[1]               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |DDS_RIKEN|count[1]                          ;
; 38:1               ; 16 bits   ; 400 LEs       ; 16 LEs               ; 384 LEs                ; Yes        ; |DDS_RIKEN|count_delay[15]                   ;
; 13:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |DDS_RIKEN|timeout_counter[2]                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DDS_RIKEN|par_add[6]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DDS_RIKEN|ram_process_count[0]              ;
; 39:1               ; 14 bits   ; 364 LEs       ; 0 LEs                ; 364 LEs                ; Yes        ; |DDS_RIKEN|\process_6:main_amplitude_var[8]  ;
; 35:1               ; 3 bits    ; 69 LEs        ; 24 LEs               ; 45 LEs                 ; Yes        ; |DDS_RIKEN|par_data[12]                      ;
; 37:1               ; 6 bits    ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |DDS_RIKEN|par_data[10]                      ;
; 19:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DDS_RIKEN|main_count[5]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_pll:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dds_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 8000                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1250                      ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 4                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; dds_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------+
; lpm_width              ; 14           ; Signed Integer                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                   ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                   ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cmpr_eng     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; USE_WYS                ; OFF          ; Untyped                                                            ;
; STYLE                  ; FAST         ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_urg  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                          ;
+------------------------+--------------+---------------------------------------------------------------+
; lpm_width              ; 64           ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                       ;
; CHAIN_SIZE             ; 8            ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                            ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                       ;
; CBXI_PARAMETER         ; cmpr_ach     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                ;
+------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                          ;
+------------------------+--------------+---------------------------------------------------------------+
; lpm_width              ; 64           ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                       ;
; CHAIN_SIZE             ; 8            ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                            ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                       ;
; CBXI_PARAMETER         ; cmpr_ach     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                ;
+------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+---------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                          ;
+------------------------+--------------+---------------------------------------------------------------+
; LPM_WIDTH              ; 64           ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                       ;
; USE_WYS                ; OFF          ; Untyped                                                       ;
; STYLE                  ; FAST         ; Untyped                                                       ;
; CBXI_PARAMETER         ; add_sub_fog  ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                ;
+------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 128                  ; Signed Integer                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_u6q3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 12                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 12                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                        ; Untyped        ;
; sld_sample_depth                                ; 512                                                                      ; Untyped        ;
; sld_segment_size                                ; 512                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                     ; String         ;
; sld_inversion_mask_length                       ; 72                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                                                                       ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                        ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 13                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; dds_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; dds_ram:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 32768                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 128                                          ;
;     -- NUMWORDS_B                         ; 4096                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_compare:comparer_2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; aeb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_compare:comparer_1"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; aeb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_pll:pll"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 12                  ; 12               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 125                         ;
; cycloneiii_ff         ; 1165                        ;
;     CLR               ; 23                          ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 999                         ;
;     ENA CLR           ; 46                          ;
;     ENA CLR SCLR      ; 9                           ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 35                          ;
;     SCLR              ; 2                           ;
;     plain             ; 29                          ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 1750                        ;
;     arith             ; 291                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 216                         ;
;     normal            ; 1459                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 331                         ;
;         4 data inputs ; 1030                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 6.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; clk_dds              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_dds                             ; N/A     ;
; count[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[0]                            ; N/A     ;
; count[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[0]                            ; N/A     ;
; count[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[0]                            ; N/A     ;
; count[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[1]                            ; N/A     ;
; count[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[1]                            ; N/A     ;
; count[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[1]                            ; N/A     ;
; count[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[2]                            ; N/A     ;
; count[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[2]                            ; N/A     ;
; count[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count[2]                            ; N/A     ;
; main_frequency[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[0]                   ; N/A     ;
; main_frequency[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[0]                   ; N/A     ;
; main_frequency[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[0]                   ; N/A     ;
; main_frequency[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[1]                   ; N/A     ;
; main_frequency[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[1]                   ; N/A     ;
; main_frequency[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[1]                   ; N/A     ;
; main_frequency[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[2]                   ; N/A     ;
; main_frequency[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[2]                   ; N/A     ;
; main_frequency[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[2]                   ; N/A     ;
; main_frequency[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[3]                   ; N/A     ;
; main_frequency[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[3]                   ; N/A     ;
; main_frequency[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[3]                   ; N/A     ;
; main_frequency[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[4]                   ; N/A     ;
; main_frequency[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[4]                   ; N/A     ;
; main_frequency[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[4]                   ; N/A     ;
; main_frequency[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[5]                   ; N/A     ;
; main_frequency[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[5]                   ; N/A     ;
; main_frequency[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[5]                   ; N/A     ;
; main_frequency[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[6]                   ; N/A     ;
; main_frequency[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[6]                   ; N/A     ;
; main_frequency[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[6]                   ; N/A     ;
; main_frequency[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[7]                   ; N/A     ;
; main_frequency[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[7]                   ; N/A     ;
; main_frequency[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[7]                   ; N/A     ;
; main_frequency[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[8]                   ; N/A     ;
; main_frequency[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[8]                   ; N/A     ;
; main_frequency[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_frequency[8]                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; ramp_enable~0        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; ramp_enable~0                       ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Oct 03 16:06:11 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_RIKEN -c DDS_RIKEN
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dds_riken.vhd
    Info (12022): Found design unit 1: DDS_RIKEN-behaviour File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 55
    Info (12023): Found entity 1: DDS_RIKEN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dds_ram.vhd
    Info (12022): Found design unit 1: dds_ram-SYN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_ram.vhd Line: 58
    Info (12023): Found entity 1: dds_ram File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_pll.vhd
    Info (12022): Found design unit 1: dds_pll-SYN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_pll.vhd Line: 53
    Info (12023): Found entity 1: dds_pll File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_compare.vhd
    Info (12022): Found design unit 1: dds_compare-SYN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_compare.vhd Line: 55
    Info (12023): Found entity 1: dds_compare File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_compare.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_add_subtract.vhd
    Info (12022): Found design unit 1: dds_add_subtract-SYN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_add_subtract.vhd Line: 54
    Info (12023): Found entity 1: dds_add_subtract File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_add_subtract.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_14bit_compare.vhd
    Info (12022): Found design unit 1: dds_14bit_compare-SYN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_compare.vhd Line: 53
    Info (12023): Found entity 1: dds_14bit_compare File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_compare.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_14bit_adder.vhd
    Info (12022): Found design unit 1: dds_14bit_adder-SYN File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_adder.vhd Line: 53
    Info (12023): Found entity 1: dds_14bit_adder File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_adder.vhd Line: 43
Info (12127): Elaborating entity "DDS_RIKEN" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(126): object "clk_slow" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(136): object "comparer_aeb" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(138): object "comparer_alb" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(143): object "comparer_aeb2" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(145): object "comparer_alb2" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(169): object "ramping_flag" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 169
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(170): object "amp_ramping_flag" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(174): object "operating_mode_changed" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 174
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(280): object "amp_ramp_up" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 280
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(505): object "subcount" assigned a value but never read File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 505
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(669): signal "high_ramp_limit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 669
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(670): signal "low_ramp_limit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 670
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(671): signal "freq_step_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 671
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(674): signal "operating_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 674
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(676): signal "operating_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 676
Warning (10631): VHDL Process Statement warning at DDS_RIKEN.vhd(660): inferring latch(es) for signal or variable "previous_operating_mode", which holds its previous value in one or more paths through the process File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 660
Warning (10873): Using initial value X (don't care) for net "dds_bus_out[7..3]" at DDS_RIKEN.vhd(35) File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 35
Info (12128): Elaborating entity "dds_pll" for hierarchy "dds_pll:pll" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 181
Info (12128): Elaborating entity "altpll" for hierarchy "dds_pll:pll|altpll:altpll_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_pll.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "dds_pll:pll|altpll:altpll_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_pll.vhd Line: 142
Info (12133): Instantiated megafunction "dds_pll:pll|altpll:altpll_component" with the following parameter: File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_pll.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1250"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dds_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dds_pll_altpll.v
    Info (12023): Found entity 1: dds_pll_altpll File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/dds_pll_altpll.v Line: 30
Info (12128): Elaborating entity "dds_pll_altpll" for hierarchy "dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "dds_14bit_compare" for hierarchy "dds_14bit_compare:comparer_14bit_1" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 270
Info (12128): Elaborating entity "lpm_compare" for hierarchy "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_compare.vhd Line: 75
Info (12130): Elaborated megafunction instantiation "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_compare.vhd Line: 75
Info (12133): Instantiated megafunction "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_compare.vhd Line: 75
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_eng.tdf
    Info (12023): Found entity 1: cmpr_eng File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_eng.tdf Line: 23
Info (12128): Elaborating entity "cmpr_eng" for hierarchy "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component|cmpr_eng:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "dds_14bit_adder" for hierarchy "dds_14bit_adder:adder_14bit" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 271
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_adder.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_adder.vhd Line: 82
Info (12133): Instantiated megafunction "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_14bit_adder.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_urg.tdf
    Info (12023): Found entity 1: add_sub_urg File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/add_sub_urg.tdf Line: 23
Info (12128): Elaborating entity "add_sub_urg" for hierarchy "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component|add_sub_urg:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dds_compare" for hierarchy "dds_compare:comparer_1" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 351
Info (12128): Elaborating entity "lpm_compare" for hierarchy "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_compare.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_compare.vhd Line: 83
Info (12133): Instantiated megafunction "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_compare.vhd Line: 83
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ach.tdf
    Info (12023): Found entity 1: cmpr_ach File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_ach.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ach" for hierarchy "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "dds_add_subtract" for hierarchy "dds_add_subtract:adder" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 353
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_add_subtract.vhd Line: 79
Info (12130): Elaborated megafunction instantiation "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_add_subtract.vhd Line: 79
Info (12133): Instantiated megafunction "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_add_subtract.vhd Line: 79
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fog.tdf
    Info (12023): Found entity 1: add_sub_fog File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/add_sub_fog.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fog" for hierarchy "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fog:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dds_ram" for hierarchy "dds_ram:ram1" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 449
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_ram.vhd Line: 65
Info (12130): Elaborated megafunction instantiation "dds_ram:ram1|altsyncram:altsyncram_component" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_ram.vhd Line: 65
Info (12133): Instantiated megafunction "dds_ram:ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/dds_ram.vhd Line: 65
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6q3.tdf
    Info (12023): Found entity 1: altsyncram_u6q3 File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/altsyncram_u6q3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_u6q3" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated|decode_msa:decode2" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/altsyncram_u6q3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf
    Info (12023): Found entity 1: mux_9qb File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/mux_9qb.tdf Line: 23
Info (12128): Elaborating entity "mux_9qb" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_u6q3:auto_generated|mux_9qb:mux3" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/altsyncram_u6q3.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf
    Info (12023): Found entity 1: altsyncram_cu14 File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/altsyncram_cu14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.10.03.16:06:52 Progress: Loading sld10e819ae/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10e819ae/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/ip/sld10e819ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_OE" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 17
    Warning (13410): Pin "dds_port[0]" is stuck at VCC File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[1]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[3]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[4]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[5]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[6]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[7]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[14]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[15]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_osk" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 22
    Warning (13410): Pin "dds_drhold" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 25
    Warning (13410): Pin "dds_drctl" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 26
    Warning (13410): Pin "f_pin[0]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "f_pin[1]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "f_pin[2]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "f_pin[3]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "ps[0]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 31
    Warning (13410): Pin "ps[1]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 31
    Warning (13410): Pin "ps[2]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 31
    Warning (13410): Pin "dds_bus_out[3]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[4]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[5]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[6]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[7]" is stuck at GND File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 70 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/db/dds_pll_altpll.v Line: 44
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_in0" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 11
    Warning (15610): No output dependent on input pin "dds_drover" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 24
    Warning (15610): No output dependent on input pin "dds_bus_in[16]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[17]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[18]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[19]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[20]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[21]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[22]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[23]" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "external_trigger" File: C:/Users/Katori lab/YbDDSControl/DDSbox/VHDL_files/DDS_FPGA_2016_05_24/DDS_RIKEN.vhd Line: 46
Info (21057): Implemented 3505 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 3309 logic cells
    Info (21064): Implemented 77 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 935 megabytes
    Info: Processing ended: Mon Oct 03 16:07:18 2016
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:52


