Classic Timing Analyzer report for part2
Sun Oct 01 17:54:44 2017
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.491 ns    ; ci   ; co ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 8.491 ns        ; ci   ; co   ;
; N/A   ; None              ; 8.452 ns        ; ci   ; s[3] ;
; N/A   ; None              ; 8.052 ns        ; ci   ; s[1] ;
; N/A   ; None              ; 7.763 ns        ; ci   ; s[2] ;
; N/A   ; None              ; 7.708 ns        ; a[2] ; co   ;
; N/A   ; None              ; 7.669 ns        ; a[2] ; s[3] ;
; N/A   ; None              ; 7.475 ns        ; b[2] ; co   ;
; N/A   ; None              ; 7.436 ns        ; b[2] ; s[3] ;
; N/A   ; None              ; 7.409 ns        ; b[0] ; co   ;
; N/A   ; None              ; 7.370 ns        ; b[0] ; s[3] ;
; N/A   ; None              ; 7.367 ns        ; ci   ; s[0] ;
; N/A   ; None              ; 7.298 ns        ; a[0] ; co   ;
; N/A   ; None              ; 7.259 ns        ; a[0] ; s[3] ;
; N/A   ; None              ; 7.243 ns        ; a[1] ; co   ;
; N/A   ; None              ; 7.222 ns        ; b[1] ; co   ;
; N/A   ; None              ; 7.204 ns        ; a[1] ; s[3] ;
; N/A   ; None              ; 7.183 ns        ; b[1] ; s[3] ;
; N/A   ; None              ; 7.140 ns        ; a[3] ; co   ;
; N/A   ; None              ; 7.096 ns        ; a[3] ; s[3] ;
; N/A   ; None              ; 6.981 ns        ; a[2] ; s[2] ;
; N/A   ; None              ; 6.970 ns        ; b[0] ; s[1] ;
; N/A   ; None              ; 6.859 ns        ; a[0] ; s[1] ;
; N/A   ; None              ; 6.750 ns        ; b[2] ; s[2] ;
; N/A   ; None              ; 6.681 ns        ; b[0] ; s[2] ;
; N/A   ; None              ; 6.570 ns        ; a[0] ; s[2] ;
; N/A   ; None              ; 6.532 ns        ; a[1] ; s[1] ;
; N/A   ; None              ; 6.516 ns        ; b[1] ; s[1] ;
; N/A   ; None              ; 6.515 ns        ; a[1] ; s[2] ;
; N/A   ; None              ; 6.495 ns        ; b[1] ; s[2] ;
; N/A   ; None              ; 6.286 ns        ; b[0] ; s[0] ;
; N/A   ; None              ; 6.199 ns        ; b[3] ; co   ;
; N/A   ; None              ; 6.179 ns        ; a[0] ; s[0] ;
; N/A   ; None              ; 6.160 ns        ; b[3] ; s[3] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Sun Oct 01 17:54:44 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "ci" to destination pin "co" is 8.491 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 2; PIN Node = 'ci'
    Info: 2: + IC(2.467 ns) + CELL(0.438 ns) = 3.904 ns; Loc. = LCCOMB_X59_Y4_N2; Fanout = 3; COMB Node = 'fulladder:adder1|mux2to1:mux1|s~0'
    Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 4.320 ns; Loc. = LCCOMB_X59_Y4_N22; Fanout = 2; COMB Node = 'fulladder:adder3|mux2to1:mux1|s~2'
    Info: 4: + IC(0.263 ns) + CELL(0.420 ns) = 5.003 ns; Loc. = LCCOMB_X59_Y4_N26; Fanout = 1; COMB Node = 'fulladder:adder4|mux2to1:mux1|s~0'
    Info: 5: + IC(0.660 ns) + CELL(2.828 ns) = 8.491 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'co'
    Info: Total cell delay = 4.835 ns ( 56.94 % )
    Info: Total interconnect delay = 3.656 ns ( 43.06 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Sun Oct 01 17:54:44 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


