Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.02 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.04 secs
 
--> Reading design: TopMeanShift.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopMeanShift.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopMeanShift"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : TopMeanShift
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" into library work
Parsing module <output_process_YUV_to_Stream>.
Parsing module <output_process_YUV_to_Stream_endianswapper_00ee0e50_>.
Parsing module <output_process_YUV_to_Stream_endianswapper_0115383f_>.
Parsing module <output_process_YUV_to_Stream_stateVar_count>.
Parsing module <output_process_YUV_to_Stream_doneCountYUV>.
Parsing module <output_process_YUV_to_Stream_send>.
Parsing module <output_process_YUV_to_Stream_getPixValueY>.
Parsing module <output_process_YUV_to_Stream_stateVar_state_s1>.
Parsing module <output_process_YUV_to_Stream_endianswapper_00cd6794_>.
Parsing module <output_process_YUV_to_Stream_endianswapper_01ff7bcd_>.
Parsing module <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
Parsing module <output_process_YUV_to_Stream_getPixValueU>.
Parsing module <output_process_YUV_to_Stream_scheduler>.
Parsing module <output_process_YUV_to_Stream_Kicker_23>.
Parsing module <output_process_YUV_to_Stream_stateVar_state_s3>.
Parsing module <output_process_YUV_to_Stream_forge_memory_76032x8_71>.
Parsing module <output_process_YUV_to_Stream_structuralmemory_00351e7a_>.
Parsing module <output_process_YUV_to_Stream_endianswapper_01e1f89b_>.
Parsing module <output_process_YUV_to_Stream_endianswapper_0033bf94_>.
Parsing module <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.
Parsing module <output_process_YUV_to_Stream_stateVar_state_s10>.
Parsing module <output_process_YUV_to_Stream_stateVar_state_s0>.
Parsing module <output_process_YUV_to_Stream_getPixValueV>.
Parsing module <output_process_YUV_to_Stream_simplememoryreferee_0110d2f9_>.
Parsing module <output_process_YUV_to_Stream_endianswapper_00a1a40e_>.
Parsing module <output_process_YUV_to_Stream_endianswapper_015e1b89_>.
Parsing module <output_process_YUV_to_Stream_stateVar_count_frame>.
Parsing module <output_process_YUV_to_Stream_doneCount>.
Parsing module <output_process_YUV_to_Stream_getPictureSize>.
Parsing module <output_process_YUV_to_Stream_globalreset_physical_01e6c057_>.
Parsing module <output_process_YUV_to_Stream_stateVar_state_s2>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" into library work
Parsing module <output_process_RGB_to_YUV>.
Parsing module <output_process_RGB_to_YUV_globalreset_physical_000dd4f7_>.
Parsing module <output_process_RGB_to_YUV_scheduler>.
Parsing module <output_process_RGB_to_YUV_untagged_0>.
Parsing module <output_process_RGB_to_YUV_Kicker_22>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" into library work
Parsing module <output_process_Draw_rectangle>.
Parsing module <output_process_Draw_rectangle_endianswapper_0089b0f2_>.
Parsing module <output_process_Draw_rectangle_endianswapper_00593a7d_>.
Parsing module <output_process_Draw_rectangle_stateVar_centre_x>.
Parsing module <output_process_Draw_rectangle_forge_memory_25344x8_69>.
Parsing module <output_process_Draw_rectangle_structuralmemory_0088abf5_>.
Parsing module <output_process_Draw_rectangle_endianswapper_00295635_>.
Parsing module <output_process_Draw_rectangle_endianswapper_002ab668_>.
Parsing module <output_process_Draw_rectangle_stateVar_count_x>.
Parsing module <output_process_Draw_rectangle_simplememoryreferee_00bd791e_>.
Parsing module <output_process_Draw_rectangle_stateVar_state_s3>.
Parsing module <output_process_Draw_rectangle_endianswapper_00e87db1_>.
Parsing module <output_process_Draw_rectangle_endianswapper_018c8696_>.
Parsing module <output_process_Draw_rectangle_stateVar_count_y>.
Parsing module <output_process_Draw_rectangle_simplememoryreferee_00ed4e4b_>.
Parsing module <output_process_Draw_rectangle_stateVar_state_s1>.
Parsing module <output_process_Draw_rectangle_simplememoryreferee_00e73508_>.
Parsing module <output_process_Draw_rectangle_doneCountIm>.
Parsing module <output_process_Draw_rectangle_simplememoryreferee_00b19833_>.
Parsing module <output_process_Draw_rectangle_structuralmemory_009e6b31_>.
Parsing module <output_process_Draw_rectangle_send>.
Parsing module <output_process_Draw_rectangle_globalreset_physical_001fa2b7_>.
Parsing module <output_process_Draw_rectangle_drawRectangle>.
Parsing module <output_process_Draw_rectangle_getValueRGB>.
Parsing module <output_process_Draw_rectangle_Kicker_21>.
Parsing module <output_process_Draw_rectangle_simplememoryreferee_01bc888a_>.
Parsing module <output_process_Draw_rectangle_structuralmemory_0198cbd9_>.
Parsing module <output_process_Draw_rectangle_endianswapper_00c13abb_>.
Parsing module <output_process_Draw_rectangle_endianswapper_00792464_>.
Parsing module <output_process_Draw_rectangle_stateVar_centre_y>.
Parsing module <output_process_Draw_rectangle_stateVar_state_s0>.
Parsing module <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7_>.
Parsing module <output_process_Draw_rectangle_stateVar_state_s2>.
Parsing module <output_process_Draw_rectangle_scheduler>.
Parsing module <output_process_Draw_rectangle_getCenterXY>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_send>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_53>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f5930f_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_globalreset_physical_00231b07_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_doneCountSend>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0160c405_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s4>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0033f9b5_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01f69301_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_y>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s3>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00b9b42c_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_mModel>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_019a0a1d_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s2>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00d3a699_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00707d22_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_017b504a_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_sqrtValue>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelPu>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelQu>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_bin>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_55>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f0e25f_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_009af39b_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01eb4bee_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0157dad6_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0097f16a_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_56>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01c072c4_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_Kicker_14>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00ea002d_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00b930ff_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_x>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_015bbe34_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00ad6271_>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_update_model>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00984b23_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s11>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_Kicker_13>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s2>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s12>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s5>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_004642a8_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0028dd7e_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01d86eff_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_y>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_017e6bfa_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0129ceb5_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_007c5369_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_doneCount_bin>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00169eff_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_init>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0164d133_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0154fbe6_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_x>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00811816_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_015f623e_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_send_bin>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_initialise>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s3>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s9>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_004a6cb7_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0195d0d6_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_binValue>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00b28bb3_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s8>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s7>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_01275630_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_4096x32_46>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_0069da77_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_011e6929_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_doneCountIm>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_47>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00431d38_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_while_loop_status>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_send_Qu>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_send_Pu>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s6>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_isLoopTrue>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_globalreset_physical_0068846e_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_getkArray>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0034b59d_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_doneCount_mModel>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00220790_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_010a8ccc_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01e7e161_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_x>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00d0a834_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0159cef6_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_y>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s10>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00274de2_>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_doneArrayCount>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_getCentreXY_loop>.
Parsing module <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_structuralmemory_004eb15c_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00676f5a_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00014991_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_xCount>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_Kicker_12>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_006d7975_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0182d569_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_sqrtValue>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_simplememoryreferee_0069500d_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_globalreset_physical_009d637d_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_014d6f3c_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0142495a_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_kernelValue>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01bf5cec_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01acfc81_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_yCount>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00639965_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_0044c139_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_xCount>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_globalreset_physical_0076eab3_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_forge_memory_567x32_61>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_structuralmemory_01dfd5d1_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_0053b1f8_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00a26d5b_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_007a494e_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_sqrtValue>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_Kicker_16>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_01d4741f_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00bf5c76_>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_yCount>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>.
Parsing module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s1>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_01b502a3_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_00ea6aae_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_y>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_is_final_XY>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_Kicker_18>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_input>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_while_loop_status>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_globalreset_physical_00e8f4a6_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_007c158f_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_0130f428_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_x>.
Parsing module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_and_send_XY>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_displacement>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_003cfee4_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_01366608_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_00c7e6c9_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_globalreset_physical_00336005_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_doneArrayCount>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00d0c7d9_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00c9388f_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_x>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_Kicker_15>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_008be01f_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_019c008a_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_01850063_>.
Parsing module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_y>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" into library work
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_scheduler>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01d533f9_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01683269_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_y>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_globalreset_physical_01438587_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_get_dx_dy>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01e3d241_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_017dc8db_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dy>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_send>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_updateCentreXY>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_Kicker_17>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s2>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ddaee3_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ef64b4_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_x>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_while_loop_status>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01462cd4_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ffc848_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dx>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_0020e8c2_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01bbbd84_>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_loopcount>.
Parsing module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s3>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" into library work
Parsing module <Mean_Shift_Main_input_read_YUV_to_RGB>.
Parsing module <Mean_Shift_Main_input_read_YUV_to_RGB_untagged_0>.
Parsing module <Mean_Shift_Main_input_read_YUV_to_RGB_Kicker_20>.
Parsing module <Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0_>.
Parsing module <Mean_Shift_Main_input_read_YUV_to_RGB_scheduler>.
Analyzing Verilog file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" into library work
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueY>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueV>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_doneCount>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueU>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s10>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s1>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s0>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_globalreset_physical_01fd2cba_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_00c903db_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_01d7fe21_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_011cd3c0_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_Kicker_19>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_send>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_012054b3_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s3>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_00f07366_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_01b96007_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0046549c_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_000a7b14_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_count>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_012ad708_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0122841a_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_014603c2_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s2>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_0091ede2_>.
Parsing module <Mean_Shift_Main_input_read_Stream_to_YUV_getPictureSize>.
Parsing VHDL file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbtypes.vhdl" into library systemBuilder
Parsing package <sb_types>.
Parsing package body <sb_types>.
Parsing VHDL file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl" into library systemBuilder
Parsing package <fifo_utilities>.
Parsing package body <fifo_utilities>.
Parsing entity <ram_1p_int>.
Parsing entity <ram_1p_bool>.
Parsing entity <ram_2p_int>.
Parsing entity <ram_2p_bool>.
Parsing entity <ram_2p_dualclock_int>.
Parsing entity <ram_2p_dualclock_bool>.
Parsing entity <sync_fifo_controller>.
Parsing entity <async_fifo_controller>.
Parsing entity <sync_fifo_int>.
Parsing entity <msync_fifo_int>.
Parsing entity <sync_fifo_bool>.
Parsing entity <msync_fifo_bool>.
Parsing entity <async_fifo_int>.
Parsing entity <async_fifo_bool>.
Parsing entity <Queue>.
Parsing entity <Double_Queue>.
Parsing entity <Queue_bool>.
Parsing entity <Double_Queue_bool>.
Parsing entity <Queue_Async>.
Parsing entity <Double_Queue_Async>.
Parsing entity <Queue_bool_Async>.
Parsing entity <Double_Queue_bool_Async>.
Parsing entity <fanout_protocol>.
Parsing entity <fanout>.
Parsing entity <fanout_bool>.
Parsing entity <sequencer>.
Parsing entity <phaseSequencer>.
Parsing entity <resetController>.
Parsing entity <natout>.
Parsing VHDL file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" into library systemBuilder
Parsing architecture <behavioral> of entity <ram_1p_int>.
Parsing architecture <behavioral> of entity <ram_1p_bool>.
Parsing architecture <behavioral> of entity <ram_2p_int>.
Parsing architecture <behavioral_distributed> of entity <ram_2p_int>.
Parsing architecture <behavioral> of entity <ram_2p_bool>.
Parsing architecture <behavioral> of entity <ram_2p_dualclock_int>.
Parsing architecture <behavioral> of entity <ram_2p_dualclock_bool>.
Parsing architecture <behavioral> of entity <async_fifo_controller>.
Parsing architecture <behavioral> of entity <async_fifo_int>.
Parsing architecture <behavioral> of entity <async_fifo_bool>.
Parsing architecture <behavioral> of entity <sync_fifo_controller>.
Parsing architecture <behavioral> of entity <msync_fifo_int>.
Parsing architecture <behavioral> of entity <sync_fifo_int>.
Parsing architecture <behavioral> of entity <msync_fifo_bool>.
Parsing architecture <behavioral> of entity <sync_fifo_bool>.
Parsing architecture <behavioral> of entity <queue>.
Parsing architecture <behavioral> of entity <double_queue>.
Parsing architecture <behavioral> of entity <queue_bool>.
Parsing architecture <behavioral> of entity <double_queue_bool>.
Parsing architecture <behavioral> of entity <queue_async>.
Parsing architecture <behavioral> of entity <double_queue_async>.
Parsing architecture <behavioral> of entity <queue_bool_async>.
Parsing architecture <behavioral> of entity <fanout_protocol>.
Parsing architecture <behavioral> of entity <fanout>.
Parsing architecture <behavioral> of entity <fanout_bool>.
Parsing architecture <behavioral> of entity <sequencer>.
Parsing architecture <behavioral> of entity <phasesequencer>.
Parsing architecture <behavioral> of entity <resetcontroller>.
Parsing VHDL file "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" into library work
Parsing entity <TopMeanShift>.
Parsing architecture <rtl> of entity <topmeanshift>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopMeanShift> (architecture <rtl>) from library <work>.

Elaborating entity <resetController> (architecture <behavioral>) with generics from library <systembuilder>.
WARNING:HDLCompiler:89 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" Line 599: <source> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" Line 612: <test_eos> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" Line 634: <write_stream> remains a black-box since it has no binding entity.
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_kArray_evaluation

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_structuralmemory_004eb15c_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 152: Assignment to ADDR_reg ignored, since the identifier is never used

Elaborating module
<RAMB16_S18(INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INIT
P_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0)>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 242: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 319: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 320: Size mismatch in connection of port <DO>. Formal port size is 16-bit while actual signal size is 18-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 320: Assignment to extras_0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_xCount>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00676f5a_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00014991_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_Kicker_12>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_sqrtValue>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_006d7975_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0182d569_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 99: Assignment to Mean_Shift_Main_main_loop_cal_kArray_evaluation_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_simplememoryreferee_0069500d_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 749: Assignment to not_019bc0ee_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 753: Assignment to not_014a3773_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 106: Assignment to bus_01ab3c60_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_globalreset_physical_009d637d_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_kernelValue>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_014d6f3c_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0142495a_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 910: Assignment to and_u893_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 920: Assignment to and_u897_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 117: Assignment to sendData_u23 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_yCount>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01bf5cec_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01acfc81_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 1206: Assignment to and_u912_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 1256: Assignment to and_u920_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" Line 130: Assignment to kernelEvaluation_u13 ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_update_model

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00984b23_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 744: Assignment to not_01a0ce72_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 764: Assignment to not_00ba6c26_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 425: Assignment to bus_0042e8f2_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s11>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_Kicker_13>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 1698: Assignment to and_u940_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3184: Assignment to and_u955_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3196: Assignment to and_u959_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3207: Assignment to and_u964_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3429: Assignment to and_u972_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3679: Assignment to and_u985_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3691: Assignment to and_u990_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 3758: Assignment to and_u1000_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 442: Assignment to updateModel_u43 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 443: Assignment to updateModel_u48 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 444: Assignment to updateModel_u51 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 445: Assignment to updateModel_u53 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 447: Assignment to updateModel_u58 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 448: Assignment to updateModel_u61 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 449: Assignment to updateModel_u64 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 450: Assignment to updateModel_u67 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 451: Assignment to updateModel_u71 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 452: Assignment to updateModel_u74 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 453: Assignment to updateModel_u78 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 454: Assignment to updateModel_u81 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s2>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s12>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s5>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 4418: Assignment to and_u1007_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 4716: Assignment to and_u1095_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 4719: Assignment to and_u1096_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 4725: Assignment to and_u1101_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 493: Assignment to Mean_Shift_Main_main_loop_cal_update_model_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_004642a8_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5176: Assignment to not_01c2f517_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5179: Assignment to not_0039bf65_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 499: Assignment to bus_00776aba_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_y>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0028dd7e_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01d86eff_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_017e6bfa_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44>.

Elaborating module <RAMB16_S1(INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0)>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5359: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5428: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5497: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5566: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5635: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5704: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5773: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5842: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5911: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 5980: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6049: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6118: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6187: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6256: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6325: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6394: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0129ceb5_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6473: Assignment to not_018bc504_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6501: Assignment to not_01642a70_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 521: Assignment to bus_00e794cd_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_007c5369_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6557: Assignment to not_00856caf_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6559: Assignment to not_004bf352_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 530: Assignment to bus_005945e8_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_doneCount_bin>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 533: Assignment to doneCount_bin_u6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 534: Assignment to doneCount_bin_u8 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00169eff_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_init>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_x>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0164d133_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0154fbe6_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00811816_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_015f623e_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_send_bin>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 6816: Assignment to and_u1138_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 554: Assignment to send_bin_u14 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_initialise>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 559: Assignment to initialise_u10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 560: Assignment to initialise_u12 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 561: Assignment to initialise_u14 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s3>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s9>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_binValue>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_004a6cb7_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0195d0d6_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00b28bb3_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 577: Assignment to bus_01d147d6_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s8>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s7>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_01275630_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7047: Assignment to ADDR_reg ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7137: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7214: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7215: Size mismatch in connection of port <DO>. Formal port size is 16-bit while actual signal size is 18-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7215: Assignment to extras_0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_0069da77_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_4096x32_46>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7286: Assignment to ADDRA_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7294: Assignment to ADDRB_reg ignored, since the identifier is never used

Elaborating module
<RAMB16_S4_S4(INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST
")>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7381: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7382: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7451: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7452: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7521: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7522: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7591: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7592: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7662: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7663: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7733: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7734: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7804: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7805: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7875: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 7876: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_011e6929_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_doneCountIm>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 599: Assignment to doneCountIm_u4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 600: Assignment to doneCountIm_u6 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00431d38_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_47>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8061: Assignment to ADDRA_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8069: Assignment to ADDRB_reg ignored, since the identifier is never used

Elaborating module
<RAMB16_S18_S18(INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,
INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST")>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8164: Size mismatch in connection of port <ADDRA>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8166: Size mismatch in connection of port <ADDRB>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8244: Size mismatch in connection of port <ADDRA>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8244: Assignment to extrasa_0 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8245: Size mismatch in connection of port <ADDRB>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8246: Assignment to extrasb_0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_while_loop_status>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_send_Qu>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 617: Assignment to send_Qu_u10 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_send_Pu>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 622: Assignment to send_Pu_u10 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s6>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_isLoopTrue>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8539: Assignment to and_u1144_u0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_globalreset_physical_0068846e_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_getkArray>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8658: Assignment to and_u1149_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 639: Assignment to getkArray_u14 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0034b59d_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8762: Assignment to not_01fe5fb4_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8763: Assignment to not_00733988_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8774: Assignment to not_00fd198f_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 647: Assignment to bus_0159583c_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_doneCount_mModel>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 652: Assignment to doneCount_mModel_u2 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00220790_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8849: Assignment to not_0141610f_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 8850: Assignment to not_002df11f_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 659: Assignment to bus_01fce371_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_x>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_010a8ccc_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01e7e161_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_y>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00d0a834_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0159cef6_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s10>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00274de2_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 680: Assignment to bus_0093d16c_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_doneArrayCount>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 682: Assignment to doneArrayCount_u6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 683: Assignment to doneArrayCount_u8 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_getCentreXY_loop>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 9224: Assignment to and_u1156_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 696: Assignment to getValueRGB_u42 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 697: Assignment to getValueRGB_u46 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" Line 698: Assignment to getValueRGB_u50 ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_update_weight

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 254: Assignment to bus_018b4bb0_ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 255: Assignment to bus_0037440e_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_send>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 529: Assignment to and_u1161_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 261: Assignment to send_u69 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f5930f_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_53>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 588: Assignment to ADDRA_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 596: Assignment to ADDRB_reg ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 682: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 683: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 752: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 753: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 822: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 823: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 892: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 893: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 962: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 963: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1032: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1033: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1102: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1103: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1172: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1173: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_globalreset_physical_00231b07_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_doneCountSend>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 276: Assignment to doneCountSend_u3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 277: Assignment to doneCountSend_u5 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0160c405_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1356: Assignment to not_0098f059_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1368: Assignment to not_017ac324_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 283: Assignment to bus_0067e5b6_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s4>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_y>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0033f9b5_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01f69301_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1805: Assignment to and_u1175_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1815: Assignment to and_u1178_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1883: Assignment to and_u1188_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1901: Assignment to and_u1196_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 1951: Assignment to and_u1205_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 303: Assignment to update_weights_u31 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 304: Assignment to update_weights_u34 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 306: Assignment to update_weights_u38 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 307: Assignment to update_weights_u42 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 308: Assignment to update_weights_u44 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 309: Assignment to update_weights_u48 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 310: Assignment to update_weights_u51 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 311: Assignment to update_weights_u54 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s3>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00b9b42c_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 319: Assignment to bus_00b7258f_ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 321: Assignment to bus_00e324d4_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_mModel>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 323: Assignment to doneCount_mModel_u3 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_019a0a1d_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 329: Assignment to bus_0138c2b5_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s2>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2599: Assignment to and_u1222_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2608: Assignment to and_u1227_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2618: Assignment to and_u1235_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2624: Assignment to and_u1239_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2635: Assignment to and_u1247_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2643: Assignment to and_u1252_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 351: Assignment to Mean_Shift_Main_main_loop_cal_update_weight_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00d3a699_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2882: Assignment to ADDR_reg ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 2972: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3049: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3050: Size mismatch in connection of port <DO>. Formal port size is 16-bit while actual signal size is 18-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3050: Assignment to extras_0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_sqrtValue>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00707d22_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_017b504a_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelPu>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 364: Assignment to getColorModelPu_u10 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelQu>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 370: Assignment to getColorModelQu_u10 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_bin>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 374: Assignment to doneCount_bin_u9 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 375: Assignment to doneCount_bin_u11 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f0e25f_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_55>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3291: Assignment to ADDRA_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3299: Assignment to ADDRB_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3303: Assignment to mux_outb ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3384: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3385: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3454: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3455: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3524: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3525: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3594: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3595: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3665: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3666: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3736: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3737: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3807: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3808: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3878: Size mismatch in connection of port <ADDRA>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3879: Size mismatch in connection of port <ADDRB>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_009af39b_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3968: Assignment to not_0186cad9_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 3996: Assignment to not_0090256b_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 388: Assignment to bus_0041f6e9_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01eb4bee_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0157dad6_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0097f16a_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4091: Assignment to not_009f64da_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4100: Assignment to not_017caeaa_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 399: Assignment to bus_0138888b_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01c072c4_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_56>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4129: Assignment to ADDR_reg ignored, since the identifier is never used

Elaborating module <RAMB16_S4(INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0)>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4211: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4280: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4349: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4418: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4487: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4556: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4625: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4694: Size mismatch in connection of port <ADDR>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4800: Assignment to and_u1284_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 410: Assignment to getBinValue_u14 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_Kicker_14>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_x>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00ea002d_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00b930ff_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_015bbe34_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4938: Assignment to not_003e845e_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 4946: Assignment to not_00253edc_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" Line 423: Assignment to bus_00f92f33_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00ad6271_>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_displacement

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_003cfee4_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 211: Assignment to ADDR_reg ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 301: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 378: Size mismatch in connection of port <ADDR>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 379: Size mismatch in connection of port <DO>. Formal port size is 16-bit while actual signal size is 18-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 379: Assignment to extras_0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_01366608_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 455: Assignment to not_00dc19c0_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 471: Assignment to not_0100d553_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 130: Assignment to bus_019dc434_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 789: Assignment to and_u1286_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1106: Assignment to and_u1299_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1117: Assignment to and_u1303_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1184: Assignment to and_u1312_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1193: Assignment to and_u1316_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1205: Assignment to and_u1320_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1274: Assignment to and_u1331_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 135: Assignment to compute_displacement_u12 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 137: Assignment to compute_displacement_u15 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_00c7e6c9_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_globalreset_physical_00336005_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1504: Assignment to and_u1337_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 153: Assignment to getWeightsArray_u19 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 154: Assignment to getWeightsArray_u23 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_doneArrayCount>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 160: Assignment to doneArrayCount_u9 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 161: Assignment to doneArrayCount_u11 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_x>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00d0c7d9_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00c9388f_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_Kicker_15>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1738: Assignment to and_u1341_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1747: Assignment to and_u1347_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 176: Assignment to Mean_Shift_Main_main_loop_cal_displacement_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_008be01f_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1883: Assignment to not_00117da3_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 1891: Assignment to not_002368ff_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" Line 182: Assignment to bus_008a5a84_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_y>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_019c008a_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_01850063_>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_kArray_derv

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_xCount>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00639965_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_0044c139_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 92: Assignment to Mean_Shift_Main_main_loop_cal_kArray_derv_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 96: Assignment to bus_0170f329_ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 97: Assignment to bus_019761ad_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_globalreset_physical_0076eab3_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_structuralmemory_01dfd5d1_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_forge_memory_567x32_61>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 455: Assignment to ADDRA_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 463: Assignment to ADDRB_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 467: Assignment to mux_outb ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 556: Size mismatch in connection of port <ADDRA>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 558: Size mismatch in connection of port <ADDRB>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 635: Size mismatch in connection of port <ADDRA>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 635: Assignment to extrasa_0 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 636: Size mismatch in connection of port <ADDRB>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_0053b1f8_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 725: Assignment to not_00c74207_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 726: Assignment to not_01ff108e_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 112: Assignment to bus_00a9a578_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_sqrtValue>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00a26d5b_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_007a494e_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_Kicker_16>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_yCount>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_01d4741f_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00bf5c76_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 969: Assignment to and_u1381_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 977: Assignment to and_u1385_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 131: Assignment to sendData_u32 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 1238: Assignment to and_u1397_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 1284: Assignment to and_u1404_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 138: Assignment to kernelDerivation_u12 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" Line 139: Assignment to kernelDerivation_u16 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s1>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_Centre_XY

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 287: Assignment to and_u1423_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 296: Assignment to and_u1429_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 298: Assignment to and_u1430_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 304: Assignment to and_u1435_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 311: Assignment to and_u1440_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 315: Assignment to and_u1442_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 134: Assignment to Mean_Shift_Main_main_loop_cal_Centre_XY_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_y>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01d533f9_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01683269_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_globalreset_physical_01438587_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_get_dx_dy>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dy>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01e3d241_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_017dc8db_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_send>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_updateCentreXY>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 671: Assignment to and_u1450_u0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_Kicker_17>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 170: Assignment to initialise_u15 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 171: Assignment to initialise_u17 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" Line 172: Assignment to initialise_u19 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s2>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_x>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ddaee3_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ef64b4_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_while_loop_status>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dx>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01462cd4_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ffc848_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_loopcount>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_0020e8c2_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01bbbd84_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s3>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_main_loop_cal_Final_Centre_XY

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_y>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_01b502a3_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_00ea6aae_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" Line 284: Assignment to and_u1456_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" Line 292: Assignment to and_u1461_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" Line 303: Assignment to and_u1469_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" Line 306: Assignment to and_u1471_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" Line 107: Assignment to Mean_Shift_Main_main_loop_cal_Final_Centre_XY_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_is_final_XY>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" Line 110: Assignment to is_final_XY_u1 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_Kicker_18>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_input>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_while_loop_status>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_globalreset_physical_00e8f4a6_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_x>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_007c158f_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_0130f428_>.

Elaborating module <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_and_send_XY>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_input_read_Stream_to_YUV

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueY>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 187: Assignment to getPixValueY_u16 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueV>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 193: Assignment to getPixValueV_u16 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_doneCount>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 196: Assignment to doneCount_u2 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueU>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 202: Assignment to getPixValueU_u16 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 655: Assignment to and_u1481_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 663: Assignment to and_u1486_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 670: Assignment to and_u1492_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 680: Assignment to and_u1498_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 688: Assignment to and_u1504_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 694: Assignment to and_u1509_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 702: Assignment to and_u1514_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 711: Assignment to and_u1521_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 721: Assignment to and_u1527_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 217: Assignment to Mean_Shift_Main_input_read_Stream_to_YUV_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s10>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s1>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s0>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_globalreset_physical_01fd2cba_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_00c903db_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 983: Assignment to not_015af794_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 990: Assignment to not_0008662c_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 237: Assignment to bus_018fc434_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_01d7fe21_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1055: Assignment to not_01e00a1b_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1073: Assignment to not_00654dc1_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 244: Assignment to bus_010e5d48_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_011cd3c0_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1180: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1249: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1318: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1387: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1456: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1525: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1594: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1663: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1732: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1801: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1870: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 1939: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2008: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2077: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2146: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2215: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_Kicker_19>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_send>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 256: Assignment to send_u84 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 257: Assignment to send_u87 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 258: Assignment to send_u90 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_012054b3_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s3>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_00f07366_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2503: Assignment to endianswapper_00f07366_out ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_01b96007_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_count>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0046549c_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_000a7b14_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_012ad708_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0122841a_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2606: Assignment to endianswapper_0122841a_out ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_014603c2_>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s2>.

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_0091ede2_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2716: Assignment to not_000d95ce_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 2726: Assignment to not_0147bb5b_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 295: Assignment to bus_01ba064c_ ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_Stream_to_YUV_getPictureSize>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 298: Assignment to getPictureSize_u6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" Line 299: Assignment to getPictureSize_u8 ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Mean_Shift_Main_input_read_YUV_to_RGB

Elaborating module <Mean_Shift_Main_input_read_YUV_to_RGB>.

Elaborating module <Mean_Shift_Main_input_read_YUV_to_RGB_untagged_0>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 250: Assignment to and_u1541_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 255: Assignment to and_u1544_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 269: Assignment to and_u1549_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 288: Assignment to and_u1558_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 289: Assignment to and_u1559_u0 ignored, since the identifier is never used

Elaborating module <Mean_Shift_Main_input_read_YUV_to_RGB_Kicker_20>.

Elaborating module <Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0_>.

Elaborating module <Mean_Shift_Main_input_read_YUV_to_RGB_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 420: Assignment to and_u1566_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 424: Assignment to and_u1569_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" Line 89: Assignment to Mean_Shift_Main_input_read_YUV_to_RGB_scheduler_instance_DONE ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module output_process_Draw_rectangle

Elaborating module <output_process_Draw_rectangle>.

Elaborating module <output_process_Draw_rectangle_stateVar_centre_x>.

Elaborating module <output_process_Draw_rectangle_endianswapper_0089b0f2_>.

Elaborating module <output_process_Draw_rectangle_endianswapper_00593a7d_>.

Elaborating module <output_process_Draw_rectangle_structuralmemory_0088abf5_>.

Elaborating module <output_process_Draw_rectangle_forge_memory_25344x8_69>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 486: Assignment to mux_outb ignored, since the identifier is never used

Elaborating module
<RAMB16_S1_S1(INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST
")>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 569: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 570: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 639: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 640: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 709: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 710: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 779: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 780: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 849: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 850: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 919: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 920: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 989: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 990: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1059: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1060: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1129: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1130: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1199: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1200: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1269: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1270: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1339: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1340: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1409: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1410: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1479: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1480: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1549: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1550: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1619: Size mismatch in connection of port <ADDRA>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1620: Size mismatch in connection of port <ADDRB>. Formal port size is 14-bit while actual signal size is 32-bit.

Elaborating module <output_process_Draw_rectangle_stateVar_count_x>.

Elaborating module <output_process_Draw_rectangle_endianswapper_00295635_>.

Elaborating module <output_process_Draw_rectangle_endianswapper_002ab668_>.

Elaborating module <output_process_Draw_rectangle_simplememoryreferee_00bd791e_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 259: Assignment to bus_00d9fe67_ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 260: Assignment to bus_006fd605_ ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_stateVar_state_s3>.

Elaborating module <output_process_Draw_rectangle_stateVar_count_y>.

Elaborating module <output_process_Draw_rectangle_endianswapper_00e87db1_>.

Elaborating module <output_process_Draw_rectangle_endianswapper_018c8696_>.

Elaborating module <output_process_Draw_rectangle_simplememoryreferee_00ed4e4b_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1858: Assignment to not_01e2a94c_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1887: Assignment to not_009b6a17_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1894: Assignment to not_00b7e754_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 276: Assignment to bus_0179d231_ ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_stateVar_state_s1>.

Elaborating module <output_process_Draw_rectangle_simplememoryreferee_00e73508_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1963: Assignment to not_00a47ffe_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1981: Assignment to not_01de481d_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 1992: Assignment to not_0051fcaa_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 288: Assignment to bus_002ee5f8_ ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_doneCountIm>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 291: Assignment to doneCountIm_u7 ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_simplememoryreferee_00b19833_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 2085: Assignment to not_01804356_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 2095: Assignment to not_01027f4e_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 2106: Assignment to not_00146daa_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 300: Assignment to bus_00d2523f_ ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_structuralmemory_009e6b31_>.

Elaborating module <output_process_Draw_rectangle_send>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 2297: Assignment to and_u1578_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 313: Assignment to send_u105 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 314: Assignment to send_u108 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 315: Assignment to send_u111 ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_globalreset_physical_001fa2b7_>.

Elaborating module <output_process_Draw_rectangle_drawRectangle>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 327: Assignment to drawRectangle_u24 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 328: Assignment to drawRectangle_u28 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 329: Assignment to drawRectangle_u32 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 330: Assignment to drawRectangle_u33 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 331: Assignment to drawRectangle_u36 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 332: Assignment to drawRectangle_u40 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 333: Assignment to drawRectangle_u44 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 334: Assignment to drawRectangle_u45 ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_getValueRGB>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 3156: Assignment to and_u1605_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 341: Assignment to getValueRGB_u60 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 342: Assignment to getValueRGB_u64 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 344: Assignment to getValueRGB_u68 ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_Kicker_21>.

Elaborating module <output_process_Draw_rectangle_simplememoryreferee_01bc888a_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 352: Assignment to bus_008abdc8_ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 353: Assignment to bus_00e4d935_ ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_structuralmemory_0198cbd9_>.

Elaborating module <output_process_Draw_rectangle_stateVar_centre_y>.

Elaborating module <output_process_Draw_rectangle_endianswapper_00c13abb_>.

Elaborating module <output_process_Draw_rectangle_endianswapper_00792464_>.

Elaborating module <output_process_Draw_rectangle_stateVar_state_s0>.

Elaborating module <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 371: Assignment to bus_00a8f1e0_ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 372: Assignment to bus_008cf4be_ ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_stateVar_state_s2>.

Elaborating module <output_process_Draw_rectangle_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 3655: Assignment to and_u1626_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 3658: Assignment to and_u1628_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" Line 388: Assignment to output_process_Draw_rectangle_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <output_process_Draw_rectangle_getCenterXY>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module output_process_RGB_to_YUV

Elaborating module <output_process_RGB_to_YUV>.

Elaborating module <output_process_RGB_to_YUV_globalreset_physical_000dd4f7_>.

Elaborating module <output_process_RGB_to_YUV_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 164: Assignment to and_u1658_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 166: Assignment to and_u1660_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 79: Assignment to output_process_RGB_to_YUV_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <output_process_RGB_to_YUV_untagged_0>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 339: Assignment to and_u1669_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 340: Assignment to and_u1670_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 356: Assignment to and_u1677_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 360: Assignment to and_u1679_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" Line 374: Assignment to and_u1684_u0 ignored, since the identifier is never used

Elaborating module <output_process_RGB_to_YUV_Kicker_22>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module output_process_YUV_to_Stream

Elaborating module <output_process_YUV_to_Stream>.

Elaborating module <output_process_YUV_to_Stream_stateVar_count>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_00ee0e50_>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_0115383f_>.

Elaborating module <output_process_YUV_to_Stream_doneCountYUV>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 343: Assignment to and_u1688_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 344: Assignment to and_u1689_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 167: Assignment to doneCountYUV_u5 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_send>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 171: Assignment to send_u124 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_getPixValueY>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 177: Assignment to getPixValueY_u22 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_stateVar_state_s1>.

Elaborating module <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_00cd6794_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 526: Assignment to endianswapper_00cd6794_out ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_endianswapper_01ff7bcd_>.

Elaborating module <output_process_YUV_to_Stream_getPixValueU>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 191: Assignment to getPixValueU_u22 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_scheduler>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 784: Assignment to and_u1693_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 794: Assignment to and_u1699_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 802: Assignment to and_u1706_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 809: Assignment to and_u1710_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 819: Assignment to and_u1717_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 825: Assignment to and_u1722_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 835: Assignment to and_u1728_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 843: Assignment to and_u1735_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 850: Assignment to and_u1739_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 206: Assignment to output_process_YUV_to_Stream_scheduler_instance_DONE ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_Kicker_23>.

Elaborating module <output_process_YUV_to_Stream_stateVar_state_s3>.

Elaborating module <output_process_YUV_to_Stream_structuralmemory_00351e7a_>.

Elaborating module <output_process_YUV_to_Stream_forge_memory_76032x8_71>.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1154: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1223: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1292: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1361: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1430: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1499: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1568: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1637: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1706: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1775: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1844: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1913: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 1982: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2051: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2120: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2189: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2258: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2327: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2396: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2465: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2534: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2603: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2672: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2741: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2810: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2879: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 2948: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3017: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3086: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3155: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3224: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3293: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3362: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3431: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3500: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3569: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3638: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3707: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3776: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3845: Size mismatch in connection of port <ADDR>. Formal port size is 14-bit while actual signal size is 32-bit.

Elaborating module <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_01e1f89b_>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_0033bf94_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 3925: Assignment to endianswapper_0033bf94_out ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_stateVar_state_s10>.

Elaborating module <output_process_YUV_to_Stream_stateVar_state_s0>.

Elaborating module <output_process_YUV_to_Stream_getPixValueV>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 233: Assignment to getPixValueV_u22 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_simplememoryreferee_0110d2f9_>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 4081: Assignment to not_012e53e5_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 4099: Assignment to not_006f2e33_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 4116: Assignment to not_0003e3aa_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 4123: Assignment to not_013b0f62_u0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 243: Assignment to bus_002be47c_ ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_stateVar_count_frame>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_00a1a40e_>.

Elaborating module <output_process_YUV_to_Stream_endianswapper_015e1b89_>.

Elaborating module <output_process_YUV_to_Stream_doneCount>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 250: Assignment to doneCount_u3 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_getPictureSize>.
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 254: Assignment to getPictureSize_u9 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" Line 255: Assignment to getPictureSize_u11 ignored, since the identifier is never used

Elaborating module <output_process_YUV_to_Stream_globalreset_physical_01e6c057_>.

Elaborating module <output_process_YUV_to_Stream_stateVar_state_s2>.
Back to vhdl to continue elaboration

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout_protocol> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <fanout> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <Queue> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <sync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <msync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <sync_fifo_controller> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <ram_2p_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <Queue> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <sync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <msync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <ram_2p_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <Queue> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <sync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <msync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <ram_2p_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <Queue> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <sync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <msync_fifo_int> (architecture <behavioral>) with generics from library <systembuilder>.

Elaborating entity <ram_2p_int> (architecture <behavioral>) with generics from library <systembuilder>.
WARNING:Xst:2972 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2502. All outputs of instance <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_00f07366__1> of block <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_00f07366_> are unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2605. All outputs of instance <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0122841a__1> of block <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0122841a_> are unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 525. All outputs of instance <output_process_YUV_to_Stream_endianswapper_00cd6794__1> of block <output_process_YUV_to_Stream_endianswapper_00cd6794_> are unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 3924. All outputs of instance <output_process_YUV_to_Stream_endianswapper_0033bf94__1> of block <output_process_YUV_to_Stream_endianswapper_0033bf94_> are unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopMeanShift>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd".
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2024: Output port <full> of the instance <q_ai_Write_stream_Byte> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2024: Output port <almost_full> of the instance <q_ai_Write_stream_Byte> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2043: Output port <full> of the instance <q_ai_Write_stream_pEOF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2043: Output port <almost_full> of the instance <q_ai_Write_stream_pEOF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2062: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_weight_bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2062: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_weight_bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2081: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_displacement_weights> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2081: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_displacement_weights> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2100: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_displacement_kDerArray> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2100: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_displacement_kDerArray> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2119: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_centre_x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2119: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_centre_x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2138: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_centre_y_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2138: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_centre_y_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2157: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_loop_status> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2157: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_loop_status> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2176: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Centre_XY_dx_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2176: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Centre_XY_dx_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2195: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Centre_XY_dy_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2195: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Centre_XY_dy_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2214: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Final_Centre_XY_X_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2214: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Final_Centre_XY_X_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2233: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Final_Centre_XY_Y_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2233: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Final_Centre_XY_Y_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2252: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Final_Centre_XY_loop_stat> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2252: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_Final_Centre_XY_loop_stat> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2271: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_kArray> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2271: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_kArray> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2290: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_weight_QuModel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2290: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_weight_QuModel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2309: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_weight_PuModel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2309: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_weight_PuModel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2328: Output port <full> of the instance <q_ai_Mean_Shift_Main_input_read_YUV_to_RGB_Y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2328: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_input_read_YUV_to_RGB_Y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2347: Output port <full> of the instance <q_ai_Mean_Shift_Main_input_read_YUV_to_RGB_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2347: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_input_read_YUV_to_RGB_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2366: Output port <full> of the instance <q_ai_Mean_Shift_Main_input_read_YUV_to_RGB_V> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2366: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_input_read_YUV_to_RGB_V> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2385: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2385: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2404: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2404: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2423: Output port <full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2423: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_main_loop_cal_update_model_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2442: Output port <full> of the instance <q_ai_Mean_Shift_Main_input_read_Stream_to_YUV_stream> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2442: Output port <almost_full> of the instance <q_ai_Mean_Shift_Main_input_read_Stream_to_YUV_stream> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2461: Output port <full> of the instance <q_ai_output_process_RGB_to_YUV_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2461: Output port <almost_full> of the instance <q_ai_output_process_RGB_to_YUV_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2480: Output port <full> of the instance <q_ai_output_process_RGB_to_YUV_G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2480: Output port <almost_full> of the instance <q_ai_output_process_RGB_to_YUV_G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2499: Output port <full> of the instance <q_ai_output_process_RGB_to_YUV_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2499: Output port <almost_full> of the instance <q_ai_output_process_RGB_to_YUV_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2518: Output port <full> of the instance <q_ai_output_process_YUV_to_Stream_Y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2518: Output port <almost_full> of the instance <q_ai_output_process_YUV_to_Stream_Y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2537: Output port <full> of the instance <q_ai_output_process_YUV_to_Stream_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2537: Output port <almost_full> of the instance <q_ai_output_process_YUV_to_Stream_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2556: Output port <full> of the instance <q_ai_output_process_YUV_to_Stream_V> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2556: Output port <almost_full> of the instance <q_ai_output_process_YUV_to_Stream_V> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2575: Output port <full> of the instance <q_ai_Test_EOS_In> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2575: Output port <almost_full> of the instance <q_ai_Test_EOS_In> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2594: Output port <full> of the instance <q_ai_output_process_Draw_rectangle_Rin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2594: Output port <almost_full> of the instance <q_ai_output_process_Draw_rectangle_Rin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2613: Output port <full> of the instance <q_ai_output_process_Draw_rectangle_Gin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2613: Output port <almost_full> of the instance <q_ai_output_process_Draw_rectangle_Gin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2632: Output port <full> of the instance <q_ai_output_process_Draw_rectangle_Bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2632: Output port <almost_full> of the instance <q_ai_output_process_Draw_rectangle_Bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2651: Output port <full> of the instance <q_ai_output_process_Draw_rectangle_center_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2651: Output port <almost_full> of the instance <q_ai_output_process_Draw_rectangle_center_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2670: Output port <full> of the instance <q_ai_output_process_Draw_rectangle_center_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\TopMeanShift.vhd" line 2670: Output port <almost_full> of the instance <q_ai_output_process_Draw_rectangle_center_y> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopMeanShift> synthesized.

Synthesizing Unit <resetController>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        count = 1
    Found 1-bit register for signal <c[0].q<2>>.
    Found 1-bit register for signal <c[0].q<3>>.
    Found 1-bit register for signal <c[0].q<1>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <resetController> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <kArrayO_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" line 94: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_kArray_evaluation_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" line 100: Output port <bus_01ab3c60_> of the instance <Mean_Shift_Main_main_loop_cal_kArray_evaluation_simplememoryreferee_0069500d__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" line 113: Output port <RESULT_u582> of the instance <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" line 125: Output port <RESULT_u592> of the instance <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_structuralmemory_004eb15c_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <bus_008c23ad_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v" line 350: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_1945508_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_1945508_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_structuralmemory_004eb15c_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <ADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_xCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 32-bit register for signal <stateVar_xCount_u2>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_xCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00676f5a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00676f5a_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00014991_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_00014991_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_Kicker_12>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_Kicker_12> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_sqrtValue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 32-bit register for signal <stateVar_sqrtValue_u3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_sqrtValue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_006d7975_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_006d7975_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0182d569_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0182d569_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 1-bit register for signal <stateVar_state_s0_u9>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 1-bit register for signal <stateVar_state_s1_u10>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <port_00d87fb2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00ef006f_u0>.
    Found 1-bit register for signal <and_delayed_u40>.
    Found 1-bit register for signal <reg_00ef006f_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_u41_u0>.
    Found 1-bit register for signal <block_GO_delayed_u24>.
    Found 1-bit register for signal <reg_012f5528_u0>.
    Found 1-bit register for signal <reg_01c5fbaf_u0>.
    Found 1-bit register for signal <reg_0179d93d_u0>.
    Found 1-bit register for signal <scoreboard_01f16a27_reg0>.
    Found 1-bit register for signal <scoreboard_01f16a27_reg1>.
    Found 1-bit register for signal <syncEnable_u203>.
    Found 1-bit register for signal <syncEnable_u204_u0>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_simplememoryreferee_0069500d_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <bus_00763e3f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01a07cc1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u49_u0>.
    Found 1-bit register for signal <done_qual_u48>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_simplememoryreferee_0069500d_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_globalreset_physical_009d637d_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 1-bit register for signal <glitch_u12>.
    Found 1-bit register for signal <cross_u12>.
    Found 1-bit register for signal <sample_u12>.
    Found 1-bit register for signal <final_u12>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_globalreset_physical_009d637d_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_kernelValue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 32-bit register for signal <stateVar_kernelValue_u1>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_kernelValue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_014d6f3c_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_014d6f3c_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0142495a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_0142495a_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <port_00eb7620_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01b7bc4b_u0>.
    Found 1-bit register for signal <reg_00e4a362_u0>.
    Found 32-bit register for signal <syncEnable_u205>.
    Found 32-bit subtractor for signal <subtract> created at line 888.
    Found 32-bit subtractor for signal <subtract_u51> created at line 889.
    Found 32-bit adder for signal <add> created at line 890.
    Found 32-bit adder for signal <add_u281> created at line 902.
    Found 32-bit adder for signal <add_u282> created at line 909.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_yCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Found 32-bit register for signal <stateVar_yCount_u2>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_stateVar_yCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01bf5cec_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01bf5cec_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01acfc81_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_endianswapper_01acfc81_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_evaluation.v".
WARNING:Xst:647 - Input <port_00c8f2ba_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <loopControl_u19>.
    Found 1-bit register for signal <reg_01381939_u0>.
    Found 1-bit register for signal <reg_01045e07_u0>.
    Found 1-bit register for signal <block_GO_delayed_u25>.
    Found 1-bit register for signal <reg_01381939_result_delayed_u0>.
    Found 1-bit register for signal <reg_007d6d5c_u0>.
    Found 1-bit register for signal <reg_007d6d5c_result_delayed_u0>.
    Found 1-bit register for signal <block_GO_delayed_u26_u0>.
    Found 1-bit register for signal <reg_01ee7308_u0>.
    Found 32-bit register for signal <fbReg_inlined_inlined_N4_5_5_u1>.
    Found 32-bit register for signal <fbReg_inlined_inlined_j5_6_6_u1>.
    Found 32-bit register for signal <latch_00f7271a_reg>.
    Found 32-bit register for signal <latch_01d1b269_reg>.
    Found 32-bit register for signal <fbReg_inlined_inlined_i0_1_1_u1>.
    Found 1-bit register for signal <latch_0165887b_reg>.
    Found 1-bit register for signal <loopControl_u20_u0>.
    Found 32-bit register for signal <fbReg_inlined_inlined_N0_1_1_u1>.
    Found 32-bit register for signal <fbReg_inlined_inlined_pSq0_1_1_u1>.
    Found 32-bit register for signal <syncEnable_u206>.
    Found 32-bit register for signal <syncEnable_u208_u0>.
    Found 32-bit register for signal <syncEnable_u209_u0>.
    Found 32-bit register for signal <latch_018dbd9e_reg>.
    Found 32-bit register for signal <syncEnable_u211_u0>.
    Found 32-bit register for signal <syncEnable_u212_u0>.
    Found 32-bit register for signal <fbReg_inlined_inlined_pSq4_5_5_u1>.
    Found 32-bit subtractor for signal <subtract> created at line 1258.
    Found 32-bit subtractor for signal <subtract_u52> created at line 1309.
    Found 32-bit subtractor for signal <subtract_u53> created at line 1315.
    Found 32-bit subtractor for signal <subtract_u54> created at line 1316.
    Found 63-bit adder for signal <add> created at line 1175.
    Found 63-bit adder for signal <add_u283> created at line 1176.
    Found 63-bit adder for signal <add_u284> created at line 1180.
    Found 63-bit adder for signal <add_u285> created at line 1181.
    Found 32-bit adder for signal <add_u286> created at line 1191.
    Found 32-bit adder for signal <add_u287> created at line 1209.
    Found 32-bit adder for signal <add_u288> created at line 1314.
    Found 32-bit adder for signal <add_u289> created at line 1317.
    Found 32-bit adder for signal <add_u290> created at line 1318.
    Found 32-bit adder for signal <add_u292> created at line 1330.
    Found 32-bit adder for signal <add_u293> created at line 1396.
    Found 63x63-bit multiplier for signal <n0164> created at line 1179.
    Found 63x63-bit multiplier for signal <n0169> created at line 1184.
    Found 32x32-bit multiplier for signal <n0171> created at line 1187.
    Found 32x32-bit multiplier for signal <n0173> created at line 1190.
    Found 64x64-bit multiplier for signal <n0176> created at line 1197.
    Found 32-bit comparator greater for signal <not_u185_u0> created at line 1163
    Found 32-bit comparator greater for signal <not_u186_u0> created at line 1170
    Found 64-bit comparator equal for signal <equals> created at line 1200
    Found 32-bit comparator greater for signal <not_u188_u0> created at line 1212
    Found 32-bit comparator greater for signal <greaterThan> created at line 1251
    Found 32-bit comparator greater for signal <greaterThan_u9> created at line 1268
    Found 32-bit comparator greater for signal <greaterThan_u10> created at line 1305
    Summary:
	inferred   5 Multiplier(s).
	inferred  15 Adder/Subtractor(s).
	inferred 459 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <B_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <loop_status_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <G_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kArray_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <centre_x_i_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <centre_y_i_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Pu_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Qu_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bin_o_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 420: Output port <bus_0042e8f2_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00984b23__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u595> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u596> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u600> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u602> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u603> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u606> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u607> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u609> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u610> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u614> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u616> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u617> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u621> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u624> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u627> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u630> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 432: Output port <RESULT_u633> of the instance <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 467: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_model_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 494: Output port <bus_00776aba_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_004642a8__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 515: Output port <bus_00e794cd_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0129ceb5__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 525: Output port <bus_005945e8_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_007c5369__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 532: Output port <RESULT_u670> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneCount_bin_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 532: Output port <RESULT_u672> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneCount_bin_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 550: Output port <RESULT_u678> of the instance <Mean_Shift_Main_main_loop_cal_update_model_send_bin_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 558: Output port <RESULT_u682> of the instance <Mean_Shift_Main_main_loop_cal_update_model_initialise_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 558: Output port <RESULT_u686> of the instance <Mean_Shift_Main_main_loop_cal_update_model_initialise_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 558: Output port <RESULT_u684> of the instance <Mean_Shift_Main_main_loop_cal_update_model_initialise_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 572: Output port <bus_01d147d6_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00b28bb3__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 598: Output port <RESULT_u687> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneCountIm_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 598: Output port <RESULT_u689> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneCountIm_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 614: Output port <RESULT_u693> of the instance <Mean_Shift_Main_main_loop_cal_update_model_send_Qu_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 619: Output port <RESULT_u700> of the instance <Mean_Shift_Main_main_loop_cal_update_model_send_Pu_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 634: Output port <RESULT_u713> of the instance <Mean_Shift_Main_main_loop_cal_update_model_getkArray_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 640: Output port <bus_0159583c_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0034b59d__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 651: Output port <RESULT_u715> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneCount_mModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 654: Output port <bus_01fce371_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00220790__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 675: Output port <bus_0093d16c_> of the instance <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00274de2__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 681: Output port <RESULT_u716> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneArrayCount_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 681: Output port <RESULT_u718> of the instance <Mean_Shift_Main_main_loop_cal_update_model_doneArrayCount_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 690: Output port <RESULT_u733> of the instance <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 690: Output port <RESULT_u737> of the instance <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 690: Output port <RESULT_u741> of the instance <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00984b23_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_01910a62_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_017741d2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u51_u0>.
    Found 1-bit register for signal <done_qual_u50>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00984b23_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s11>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s11_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s11> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_Kicker_13>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_res>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_Kicker_13> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_01ed94c3_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_013e6975_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00904e6d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_012bd60e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01309e36_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_000e4b21_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01f7f3e5_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00fa971f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_012eed5e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0145f3ca_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00b89952_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0068b39b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <and_delayed_u42> equivalent to <block_GO_delayed_u28_u0> has been removed
    Register <block_GO_delayed_u30_u0> equivalent to <and_delayed_u44_u0> has been removed
    Register <block_GO_delayed_u27> equivalent to <reg_00ae928c_u0> has been removed
    Register <block_GO_delayed_u29_u0> equivalent to <reg_01abe0f0_u0> has been removed
    Register <block_GO_delayed_result_delayed_u3> equivalent to <reg_01abe0f0_result_delayed_u0> has been removed
    Register <reg_0144f98c_u0> equivalent to <reg_00975c43_u0> has been removed
    Register <reg_0144f98c_result_delayed_u0> equivalent to <reg_00975c43_result_delayed_u0> has been removed
    Register <reg_0144f98c_result_delayed_result_delayed_u0> equivalent to <reg_00e42380_u0> has been removed
    Register <reg_0144f98c_result_delayed_result_delayed_result_delayed_u0> equivalent to <reg_00e42380_result_delayed_u0> has been removed
    Found 1-bit register for signal <reg_00ae928c_u0>.
    Found 1-bit register for signal <reg_0061f107_u0>.
    Found 1-bit register for signal <reg_017526ba_u0>.
    Found 1-bit register for signal <reg_018f3c6f_u0>.
    Found 1-bit register for signal <reg_00c29c0e_u0>.
    Found 1-bit register for signal <reg_00c0ce2d_u0>.
    Found 1-bit register for signal <reg_01bd15bc_u0>.
    Found 1-bit register for signal <reg_017526ba_result_delayed_u0>.
    Found 1-bit register for signal <reg_01be9407_u0>.
    Found 1-bit register for signal <reg_0046d884_u0>.
    Found 1-bit register for signal <reg_002937b2_u0>.
    Found 1-bit register for signal <reg_0046d884_result_delayed_u0>.
    Found 1-bit register for signal <block_GO_delayed_u28_u0>.
    Found 1-bit register for signal <and_delayed_result_delayed_u4>.
    Found 1-bit register for signal <reg_00c3b6f1_u0>.
    Found 1-bit register for signal <reg_01d04c82_u0>.
    Found 1-bit register for signal <reg_0076954c_u0>.
    Found 1-bit register for signal <reg_01712e46_u0>.
    Found 1-bit register for signal <reg_00c29c0e_result_delayed_u0>.
    Found 1-bit register for signal <reg_0128f589_u0>.
    Found 1-bit register for signal <reg_0126107c_u0>.
    Found 1-bit register for signal <reg_0139b0d5_u0>.
    Found 1-bit register for signal <reg_00c29c0e_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0061f107_result_delayed_u0>.
    Found 1-bit register for signal <reg_002937b2_result_delayed_u0>.
    Found 1-bit register for signal <reg_005c2177_u0>.
    Found 1-bit register for signal <reg_01ee67a9_u0>.
    Found 1-bit register for signal <reg_01712e46_result_delayed_u0>.
    Found 1-bit register for signal <reg_01bd15bc_result_delayed_u0>.
    Found 1-bit register for signal <reg_0106515b_u0>.
    Found 1-bit register for signal <reg_0126107c_result_delayed_u0>.
    Found 1-bit register for signal <reg_0128f589_result_delayed_u0>.
    Found 1-bit register for signal <reg_00b3da46_u0>.
    Found 1-bit register for signal <reg_01c599d1_u0>.
    Found 1-bit register for signal <and_delayed_u43_u0>.
    Found 1-bit register for signal <reg_01726a54_u0>.
    Found 1-bit register for signal <reg_00f9d097_u0>.
    Found 1-bit register for signal <reg_0046d884_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_002937b2_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_017526ba_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0046d884_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0128f589_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01b9d070_u0>.
    Found 1-bit register for signal <reg_00c3b6f1_result_delayed_u0>.
    Found 1-bit register for signal <reg_001e45cf_u0>.
    Found 1-bit register for signal <and_delayed_result_delayed_u5_u0>.
    Found 1-bit register for signal <reg_0076954c_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_018f3c6f_result_delayed_u0>.
    Found 1-bit register for signal <reg_0046d884_result_delayed_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01ee67a9_result_delayed_u0>.
    Found 1-bit register for signal <reg_0139b0d5_result_delayed_u0>.
    Found 1-bit register for signal <reg_01be9407_result_delayed_u0>.
    Found 1-bit register for signal <reg_00b3da46_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00c3b6f1_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00c3b6f1_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01a249a2_u0>.
    Found 1-bit register for signal <reg_016545d8_u0>.
    Found 1-bit register for signal <reg_004e5111_u0>.
    Found 1-bit register for signal <reg_0096e8be_u0>.
    Found 1-bit register for signal <reg_0050a013_u0>.
    Found 1-bit register for signal <reg_01641ce3_u0>.
    Found 1-bit register for signal <reg_01d93333_u0>.
    Found 1-bit register for signal <reg_01e5f70a_u0>.
    Found 1-bit register for signal <reg_004bc17e_u0>.
    Found 1-bit register for signal <reg_01e90fac_u0>.
    Found 1-bit register for signal <reg_00d3ac74_u0>.
    Found 1-bit register for signal <reg_01fd2c89_u0>.
    Found 1-bit register for signal <reg_01ef340f_u0>.
    Found 1-bit register for signal <reg_0077c6f9_u0>.
    Found 1-bit register for signal <reg_00a115fb_u0>.
    Found 1-bit register for signal <reg_019bb047_u0>.
    Found 1-bit register for signal <reg_0067abd6_u0>.
    Found 1-bit register for signal <reg_0083f250_u0>.
    Found 1-bit register for signal <reg_00d3ac74_result_delayed_u0>.
    Found 1-bit register for signal <reg_00777a66_u0>.
    Found 1-bit register for signal <reg_0009601c_u0>.
    Found 1-bit register for signal <reg_0129c044_u0>.
    Found 1-bit register for signal <reg_018e47fa_u0>.
    Found 1-bit register for signal <reg_01ecfd64_u0>.
    Found 1-bit register for signal <reg_0167d3f0_u0>.
    Found 1-bit register for signal <reg_01210be6_u0>.
    Found 1-bit register for signal <reg_00882019_u0>.
    Found 1-bit register for signal <reg_000e7154_u0>.
    Found 1-bit register for signal <reg_00dc41df_u0>.
    Found 1-bit register for signal <reg_004e5111_result_delayed_u0>.
    Found 1-bit register for signal <reg_01e90fac_result_delayed_u0>.
    Found 1-bit register for signal <reg_014efb89_u0>.
    Found 1-bit register for signal <reg_0089dc14_u0>.
    Found 1-bit register for signal <reg_0050d3a7_u0>.
    Found 1-bit register for signal <reg_0092328c_u0>.
    Found 1-bit register for signal <reg_00bc3ad5_u0>.
    Found 1-bit register for signal <reg_01ecb321_u0>.
    Found 1-bit register for signal <reg_01ca65aa_u0>.
    Found 1-bit register for signal <reg_00bffb6b_u0>.
    Found 1-bit register for signal <reg_01cce2b0_u0>.
    Found 1-bit register for signal <reg_00ba3238_u0>.
    Found 1-bit register for signal <reg_0050a013_result_delayed_u0>.
    Found 1-bit register for signal <reg_00c455e0_u0>.
    Found 1-bit register for signal <reg_00a115fb_result_delayed_u0>.
    Found 1-bit register for signal <reg_0092b366_u0>.
    Found 1-bit register for signal <reg_012e6f41_u0>.
    Found 1-bit register for signal <reg_00e9feec_u0>.
    Found 1-bit register for signal <reg_00bc3ad5_result_delayed_u0>.
    Found 1-bit register for signal <reg_00d7d7f1_u0>.
    Found 1-bit register for signal <reg_00fc6344_u0>.
    Found 1-bit register for signal <reg_018980ae_u0>.
    Found 1-bit register for signal <reg_00d6a8eb_u0>.
    Found 1-bit register for signal <reg_010d63b6_u0>.
    Found 1-bit register for signal <reg_01a249a2_result_delayed_u0>.
    Found 1-bit register for signal <reg_00baa87e_u0>.
    Found 1-bit register for signal <reg_00b450ec_u0>.
    Found 1-bit register for signal <reg_007cee32_u0>.
    Found 1-bit register for signal <reg_00322b4e_u0>.
    Found 1-bit register for signal <reg_012d388a_u0>.
    Found 1-bit register for signal <reg_01338f6a_u0>.
    Found 1-bit register for signal <reg_004bc17e_result_delayed_u0>.
    Found 1-bit register for signal <reg_0050a013_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_004e5111_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_013eb8de_u0>.
    Found 1-bit register for signal <reg_016545d8_result_delayed_u0>.
    Found 1-bit register for signal <reg_01fd2c89_result_delayed_u0>.
    Found 1-bit register for signal <reg_0069e79b_u0>.
    Found 1-bit register for signal <reg_011224d5_u0>.
    Found 1-bit register for signal <reg_01fd2c89_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00efcbf3_u0>.
    Found 1-bit register for signal <reg_01087a35_u0>.
    Found 1-bit register for signal <reg_00ba3238_result_delayed_u0>.
    Found 1-bit register for signal <reg_00807d50_u0>.
    Found 1-bit register for signal <reg_0050d3a7_result_delayed_u0>.
    Found 1-bit register for signal <reg_004233d4_u0>.
    Found 1-bit register for signal <reg_014efb89_result_delayed_u0>.
    Found 1-bit register for signal <reg_012497e1_u0>.
    Found 1-bit register for signal <reg_002ad85f_u0>.
    Found 1-bit register for signal <reg_00bc3ad5_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_006e1fac_u0>.
    Found 1-bit register for signal <reg_019bb047_result_delayed_u0>.
    Found 1-bit register for signal <reg_00d8ddd0_u0>.
    Found 1-bit register for signal <reg_01d9b699_u0>.
    Found 1-bit register for signal <reg_0083f250_result_delayed_u0>.
    Found 1-bit register for signal <reg_00d7d7f1_result_delayed_u0>.
    Found 1-bit register for signal <reg_000e7154_result_delayed_u0>.
    Found 1-bit register for signal <reg_00a115fb_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00c455e0_result_delayed_u0>.
    Found 1-bit register for signal <reg_00639f96_u0>.
    Found 1-bit register for signal <reg_010d63b6_result_delayed_u0>.
    Found 1-bit register for signal <reg_01a6d04a_u0>.
    Found 1-bit register for signal <reg_00eb67f0_u0>.
    Found 1-bit register for signal <reg_0030ed21_u0>.
    Found 1-bit register for signal <reg_01a72a16_u0>.
    Found 1-bit register for signal <reg_004bea9d_u0>.
    Found 1-bit register for signal <reg_00bffb6b_result_delayed_u0>.
    Found 1-bit register for signal <reg_011224d5_result_delayed_u0>.
    Found 1-bit register for signal <reg_01a249a2_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00bc3ad5_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_004e5111_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0174d3be_u0>.
    Found 1-bit register for signal <reg_01d9b699_result_delayed_u0>.
    Found 1-bit register for signal <reg_00e98042_u0>.
    Found 1-bit register for signal <reg_018e47fa_result_delayed_u0>.
    Found 1-bit register for signal <reg_0096e8be_result_delayed_u0>.
    Found 1-bit register for signal <reg_00b450ec_result_delayed_u0>.
    Found 1-bit register for signal <reg_01fd2c89_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01e90fac_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01e3d24d_u0>.
    Found 1-bit register for signal <reg_017c3c0d_u0>.
    Found 1-bit register for signal <reg_00807d50_result_delayed_u0>.
    Found 1-bit register for signal <reg_0171c2cb_u0>.
    Found 1-bit register for signal <reg_0092328c_result_delayed_u0>.
    Found 1-bit register for signal <reg_00322b4e_result_delayed_u0>.
    Found 1-bit register for signal <reg_0159fde1_u0>.
    Found 1-bit register for signal <reg_00a4aa3a_u0>.
    Found 1-bit register for signal <reg_01db2123_u0>.
    Found 1-bit register for signal <reg_0092328c_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00b450ec_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01ef340f_result_delayed_u0>.
    Found 1-bit register for signal <reg_01e3d24d_result_delayed_u0>.
    Found 1-bit register for signal <reg_017c3c0d_result_delayed_u0>.
    Found 1-bit register for signal <reg_01cc3baf_u0>.
    Found 1-bit register for signal <reg_016545d8_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00322b4e_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_u44_u0>.
    Found 1-bit register for signal <reg_00777a66_result_delayed_u0>.
    Found 1-bit register for signal <reg_00fa9cef_u0>.
    Found 1-bit register for signal <reg_00e3d9b9_u0>.
    Found 1-bit register for signal <reg_0001ee7a_u0>.
    Found 1-bit register for signal <reg_01cc3baf_result_delayed_u0>.
    Found 1-bit register for signal <reg_00c455e0_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_004233d4_result_delayed_u0>.
    Found 1-bit register for signal <reg_0050d3a7_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00870b20_u0>.
    Found 1-bit register for signal <reg_018e47fa_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00f4a185_u0>.
    Found 1-bit register for signal <reg_01709101_u0>.
    Found 1-bit register for signal <reg_005aefab_u0>.
    Found 1-bit register for signal <reg_01d93333_result_delayed_u0>.
    Found 1-bit register for signal <reg_01216e4f_u0>.
    Found 1-bit register for signal <reg_01b4c2fe_u0>.
    Found 1-bit register for signal <reg_01a249a2_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_000e7154_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0092b366_result_delayed_u0>.
    Found 1-bit register for signal <reg_01411b64_u0>.
    Found 1-bit register for signal <reg_01cce2b0_result_delayed_u0>.
    Found 1-bit register for signal <reg_012d388a_result_delayed_u0>.
    Found 1-bit register for signal <reg_012da103_u0>.
    Found 1-bit register for signal <reg_00882019_result_delayed_u0>.
    Found 1-bit register for signal <reg_01fd2c89_result_delayed_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00d3ac74_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_result_delayed_u6_u0>.
    Found 1-bit register for signal <reg_01168c0e_u0>.
    Found 1-bit register for signal <reg_0092b366_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_012497e1_result_delayed_u0>.
    Found 1-bit register for signal <reg_00ba3238_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01655ffb_u0>.
    Found 1-bit register for signal <reg_01e5f70a_result_delayed_u0>.
    Found 1-bit register for signal <reg_016545d8_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0167d3f0_result_delayed_u0>.
    Found 1-bit register for signal <reg_00efcbf3_result_delayed_u0>.
    Found 1-bit register for signal <reg_0141c9d2_u0>.
    Found 1-bit register for signal <reg_005aefab_result_delayed_u0>.
    Found 1-bit register for signal <reg_00bffb6b_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_017c3c0d_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00d6a8eb_result_delayed_u0>.
    Found 1-bit register for signal <reg_00322b4e_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0077c6f9_result_delayed_u0>.
    Found 1-bit register for signal <reg_0050a013_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00b450ec_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0089dc14_result_delayed_u0>.
    Found 1-bit register for signal <reg_0001ee7a_result_delayed_u0>.
    Found 1-bit register for signal <reg_0001ee7a_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_0077c6f9_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00e3d9b9_result_delayed_u0>.
    Found 1-bit register for signal <reg_013eb8de_result_delayed_u0>.
    Found 1-bit register for signal <reg_018980ae_result_delayed_u0>.
    Found 1-bit register for signal <reg_00176c96_u0>.
    Found 1-bit register for signal <reg_0174d3be_result_delayed_u0>.
    Found 1-bit register for signal <reg_00e9feec_result_delayed_u0>.
    Found 1-bit register for signal <reg_01709101_result_delayed_u0>.
    Found 1-bit register for signal <reg_0159fde1_result_delayed_u0>.
    Found 1-bit register for signal <reg_00777a66_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_01abe0f0_u0>.
    Found 1-bit register for signal <reg_00975c43_u0>.
    Found 1-bit register for signal <reg_00e42380_u0>.
    Found 1-bit register for signal <reg_01074a67_u0>.
    Found 1-bit register for signal <reg_00e42380_result_delayed_u0>.
    Found 1-bit register for signal <reg_01abe0f0_result_delayed_u0>.
    Found 1-bit register for signal <reg_00975c43_result_delayed_u0>.
    Found 1-bit register for signal <reg_00a4aa3a_result_delayed_u0>.
    Found 1-bit register for signal <reg_00176c96_result_delayed_u0>.
    Found 1-bit register for signal <reg_0009601c_result_delayed_u0>.
    Found 1-bit register for signal <reg_0092328c_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_012e6f41_result_delayed_u0>.
    Found 1-bit register for signal <reg_0129c044_result_delayed_u0>.
    Found 1-bit register for signal <reg_014e4785_u0>.
    Found 1-bit register for signal <loopControl_u22_u0>.
    Found 1-bit register for signal <reg_00e48df9_u0>.
    Found 1-bit register for signal <reg_0190420a_u0>.
    Found 1-bit register for signal <block_GO_delayed_u31_u0>.
    Found 1-bit register for signal <reg_00ec8717_u0>.
    Found 1-bit register for signal <reg_01806257_u0>.
    Found 1-bit register for signal <loopControl_u21>.
    Found 32-bit register for signal <syncEnable_u213>.
    Found 32-bit register for signal <syncEnable_u214_u0>.
    Found 32-bit register for signal <syncEnable_u215_u0>.
    Found 32-bit register for signal <syncEnable_u216_u0>.
    Found 32-bit register for signal <latch_010f30ba_reg>.
    Found 32-bit register for signal <syncEnable_u217_u0>.
    Found 1-bit register for signal <syncEnable_u218_u0>.
    Found 32-bit register for signal <fbReg_x_1_1_u1>.
    Found 32-bit register for signal <syncEnable_u220_u0>.
    Found 32-bit register for signal <syncEnable_u221_u0>.
    Found 32-bit register for signal <syncEnable_u223_u0>.
    Found 32-bit register for signal <syncEnable_u229_u0>.
    Found 32-bit register for signal <syncEnable_u233_u0>.
    Found 32-bit register for signal <syncEnable_u234_u0>.
    Found 32-bit register for signal <latch_0069eed8_reg>.
    Found 32-bit register for signal <latch_01382a89_reg>.
    Found 32-bit register for signal <latch_011d6043_reg>.
    Found 32-bit register for signal <syncEnable_u241_u0>.
    Found 32-bit register for signal <syncEnable_u245_u0>.
    Found 32-bit register for signal <syncEnable_u246_u0>.
    Found 32-bit register for signal <syncEnable_u247_u0>.
    Found 32-bit register for signal <latch_0094f530_reg>.
    Found 32-bit register for signal <latch_0053b498_reg>.
    Found 32-bit register for signal <syncEnable_u249_u0>.
    Found 32-bit register for signal <syncEnable_u250_u0>.
    Found 32-bit register for signal <fbReg_inlined_mask0_1_1_u3>.
    Found 32-bit register for signal <fbReg_inlined_i0_1_1_u4>.
    Found 32-bit register for signal <fbReg_inlined_result0_1_1_u3>.
    Found 1-bit register for signal <latch_01d9a798_reg>.
    Found 32-bit register for signal <syncEnable_u252_u0>.
    Found 32-bit register for signal <syncEnable_u253_u0>.
    Found 1-bit register for signal <syncEnable_u254_u0>.
    Found 32-bit register for signal <syncEnable_u255_u0>.
    Found 13-bit register for signal <latch_0050a3c7_reg>.
    Found 1-bit register for signal <scoreboard_01c18509_reg0>.
    Found 1-bit register for signal <scoreboard_01c18509_reg1>.
    Found 32-bit register for signal <syncEnable_u256_u0>.
    Found 32-bit register for signal <syncEnable_u257_u0>.
    Found 32-bit subtractor for signal <subtract> created at line 1653.
    Found 32-bit subtractor for signal <subtract_u55> created at line 1654.
    Found 32-bit subtractor for signal <subtract_u62> created at line 3271.
    Found 32-bit subtractor for signal <subtract_u63> created at line 3272.
    Found 32-bit adder for signal <add_u294> created at line 1554.
    Found 32-bit adder for signal <add_u295> created at line 1652.
    Found 32-bit adder for signal <add_u296> created at line 1655.
    Found 32-bit adder for signal <add_u297> created at line 1656.
    Found 32-bit adder for signal <add_u299> created at line 1668.
    Found 32-bit adder for signal <add_u300> created at line 1707.
    Found 32-bit adder for signal <add_u301> created at line 3132.
    Found 32-bit adder for signal <add_u302> created at line 3133.
    Found 32-bit adder for signal <add_u303> created at line 3134.
    Found 32-bit adder for signal <add_u304> created at line 3135.
    Found 32-bit adder for signal <add_u305> created at line 3136.
    Found 8-bit adder for signal <minus> created at line 3182.
    Found 8-bit adder for signal <minus_u15> created at line 3183.
    Found 8-bit adder for signal <minus_u16> created at line 3193.
    Found 8-bit adder for signal <minus_u17> created at line 3194.
    Found 8-bit adder for signal <minus_u18> created at line 3204.
    Found 8-bit adder for signal <minus_u19> created at line 3205.
    Found 13-bit adder for signal <n0865[12:0]> created at line 3209.
    Found 32-bit adder for signal <add_u316> created at line 3210.
    Found 32-bit adder for signal <add_u330> created at line 3270.
    Found 32-bit adder for signal <add_u331> created at line 3273.
    Found 32-bit adder for signal <add_u332> created at line 3274.
    Found 32-bit adder for signal <add_u334> created at line 3286.
    Found 32-bit adder for signal <add_u336> created at line 3298.
    Found 32-bit adder for signal <add_u337> created at line 3472.
    Found 32-bit adder for signal <add_u339> created at line 3633.
    Found 32-bit adder for signal <add_u340> created at line 3634.
    Found 44-bit adder for signal <add_u341> created at line 3649.
    Found 44-bit adder for signal <add_u342> created at line 3650.
    Found 44-bit adder for signal <add_u343> created at line 3651.
    Found 32-bit adder for signal <add_u345> created at line 3708.
    Found 32-bit adder for signal <minus_u22> created at line 3756.
    Found 32-bit adder for signal <add_u347> created at line 3771.
    Found 32-bit comparator greater for signal <not_u192_u0> created at line 1573
    Found 32-bit comparator lessequal for signal <n0031> created at line 1648
    Found 32-bit comparator greater for signal <not_u194_u0> created at line 1908
    Found 32-bit comparator greater for signal <not_u195_u0> created at line 2738
    Found 32-bit comparator lessequal for signal <n0311> created at line 3128
    Found 8-bit comparator lessequal for signal <n0322> created at line 3178
    Found 8-bit comparator lessequal for signal <n0332> created at line 3189
    Found 8-bit comparator lessequal for signal <n0342> created at line 3200
    Found 32-bit comparator greater for signal <not_u200_u0> created at line 3611
    Found 32-bit comparator greater for signal <not_u201_u0> created at line 3656
    Found 32-bit comparator greater for signal <lessThan> created at line 3673
    Found 32-bit comparator greater for signal <lessThan_u13> created at line 3684
    Found 32-bit comparator greater for signal <lessThan_u14> created at line 3696
    Summary:
	inferred  37 Adder/Subtractor(s).
	inferred 1304 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s2_u6>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s2> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s12>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s12_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s12> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s5>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s5_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s5> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_01651433_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01562e6e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0068b6c4_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_014dc097_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01d20327_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0193d6aa_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_009939eb_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_007ff298_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00f5c308_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_016a21eb_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_003b6bbf_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01d70c86_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <and_delayed_u45>.
    Found 1-bit register for signal <and_delayed_result_delayed_u7>.
    Found 1-bit register for signal <and_delayed_u46_u0>.
    Found 1-bit register for signal <reg_00221d6b_u0>.
    Found 1-bit register for signal <reg_00fcd3a8_u0>.
    Found 1-bit register for signal <reg_010b0269_u0>.
    Found 1-bit register for signal <and_delayed_u47_u0>.
    Found 1-bit register for signal <reg_010b0269_result_delayed_u0>.
    Found 1-bit register for signal <reg_011b54e2_u0>.
    Found 1-bit register for signal <and_delayed_u48_u0>.
    Found 1-bit register for signal <reg_00862cc8_u0>.
    Found 1-bit register for signal <and_delayed_u49_u0>.
    Found 1-bit register for signal <and_delayed_result_delayed_u8_u0>.
    Found 1-bit register for signal <and_delayed_u50_u0>.
    Found 1-bit register for signal <reg_009036c8_u0>.
    Found 1-bit register for signal <reg_003c02b0_u0>.
    Found 1-bit register for signal <and_delayed_u51_u0>.
    Found 1-bit register for signal <and_delayed_u52_u0>.
    Found 1-bit register for signal <and_delayed_u53_u0>.
    Found 1-bit register for signal <reg_005035ec_u0>.
    Found 1-bit register for signal <and_delayed_u54_u0>.
    Found 1-bit register for signal <reg_01de61cc_u0>.
    Found 1-bit register for signal <reg_000eb935_u0>.
    Found 1-bit register for signal <and_delayed_u55_u0>.
    Found 1-bit register for signal <reg_0078deba_u0>.
    Found 1-bit register for signal <and_delayed_u56_u0>.
    Found 1-bit register for signal <reg_00646dce_u0>.
    Found 1-bit register for signal <and_delayed_u57_u0>.
    Found 1-bit register for signal <and_delayed_u58_u0>.
    Found 1-bit register for signal <and_delayed_u59_u0>.
    Found 1-bit register for signal <reg_01017594_u0>.
    Found 1-bit register for signal <reg_00e62e4f_u0>.
    Found 1-bit register for signal <reg_00e62e4f_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_u60_u0>.
    Found 1-bit register for signal <and_delayed_u61_u0>.
    Found 1-bit register for signal <and_delayed_u62_u0>.
    Found 1-bit register for signal <block_GO_delayed_u32>.
    Found 1-bit register for signal <reg_00a52757_u0>.
    Found 1-bit register for signal <reg_00a52757_result_delayed_u0>.
    Found 1-bit register for signal <reg_012610de_u0>.
    Found 1-bit register for signal <loopControl_u23>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg5>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg0>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg8>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg7>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg3>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg4>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg1>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg6>.
    Found 1-bit register for signal <scoreboard_01f48d52_reg2>.
    Found 1-bit register for signal <syncEnable_u258>.
    Found 1-bit register for signal <syncEnable_u259_u0>.
    Found 1-bit register for signal <syncEnable_u260_u0>.
    Found 1-bit register for signal <syncEnable_u261_u0>.
    Found 1-bit register for signal <syncEnable_u262_u0>.
    Found 1-bit register for signal <syncEnable_u263_u0>.
    Found 1-bit register for signal <syncEnable_u264_u0>.
    Found 1-bit register for signal <syncEnable_u265_u0>.
    Found 1-bit register for signal <syncEnable_u266_u0>.
    Found 1-bit register for signal <syncEnable_u267_u0>.
    Found 1-bit register for signal <syncEnable_u268_u0>.
    Found 1-bit register for signal <syncEnable_u269_u0>.
    Found 1-bit register for signal <syncEnable_u270_u0>.
    Found 1-bit register for signal <syncEnable_u271_u0>.
    Found 1-bit register for signal <syncEnable_u272_u0>.
    Found 1-bit register for signal <syncEnable_u273_u0>.
    Found 1-bit register for signal <syncEnable_u274_u0>.
    Found 1-bit register for signal <syncEnable_u275_u0>.
    Found 1-bit register for signal <syncEnable_u276_u0>.
    Found 1-bit register for signal <syncEnable_u277_u0>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_004642a8_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_0136fd3c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00750a51_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u53_u0>.
    Found 1-bit register for signal <done_qual_u52_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_004642a8_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_004ad489_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00c26f7f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01fd7e94_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_y_u4>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_y> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0028dd7e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0028dd7e_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01d86eff_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01d86eff_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_017e6bfa_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_0089aa08_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 6428: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_11fc584_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_11fc584_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_017e6bfa_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Found 18-bit register for signal <ADDR_reg<31:14>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0129ceb5_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_00667bed_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01d30872_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_004a3e38_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u55_u0>.
    Found 1-bit register for signal <done_qual_u54_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0129ceb5_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_007c5369_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_002b849b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_019dfbaa_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u57_u0>.
    Found 1-bit register for signal <done_qual_u56_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_007c5369_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_doneCount_bin>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_01fc6c8c_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_doneCount_bin> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00169eff_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_015cce02_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 6623: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44_instance1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_d978e0_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_d978e0_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00169eff_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_init>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_init_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_init> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_01107461_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_centre_x_u3>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_x> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0164d133_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0164d133_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0154fbe6_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0154fbe6_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_01410845_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_u4>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00811816_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00811816_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_015f623e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_015f623e_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_send_bin>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_009d0a6f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_000125af_u0>.
    Found 1-bit register for signal <reg_01442abe_u0>.
    Found 32-bit register for signal <syncEnable_u278>.
    Found 32-bit subtractor for signal <subtract> created at line 6793.
    Found 32-bit subtractor for signal <subtract_u66> created at line 6794.
    Found 32-bit adder for signal <add> created at line 6795.
    Found 32-bit adder for signal <add_u349> created at line 6807.
    Found 32-bit adder for signal <add_u350> created at line 6814.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_send_bin> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_initialise>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_008871cb_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_initialise> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s3_u6>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s3> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s9>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s9_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s9> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_binValue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 32-bit register for signal <stateVar_binValue_u1>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_binValue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_004a6cb7_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_004a6cb7_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0195d0d6_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0195d0d6_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00b28bb3_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_0008f607_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_018c66ee_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00b9b4e0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00b28bb3_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s8>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s8_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s8> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s7>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s7_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s7> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_01275630_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_012ca5b1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 7250: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_1e44e34_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_1e44e34_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_01275630_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <ADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_0069da77_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_00826d0c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01893406_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 7910: Output port <DONEA> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_4096x32_46_instance0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 7910: Output port <DONEB> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_4096x32_46_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_17b162_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_17b162_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_17b162_re_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_17b162_we_delay0_u0>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_0069da77_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_4096x32_46>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <wea_done>.
    Found 1-bit register for signal <rea_done>.
    Found 1-bit register for signal <web_done>.
    Found 1-bit register for signal <reb_done>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_4096x32_46> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_011e6929_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_01b16c68_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 7972: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_25344x8_44_instance2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_1f9afd1_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_1f9afd1_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_011e6929_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_doneCountIm>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_004826dd_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_doneCountIm> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s1_u11>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00431d38_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_00526c10_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0075e941_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 8285: Output port <DONEA> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_47_instance0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v" line 8285: Output port <DONEB> of the instance <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_47_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_41199_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_41199_re_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_41199_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_41199_we_delay0_u0>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_00431d38_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_47>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <wea_done>.
    Found 1-bit register for signal <rea_done>.
    Found 1-bit register for signal <web_done>.
    Found 1-bit register for signal <reb_done>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_47> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_while_loop_status>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_004d3cbd_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <stateVar_while_loop_status_u3>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_while_loop_status> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_send_Qu>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_00046039_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_011540ef_u0>.
    Found 1-bit register for signal <reg_00f20a85_u0>.
    Found 32-bit register for signal <syncEnable_u279>.
    Found 32-bit adder for signal <add_u351> created at line 8384.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_send_Qu> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_send_Pu>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_013cf011_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00ea2c67_u0>.
    Found 1-bit register for signal <reg_01553f8a_u0>.
    Found 32-bit register for signal <syncEnable_u280>.
    Found 32-bit adder for signal <add_u352> created at line 8456.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_send_Pu> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s6>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s6_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s6> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_isLoopTrue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_01683349_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_isLoopTrue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_globalreset_physical_0068846e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <glitch_u13>.
    Found 1-bit register for signal <final_u13>.
    Found 1-bit register for signal <cross_u13>.
    Found 1-bit register for signal <sample_u13>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_globalreset_physical_0068846e_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_getkArray>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_00bfb19f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01d3c65d_u0>.
    Found 1-bit register for signal <reg_00907bfb_u0>.
    Found 32-bit register for signal <syncEnable_u281>.
    Found 32-bit register for signal <syncEnable_u282_u0>.
    Found 32-bit subtractor for signal <subtract> created at line 8634.
    Found 32-bit subtractor for signal <subtract_u67> created at line 8635.
    Found 32-bit adder for signal <add> created at line 8636.
    Found 32-bit adder for signal <add_u354> created at line 8648.
    Found 32-bit adder for signal <add_u355> created at line 8655.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_getkArray> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0034b59d_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_00093e17_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01e6df60_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_003f25f8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u59_u0>.
    Found 1-bit register for signal <done_qual_u60_u0>.
    Found 1-bit register for signal <done_qual_u58_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_0034b59d_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_doneCount_mModel>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_01051a78_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_doneCount_mModel> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00220790_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_00d28c89_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00eba8d0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u62_u0>.
    Found 1-bit register for signal <done_qual_u61_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00220790_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_004e9aa6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00e03451_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01be47f7_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_x_u4>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_count_x> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_010a8ccc_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_010a8ccc_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01e7e161_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_01e7e161_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_00bb7ec2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_centre_y_u3>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_centre_y> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00d0a834_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_00d0a834_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0159cef6_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_endianswapper_0159cef6_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s10>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <stateVar_state_s10_u3>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_stateVar_state_s10> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00274de2_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <bus_01091ec1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00c7a572_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_013eec13_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_model_simplememoryreferee_00274de2_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_doneArrayCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_007522b6_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_doneArrayCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_getCentreXY_loop>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
    Found 1-bit register for signal <reg_01090daf_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_getCentreXY_loop> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_model.v".
WARNING:Xst:647 - Input <port_0047ca90_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01997172_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_003d6d7d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_019ad8ee_u0>.
    Found 1-bit register for signal <reg_01ae7c25_u0>.
    Found 32-bit register for signal <syncEnable_u283>.
    Found 32-bit register for signal <syncEnable_u284_u0>.
    Found 8-bit register for signal <syncEnable_u285_u0>.
    Found 8-bit register for signal <syncEnable_u286_u0>.
    Found 32-bit register for signal <syncEnable_u287_u0>.
    Found 8-bit register for signal <syncEnable_u288_u0>.
    Found 32-bit adder for signal <add_u359> created at line 9185.
    Found 32-bit adder for signal <add_u360> created at line 9186.
    Found 32-bit adder for signal <add_u361> created at line 9187.
    Found 32-bit adder for signal <add_u367> created at line 9213.
    Found 32-bit adder for signal <add_u368> created at line 9220.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <QuModel_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PuModel_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bin_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <weights_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 251: Output port <bus_018b4bb0_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 251: Output port <bus_0037440e_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 251: Output port <bus_01e299cf_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 257: Output port <RESULT_u750> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 275: Output port <RESULT_u754> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_doneCountSend_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 275: Output port <RESULT_u756> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_doneCountSend_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 278: Output port <bus_0067e5b6_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0160c405__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u761> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u764> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u767> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u769> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u770> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u773> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u774> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u778> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u781> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 296: Output port <RESULT_u784> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 316: Output port <bus_00b7258f_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00b9b42c__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 316: Output port <bus_00e324d4_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00b9b42c__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 322: Output port <RESULT_u785> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_mModel_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 325: Output port <bus_01f4db00_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_019a0a1d__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 325: Output port <bus_0138c2b5_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_019a0a1d__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 337: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 360: Output port <RESULT_u807> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelPu_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 366: Output port <RESULT_u813> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelQu_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 373: Output port <RESULT_u815> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_bin_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 373: Output port <RESULT_u817> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_bin_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 383: Output port <bus_0041f6e9_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_009af39b__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 394: Output port <bus_0138888b_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0097f16a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 405: Output port <RESULT_u824> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 418: Output port <bus_00f92f33_> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_015bbe34__1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_00a4515f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00a03358_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_018b154d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00f5f36a_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_send>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <port_01cbb792_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_004fc806_u0>.
    Found 1-bit register for signal <reg_0118e1d5_u0>.
    Found 32-bit register for signal <syncEnable_u289>.
    Found 32-bit subtractor for signal <subtract> created at line 504.
    Found 32-bit subtractor for signal <subtract_u68> created at line 505.
    Found 32-bit adder for signal <add> created at line 506.
    Found 32-bit adder for signal <add_u370> created at line 518.
    Found 32-bit adder for signal <add_u371> created at line 525.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_send> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f5930f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_004e0324_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0104f9be_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 1212: Output port <DONEA> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_53_instance0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 1212: Output port <DONEB> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_53_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_9f08cb_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_9f08cb_re_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_9f08cb_re_delay0_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f5930f_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_53>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <ADDRB<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wea_done>.
    Found 1-bit register for signal <rea_done>.
    Found 1-bit register for signal <reb_done>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_53> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_globalreset_physical_00231b07_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <sample_u14>.
    Found 1-bit register for signal <cross_u14>.
    Found 1-bit register for signal <final_u14>.
    Found 1-bit register for signal <glitch_u14>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_globalreset_physical_00231b07_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <stateVar_state_s1_u12>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_doneCountSend>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <reg_00d95610_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_doneCountSend> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0160c405_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_00e4e655_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_019a10a0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u64_u0>.
    Found 1-bit register for signal <done_qual_u63>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0160c405_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s4>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <stateVar_state_s4_u1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s4> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_004f504f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_011e8fc2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_y_u5>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_y> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0033f9b5_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0033f9b5_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01f69301_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01f69301_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <port_00343aca_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_011977c0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01cb4ddb_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01cf9f33_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0148096f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01999013_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00e30902_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00c92d01_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <block_GO_delayed_u35_u0> equivalent to <reg_00e2a86c_u0> has been removed
    Register <reg_01feed71_u0> equivalent to <reg_00e2a86c_result_delayed_u0> has been removed
    Register <reg_01feed71_result_delayed_u0> equivalent to <reg_00923e1b_u0> has been removed
    Found 1-bit register for signal <loopControl_u24>.
    Found 1-bit register for signal <loopControl_u25_u0>.
    Found 1-bit register for signal <reg_01a16c23_u0>.
    Found 1-bit register for signal <reg_00fc0901_u0>.
    Found 1-bit register for signal <reg_01a16c23_result_delayed_u0>.
    Found 1-bit register for signal <block_GO_delayed_u33>.
    Found 1-bit register for signal <and_delayed_u63>.
    Found 1-bit register for signal <block_GO_delayed_u34_u0>.
    Found 1-bit register for signal <reg_00e2a86c_u0>.
    Found 1-bit register for signal <reg_0105ef89_u0>.
    Found 1-bit register for signal <reg_00923e1b_u0>.
    Found 1-bit register for signal <reg_00e2a86c_result_delayed_u0>.
    Found 1-bit register for signal <block_GO_delayed_u36_u0>.
    Found 1-bit register for signal <reg_008df91e_u0>.
    Found 32-bit register for signal <fbReg_inlined_i0_1_1_u5>.
    Found 32-bit register for signal <fbReg_inlined_result0_1_1_u4>.
    Found 32-bit register for signal <fbReg_inlined_mask0_1_1_u4>.
    Found 32-bit register for signal <latch_0053a988_reg>.
    Found 32-bit register for signal <fbReg_inlined_N4_5_5_u2>.
    Found 32-bit register for signal <fbReg_inlined_j5_6_6_u2>.
    Found 32-bit register for signal <fbReg_inlined_pSq4_5_5_u2>.
    Found 32-bit register for signal <latch_00fbde1a_reg>.
    Found 32-bit register for signal <fbReg_inlined_i4_1_1_u2>.
    Found 32-bit register for signal <fbReg_inlined_pSq0_1_1_u2>.
    Found 1-bit register for signal <latch_0113b893_reg>.
    Found 1-bit register for signal <loopControl_u26_u0>.
    Found 32-bit register for signal <fbReg_inlined_N0_1_1_u2>.
    Found 32-bit register for signal <syncEnable_u290>.
    Found 1-bit register for signal <latch_0147024e_reg>.
    Found 32-bit register for signal <syncEnable_u291_u0>.
    Found 32-bit register for signal <syncEnable_u292_u0>.
    Found 32-bit register for signal <syncEnable_u294_u0>.
    Found 32-bit register for signal <syncEnable_u296_u0>.
    Found 32-bit register for signal <syncEnable_u297_u0>.
    Found 32-bit register for signal <latch_0169ade5_reg>.
    Found 32-bit register for signal <syncEnable_u299_u0>.
    Found 32-bit register for signal <syncEnable_u300_u0>.
    Found 32-bit subtractor for signal <subtract_u70> created at line 1952.
    Found 32-bit subtractor for signal <subtract_u73> created at line 2110.
    Found 32-bit subtractor for signal <subtract_u74> created at line 2111.
    Found 32-bit adder for signal <add_u375> created at line 1835.
    Found 32-bit adder for signal <minus_u24> created at line 1881.
    Found 32-bit adder for signal <add_u376> created at line 1902.
    Found 32-bit adder for signal <add_u378> created at line 2051.
    Found 32-bit adder for signal <add_u382> created at line 2112.
    Found 32-bit adder for signal <add_u384> created at line 2124.
    Found 32-bit adder for signal <add_u385> created at line 2197.
    Found 64x64-bit multiplier for signal <n0253> created at line 1890.
    Found 32-bit comparator greater for signal <not_u238_u0> created at line 1742
    Found 32-bit comparator lessequal for signal <lessThan> created at line 1798
    Found 32-bit comparator lessequal for signal <lessThan_u15> created at line 1809
    Found 32-bit comparator greater for signal <lessThan_u16> created at line 1822
    Found 64-bit comparator equal for signal <equals_u14> created at line 1893
    Found 32-bit comparator greater for signal <not_u245_u0> created at line 1905
    Found 32-bit comparator greater for signal <greaterThan> created at line 1945
    Found 32-bit comparator greater for signal <greaterThan_u11> created at line 1961
    Found 32-bit comparator greater for signal <not_u248_u0> created at line 2177
    Found 32-bit comparator greater for signal <not_u249_u0> created at line 2226
    Summary:
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 657 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <stateVar_state_s3_u7>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s3> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00b9b42c_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_01d83e9b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00f42468_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_014694d4_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00d506a5_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_00b9b42c_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_mModel>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <reg_0008b53d_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_mModel> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_019a0a1d_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_01ab15cd_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00fbbb95_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00c7137e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01d0b69e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_019a0a1d_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <stateVar_state_s2_u7>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s2> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <stateVar_state_s0_u10>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <port_01058e10_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01f9c1c2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01fc5835_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01cf4406_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01c82200_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_008d29e6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0159cb3a_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_0024e11c_u0>.
    Found 1-bit register for signal <and_delayed_u64>.
    Found 1-bit register for signal <and_delayed_result_delayed_u9>.
    Found 1-bit register for signal <reg_00cdace4_u0>.
    Found 1-bit register for signal <and_delayed_u65_u0>.
    Found 1-bit register for signal <block_GO_delayed_u37>.
    Found 1-bit register for signal <reg_01e9d759_u0>.
    Found 1-bit register for signal <reg_01e9d759_result_delayed_u0>.
    Found 1-bit register for signal <reg_01a39927_u0>.
    Found 1-bit register for signal <loopControl_u27>.
    Found 1-bit register for signal <scoreboard_010eeecf_reg0>.
    Found 1-bit register for signal <scoreboard_010eeecf_reg1>.
    Found 1-bit register for signal <syncEnable_u302>.
    Found 1-bit register for signal <syncEnable_u303_u0>.
    Found 1-bit register for signal <syncEnable_u304_u0>.
    Found 1-bit register for signal <syncEnable_u305_u0>.
    Found 1-bit register for signal <syncEnable_u306_u0>.
    Found 1-bit register for signal <syncEnable_u307_u0>.
    Found 1-bit register for signal <syncEnable_u308_u0>.
    Found 1-bit register for signal <syncEnable_u309_u0>.
    Found 1-bit register for signal <syncEnable_u310_u0>.
    Found 1-bit register for signal <syncEnable_u311_u0>.
    Found 1-bit register for signal <syncEnable_u312_u0>.
    Found 1-bit register for signal <syncEnable_u313_u0>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00d3a699_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_013a93e3_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 3078: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_840cd6_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_840cd6_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00d3a699_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <ADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_sqrtValue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 32-bit register for signal <stateVar_sqrtValue_u4>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_sqrtValue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00707d22_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00707d22_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_017b504a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_017b504a_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelPu>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <port_00dec7a1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01fd76ad_u0>.
    Found 32-bit adder for signal <add_u386> created at line 3168.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelPu> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelQu>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <port_0100bacc_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_002cfe83_u0>.
    Found 32-bit adder for signal <add_u387> created at line 3221.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_getColorModelQu> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_bin>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <reg_0010702e_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_doneCount_bin> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f0e25f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_018f6901_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00a6858b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_004089f4_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 3919: Output port <DONEA> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_55_instance0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 3919: Output port <DONEB> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_55_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_b1c157_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_b1c157_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_b1c157_we_delay0_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01f0e25f_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_55>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <wea_done>.
    Found 1-bit register for signal <rea_done>.
    Found 1-bit register for signal <web_done>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_55> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_009af39b_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_00cacbe8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00ace3b0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u66_u0>.
    Found 1-bit register for signal <done_qual_u65_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_009af39b_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_01cd56ad_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_u5>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01eb4bee_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_01eb4bee_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0157dad6_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_0157dad6_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0097f16a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_005a285f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00e4662b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u68_u0>.
    Found 1-bit register for signal <done_qual_u67_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_0097f16a_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01c072c4_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_01822593_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 4731: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_56_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_397ee3_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_397ee3_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_01c072c4_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_56>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <ADDR<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_4096x32_56> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <port_01e412f9_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00e23b6c_u0>.
    Found 32-bit subtractor for signal <subtract> created at line 4778.
    Found 32-bit subtractor for signal <subtract_u75> created at line 4779.
    Found 32-bit adder for signal <add> created at line 4780.
    Found 32-bit adder for signal <add_u389> created at line 4792.
    Found 32-bit adder for signal <add_u390> created at line 4799.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_Kicker_14>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_Kicker_14> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_013a6d2c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01bfe2b0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_x_u5>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_stateVar_count_x> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00ea002d_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00ea002d_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00b930ff_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_endianswapper_00b930ff_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_015bbe34_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_001ffb40_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_006696f2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u70_u0>.
    Found 1-bit register for signal <done_qual_u69_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_simplememoryreferee_015bbe34_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00ad6271_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v".
WARNING:Xst:647 - Input <bus_00d6811b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_update_weight.v" line 5002: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54_instance1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_110d3c9_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_110d3c9_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00ad6271_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <kDerArray_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <weights_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dy_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dx_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 125: Output port <bus_019dc434_> of the instance <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_01366608__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 132: Output port <RESULT_u827> of the instance <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 132: Output port <RESULT_u830> of the instance <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 147: Output port <RESULT_u843> of the instance <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 147: Output port <RESULT_u847> of the instance <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 159: Output port <RESULT_u850> of the instance <Mean_Shift_Main_main_loop_cal_displacement_doneArrayCount_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 159: Output port <RESULT_u852> of the instance <Mean_Shift_Main_main_loop_cal_displacement_doneArrayCount_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 170: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_displacement_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 177: Output port <bus_008a5a84_> of the instance <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_008be01f__1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_displacement> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_003cfee4_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <bus_01c080b8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 399: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_180f6_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_180f6_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_003cfee4_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <ADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_01366608_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <bus_018c2808_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00585658_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u72_u0>.
    Found 1-bit register for signal <done_qual_u71>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_01366608_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <port_00320d06_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_002aa51e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <and_delayed_u66> equivalent to <block_GO_delayed_u38> has been removed
    Found 1-bit register for signal <reg_013e8e52_u0>.
    Found 1-bit register for signal <reg_01275c17_u0>.
    Found 1-bit register for signal <reg_00352784_u0>.
    Found 1-bit register for signal <reg_01a26b18_u0>.
    Found 1-bit register for signal <block_GO_delayed_u38>.
    Found 1-bit register for signal <reg_007eb571_u0>.
    Found 1-bit register for signal <reg_00568312_u0>.
    Found 1-bit register for signal <reg_015eeaa5_u0>.
    Found 1-bit register for signal <reg_0071cec8_u0>.
    Found 1-bit register for signal <reg_00fb4560_u0>.
    Found 1-bit register for signal <reg_01dcac85_u0>.
    Found 1-bit register for signal <reg_013f3e89_u0>.
    Found 1-bit register for signal <reg_013e8e52_result_delayed_u0>.
    Found 1-bit register for signal <reg_01ecf190_u0>.
    Found 1-bit register for signal <reg_00707c6c_u0>.
    Found 1-bit register for signal <reg_00bdc1cf_u0>.
    Found 1-bit register for signal <reg_007eb571_result_delayed_u0>.
    Found 1-bit register for signal <reg_007eb571_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_007eb571_result_delayed_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <reg_00bdc1cf_result_delayed_u0>.
    Found 1-bit register for signal <reg_01f64379_u0>.
    Found 1-bit register for signal <reg_00352784_result_delayed_u0>.
    Found 1-bit register for signal <reg_00436296_result_delayed_u0>.
    Found 1-bit register for signal <reg_00568312_result_delayed_u0>.
    Found 1-bit register for signal <reg_01f64379_result_delayed_u0>.
    Found 1-bit register for signal <reg_015eeaa5_result_delayed_u0>.
    Found 1-bit register for signal <reg_00bdc1cf_result_delayed_result_delayed_u0>.
    Found 1-bit register for signal <loopControl_u28>.
    Found 1-bit register for signal <loopControl_u29_u0>.
    Found 1-bit register for signal <reg_01300858_u0>.
    Found 1-bit register for signal <reg_00436296_u0>.
    Found 32-bit register for signal <syncEnable_u314>.
    Found 32-bit register for signal <syncEnable_u315_u0>.
    Found 32-bit register for signal <syncEnable_u316_u0>.
    Found 32-bit register for signal <syncEnable_u317_u0>.
    Found 32-bit register for signal <syncEnable_u318_u0>.
    Found 32-bit register for signal <syncEnable_u319_u0>.
    Found 32-bit register for signal <latch_0056b4e4_reg>.
    Found 32-bit register for signal <syncEnable_u321_u0>.
    Found 32-bit register for signal <syncEnable_u322_u0>.
    Found 32-bit register for signal <syncEnable_u323_u0>.
    Found 32-bit register for signal <syncEnable_u324_u0>.
    Found 32-bit register for signal <syncEnable_u326_u0>.
    Found 32-bit register for signal <fbReg_inlined_i0_1_1_u6>.
    Found 32-bit register for signal <fbReg_inlined_result0_1_1_u5>.
    Found 32-bit register for signal <fbReg_inlined_mask0_1_1_u5>.
    Found 32-bit register for signal <fbReg_inlined_mask4_1_1_u1>.
    Found 32-bit register for signal <fbReg_inlined_result7_1_1_u1>.
    Found 32-bit register for signal <fbReg_inlined_i4_1_1_u3>.
    Found 1-bit register for signal <latch_006842c9_reg>.
    Found 1-bit register for signal <latch_0017eb6b_reg>.
    Found 1-bit register for signal <scoreboard_002c6360_reg1>.
    Found 1-bit register for signal <scoreboard_002c6360_reg0>.
    Found 32-bit adder for signal <add_u402> created at line 842.
    Found 32-bit adder for signal <add_u403> created at line 846.
    Found 32-bit adder for signal <add_u404> created at line 850.
    Found 32-bit adder for signal <add_u405> created at line 851.
    Found 32-bit adder for signal <add_u406> created at line 896.
    Found 32-bit adder for signal <add_u407> created at line 1128.
    Found 32-bit adder for signal <minus_u26> created at line 1182.
    Found 32-bit adder for signal <add_u408> created at line 1217.
    Found 32-bit adder for signal <minus_u29> created at line 1271.
    Found 32-bit adder for signal <add_u397> created at line 532.
    Found 32-bit adder for signal <_n0401> created at line 537.
    Found 32-bit subtractor for signal <_n0402> created at line 537.
    Found 32-bit subtractor for signal <_n0403> created at line 537.
    Found 32-bit adder for signal <add_u400> created at line 537.
    Found 32x32-bit multiplier for signal <n0228> created at line 841.
    Found 32x32-bit multiplier for signal <n0232> created at line 845.
    Found 32x32-bit multiplier for signal <n0235> created at line 849.
    Found 32-bit comparator lessequal for signal <n0006> created at line 798
    Found 32-bit comparator greater for signal <not_u265_u0> created at line 964
    Found 32-bit comparator greater for signal <lessThan> created at line 1099
    Found 32-bit comparator greater for signal <lessThan_u17> created at line 1110
    Found 32-bit comparator greater for signal <lessThan_u18> created at line 1132
    Found 32-bit comparator lessequal for signal <lessThan_u19> created at line 1188
    Found 32-bit comparator greater for signal <lessThan_u21> created at line 1220
    Summary:
	inferred   3 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred 611 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_00c7e6c9_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <bus_01433037_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v" line 1358: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59_instance1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_72ed73_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_72ed73_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_00c7e6c9_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_globalreset_physical_00336005_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Found 1-bit register for signal <cross_u15>.
    Found 1-bit register for signal <final_u15>.
    Found 1-bit register for signal <glitch_u15>.
    Found 1-bit register for signal <sample_u15>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_globalreset_physical_00336005_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <port_01dd740d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00f0d227_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00cb1094_u0>.
    Found 32-bit subtractor for signal <subtract_u84> created at line 1479.
    Found 32-bit subtractor for signal <subtract_u85> created at line 1480.
    Found 32-bit adder for signal <add_u410> created at line 1481.
    Found 32-bit adder for signal <add_u412> created at line 1493.
    Found 32-bit adder for signal <add_u413> created at line 1500.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Found 1-bit register for signal <stateVar_state_s1_u13>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_doneArrayCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Found 1-bit register for signal <reg_01d64c5b_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_doneArrayCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <bus_01d1efc7_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_x_u6>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_x> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00d0c7d9_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00d0c7d9_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00c9388f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_00c9388f_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_Kicker_15>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_res>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_Kicker_15> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <port_0104ade0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01c2cf6d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <and_delayed_u67>.
    Found 1-bit register for signal <block_GO_delayed_u39>.
    Found 1-bit register for signal <reg_0095c8c9_u0>.
    Found 1-bit register for signal <reg_0095c8c9_result_delayed_u0>.
    Found 1-bit register for signal <reg_00f75bc9_u0>.
    Found 1-bit register for signal <loopControl_u30>.
    Found 1-bit register for signal <syncEnable_u328>.
    Found 1-bit register for signal <syncEnable_u329_u0>.
    Found 1-bit register for signal <syncEnable_u330_u0>.
    Found 1-bit register for signal <syncEnable_u331_u0>.
    Found 1-bit register for signal <syncEnable_u332_u0>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_008be01f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <bus_01d9b4f4_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01dda571_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u74_u0>.
    Found 1-bit register for signal <done_qual_u73_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_simplememoryreferee_008be01f_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Found 1-bit register for signal <stateVar_state_s0_u11>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
WARNING:Xst:647 - Input <bus_006246e8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_y_u6>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_displacement_stateVar_count_y> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_019c008a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_019c008a_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_01850063_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_displacement.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_displacement_endianswapper_01850063_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <kDervO_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 87: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 93: Output port <bus_0170f329_> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 93: Output port <bus_00fe6dbd_> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 93: Output port <bus_019761ad_> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 107: Output port <bus_00a9a578_> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_0053b1f8__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 127: Output port <RESULT_u869> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 134: Output port <RESULT_u876> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 134: Output port <RESULT_u877> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 134: Output port <RESULT_u880> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 134: Output port <RESULT_u881> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_xCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 32-bit register for signal <stateVar_xCount_u3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_xCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00639965_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00639965_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_0044c139_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_0044c139_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <port_01a1100b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_0108401c_u0>.
    Found 1-bit register for signal <reg_0114a7ba_u0>.
    Found 1-bit register for signal <reg_0114a7ba_result_delayed_u0>.
    Found 1-bit register for signal <reg_00019297_u0>.
    Found 1-bit register for signal <block_GO_delayed_u40>.
    Found 1-bit register for signal <reg_00d69009_u0>.
    Found 1-bit register for signal <reg_00d69009_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_u68>.
    Found 1-bit register for signal <scoreboard_00643e34_reg1>.
    Found 1-bit register for signal <scoreboard_00643e34_reg0>.
    Found 1-bit register for signal <syncEnable_u333>.
    Found 1-bit register for signal <syncEnable_u334_u0>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <bus_00f75ae6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_008cb6b3_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01e3a6cb_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0107bcb3_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00f5cbe6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_012dd56e_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_globalreset_physical_0076eab3_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 1-bit register for signal <cross_u16>.
    Found 1-bit register for signal <sample_u16>.
    Found 1-bit register for signal <final_u16>.
    Found 1-bit register for signal <glitch_u16>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_globalreset_physical_0076eab3_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_structuralmemory_01dfd5d1_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <bus_00c9885a_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00d4236e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00f8ca3d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 686: Output port <DONEA> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_forge_memory_567x32_61_instance0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v" line 686: Output port <DONEB> of the instance <Mean_Shift_Main_main_loop_cal_kArray_derv_forge_memory_567x32_61_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_1582f3e_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_1582f3e_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_1582f3e_we_delay0_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_structuralmemory_01dfd5d1_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_forge_memory_567x32_61>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 1-bit register for signal <wea_done>.
    Found 1-bit register for signal <rea_done>.
    Found 1-bit register for signal <web_done>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_forge_memory_567x32_61> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_0053b1f8_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <bus_00044c34_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0091c6d7_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00feef03_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u76_u0>.
    Found 1-bit register for signal <done_qual_u75>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_simplememoryreferee_0053b1f8_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_sqrtValue>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 32-bit register for signal <stateVar_sqrtValue_u5>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_sqrtValue> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00a26d5b_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00a26d5b_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_007a494e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_007a494e_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 1-bit register for signal <stateVar_state_s0_u12>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_Kicker_16>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_res>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_Kicker_16> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_yCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 32-bit register for signal <stateVar_yCount_u3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_yCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_01d4741f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_01d4741f_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00bf5c76_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_endianswapper_00bf5c76_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <port_006c521f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00f13317_u0>.
    Found 1-bit register for signal <reg_01e3ef2c_u0>.
    Found 32-bit register for signal <syncEnable_u335>.
    Found 32-bit subtractor for signal <subtract> created at line 945.
    Found 32-bit subtractor for signal <subtract_u86> created at line 946.
    Found 32-bit adder for signal <add> created at line 947.
    Found 32-bit adder for signal <add_u415> created at line 959.
    Found 32-bit adder for signal <add_u416> created at line 966.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
WARNING:Xst:647 - Input <port_0194c8b9_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00371c90_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <loopControl_u31>.
    Found 1-bit register for signal <reg_01d0a204_u0>.
    Found 1-bit register for signal <reg_016488c6_u0>.
    Found 1-bit register for signal <block_GO_delayed_u41>.
    Found 1-bit register for signal <reg_01d0a204_result_delayed_u0>.
    Found 1-bit register for signal <block_GO_delayed_u42_u0>.
    Found 1-bit register for signal <reg_014f52a3_u0>.
    Found 32-bit register for signal <fbReg_inlined_j5_6_6_u3>.
    Found 32-bit register for signal <fbReg_inlined_pSq4_5_5_u3>.
    Found 32-bit register for signal <fbReg_inlined_N4_5_5_u3>.
    Found 32-bit register for signal <latch_01c61960_reg>.
    Found 1-bit register for signal <latch_0086e215_reg>.
    Found 32-bit register for signal <fbReg_inlined_N0_1_1_u3>.
    Found 32-bit register for signal <fbReg_inlined_i0_1_1_u7>.
    Found 32-bit register for signal <fbReg_inlined_pSq0_1_1_u3>.
    Found 1-bit register for signal <loopControl_u32_u0>.
    Found 32-bit register for signal <syncEnable_u336>.
    Found 32-bit register for signal <syncEnable_u337_u0>.
    Found 32-bit register for signal <syncEnable_u338_u0>.
    Found 32-bit register for signal <syncEnable_u340_u0>.
    Found 32-bit register for signal <latch_01faef26_reg>.
    Found 32-bit register for signal <syncEnable_u343_u0>.
    Found 32-bit register for signal <syncEnable_u345_u0>.
    Found 32-bit register for signal <latch_016dd04f_reg>.
    Found 32-bit subtractor for signal <subtract> created at line 1287.
    Found 32-bit subtractor for signal <subtract_u87> created at line 1339.
    Found 32-bit subtractor for signal <subtract_u88> created at line 1340.
    Found 63-bit adder for signal <add> created at line 1204.
    Found 63-bit adder for signal <add_u417> created at line 1205.
    Found 63-bit adder for signal <add_u418> created at line 1209.
    Found 63-bit adder for signal <add_u419> created at line 1210.
    Found 32-bit adder for signal <add_u420> created at line 1220.
    Found 32-bit adder for signal <add_u421> created at line 1243.
    Found 32-bit adder for signal <add_u422> created at line 1338.
    Found 32-bit adder for signal <add_u423> created at line 1341.
    Found 32-bit adder for signal <add_u424> created at line 1342.
    Found 32-bit adder for signal <add_u430> created at line 1372.
    Found 32-bit adder for signal <add_u431> created at line 1445.
    Found 63x63-bit multiplier for signal <n0156> created at line 1208.
    Found 63x63-bit multiplier for signal <n0161> created at line 1213.
    Found 32x32-bit multiplier for signal <n0163> created at line 1216.
    Found 32x32-bit multiplier for signal <n0165> created at line 1219.
    Found 64x64-bit multiplier for signal <n0170> created at line 1231.
    Found 32-bit comparator greater for signal <not_u285_u0> created at line 1198
    Found 32-bit comparator greater for signal <not_u286_u0> created at line 1225
    Found 64-bit comparator equal for signal <equals> created at line 1234
    Found 32-bit comparator greater for signal <greaterThan> created at line 1280
    Found 32-bit comparator greater for signal <greaterThan_u12> created at line 1296
    Found 32-bit comparator greater for signal <greaterThan_u13> created at line 1334
    Found 32-bit comparator greater for signal <not_u291_u0> created at line 1490
    Summary:
	inferred   5 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred 489 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_kArray_derv.v".
    Found 1-bit register for signal <stateVar_state_s1_u14>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
WARNING:Xst:647 - Input <dy_i_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dx_i_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <centre_y_out_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <loop_status_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <centre_x_out_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" line 125: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_Centre_XY_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" line 169: Output port <RESULT_u913> of the instance <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" line 169: Output port <RESULT_u915> of the instance <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v" line 169: Output port <RESULT_u917> of the instance <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
WARNING:Xst:647 - Input <port_015383f0_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01b188cd_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00d1e81b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00232495_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01b7f998_u0>.
    Found 1-bit register for signal <reg_01b7f998_result_delayed_u0>.
    Found 1-bit register for signal <and_delayed_u69>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
WARNING:Xst:647 - Input <bus_00117acd_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_centre_y_u4>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_y> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01d533f9_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01d533f9_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01683269_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01683269_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_globalreset_physical_01438587_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <final_u17>.
    Found 1-bit register for signal <glitch_u17>.
    Found 1-bit register for signal <sample_u17>.
    Found 1-bit register for signal <cross_u17>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_globalreset_physical_01438587_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_get_dx_dy>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <reg_00c7624d_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_get_dx_dy> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dy>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 32-bit register for signal <stateVar_dy_u1>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dy> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01e3d241_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01e3d241_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_017dc8db_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_017dc8db_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <stateVar_state_s0_u13>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <stateVar_state_s1_u15>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_send>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_send> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_updateCentreXY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <reg_01eb09f1_u0>.
    Found 32-bit adder for signal <add> created at line 654.
    Found 32-bit adder for signal <add_u432> created at line 655.
    Found 32-bit adder for signal <add_u433> created at line 656.
    Found 32-bit comparator greater for signal <greaterThan> created at line 666
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_updateCentreXY> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_Kicker_17>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_res>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_Kicker_17> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <reg_003a4ab0_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_initialise> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <stateVar_state_s2_u8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s2> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
WARNING:Xst:647 - Input <bus_00f37f5d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_centre_x_u4>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_x> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ddaee3_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ddaee3_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ef64b4_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ef64b4_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_while_loop_status>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <stateVar_while_loop_status_u4>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_while_loop_status> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dx>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 32-bit register for signal <stateVar_dx_u1>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_dx> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01462cd4_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01462cd4_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ffc848_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01ffc848_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_loopcount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
WARNING:Xst:647 - Input <bus_0144e922_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_loopcount_u1>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_loopcount> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_0020e8c2_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_0020e8c2_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01bbbd84_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_endianswapper_01bbbd84_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Centre_XY.v".
    Found 1-bit register for signal <stateVar_state_s3_u8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_state_s3> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
WARNING:Xst:647 - Input <X_in_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Y_in_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <loop_stat_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Y_out_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <X_out_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" line 100: Output port <DONE> of the instance <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v" line 109: Output port <RESULT_u924> of the instance <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_is_final_XY_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 1-bit register for signal <stateVar_state_s0_u14>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 16-bit register for signal <stateVar_cnt_y_u1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_y> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_01b502a3_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_01b502a3_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_00ea6aae_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_00ea6aae_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
WARNING:Xst:647 - Input <port_00210986_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01d15d79_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00fc9590_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01799e6c_u0>.
    Found 1-bit register for signal <reg_01b61574_u0>.
    Found 1-bit register for signal <reg_00d17b57_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_is_final_XY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 1-bit register for signal <reg_003cbb16_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_is_final_XY> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_Kicker_18>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_Kicker_18> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_input>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
WARNING:Xst:647 - Input <port_00fa1f0a_<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01172a48_<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_016a4d86_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_input> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_while_loop_status>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
WARNING:Xst:647 - Input <bus_0133836b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <stateVar_while_loop_status_u5>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_while_loop_status> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 1-bit register for signal <stateVar_state_s1_u16>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_globalreset_physical_00e8f4a6_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 1-bit register for signal <final_u18>.
    Found 1-bit register for signal <sample_u18>.
    Found 1-bit register for signal <cross_u18>.
    Found 1-bit register for signal <glitch_u18>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_globalreset_physical_00e8f4a6_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Found 16-bit register for signal <stateVar_cnt_x_u1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_stateVar_cnt_x> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_007c158f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_007c158f_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_0130f428_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_endianswapper_0130f428_> synthesized.

Synthesizing Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_and_send_XY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_main_loop_cal_Final_Centre_XY_get_and_send_XY> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <stream_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Y_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <U_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <V_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 183: Output port <RESULT_u942> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueY_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 189: Output port <RESULT_u948> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueV_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 195: Output port <RESULT_u950> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_doneCount_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 198: Output port <RESULT_u955> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueU_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 204: Output port <DONE> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 232: Output port <bus_018fc434_> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_00c903db__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 239: Output port <bus_010e5d48_> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_01d7fe21__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 252: Output port <RESULT_u975> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 252: Output port <RESULT_u978> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 252: Output port <RESULT_u981> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 290: Output port <bus_01ba064c_> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_0091ede2__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 297: Output port <RESULT_u991> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_getPictureSize_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 297: Output port <RESULT_u993> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_getPictureSize_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_input_read_Stream_to_YUV> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <port_000b53bc_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01e526bc_u0>.
    Found 32-bit adder for signal <add_u434> created at line 338.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueY> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueV>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <port_018b8472_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_0066ccd4_u0>.
    Found 32-bit adder for signal <add_u435> created at line 391.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueV> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_doneCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <reg_01c0b1c6_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_doneCount> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueU>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <port_0012b735_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_007c48f4_u0>.
    Found 32-bit adder for signal <add_u436> created at line 465.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPixValueU> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <port_00fae178_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00fae178_<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_001f8f84_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_001f8f84_<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0144b732_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0110aec6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01965555_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_016ff6a8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00ccdb66_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00165ddc_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <reg_0108dfd1_u0> equivalent to <block_GO_delayed_u43> has been removed
    Found 1-bit register for signal <block_GO_delayed_u43>.
    Found 1-bit register for signal <reg_0108dfd1_result_delayed_u0>.
    Found 1-bit register for signal <reg_0025c45a_u0>.
    Found 1-bit register for signal <reg_0025c45a_result_delayed_u0>.
    Found 1-bit register for signal <loopControl_u33>.
    Found 1-bit register for signal <syncEnable_u351_u0>.
    Found 1-bit register for signal <syncEnable_u352_u0>.
    Found 1-bit register for signal <syncEnable_u353_u0>.
    Found 1-bit register for signal <syncEnable_u354_u0>.
    Found 1-bit register for signal <syncEnable_u355_u0>.
    Found 1-bit register for signal <syncEnable_u356_u0>.
    Found 1-bit register for signal <syncEnable_u357_u0>.
    Found 1-bit register for signal <syncEnable_u358_u0>.
    Found 1-bit register for signal <syncEnable_u359_u0>.
    Found 1-bit register for signal <syncEnable_u350>.
    Found 32x32-bit multiplier for signal <n0132> created at line 647.
    Found 32-bit comparator equal for signal <equals> created at line 650
    Summary:
	inferred   1 Multiplier(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s10>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <stateVar_state_s10_u4>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s10> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <stateVar_state_s1_u17>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s1> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <stateVar_state_s0_u15>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s0> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_globalreset_physical_01fd2cba_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <final_u19>.
    Found 1-bit register for signal <cross_u19>.
    Found 1-bit register for signal <sample_u19>.
    Found 1-bit register for signal <glitch_u19>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_globalreset_physical_01fd2cba_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_00c903db_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_0134722c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00c7473d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u78_u0>.
    Found 1-bit register for signal <done_qual_u77>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_00c903db_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_01d7fe21_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_0176467c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00576b93_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u80_u0>.
    Found 1-bit register for signal <done_qual_u79_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_01d7fe21_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_011cd3c0_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_013b564e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2236: Output port <DONE> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_ba3d04_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_ba3d04_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_011cd3c0_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Found 18-bit register for signal <ADDR_reg<31:14>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_Kicker_19>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_Kicker_19> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_send>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <port_017c1041_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00718fe5_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01ff713b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_003a5721_u0>.
    Found 32-bit adder for signal <add_u439> created at line 2379.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_send> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_012054b3_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_0164d95c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2445: Output port <DONE> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65_instance1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_16c8125_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_16c8125_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_012054b3_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <stateVar_state_s3_u9>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s3> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_0080c98f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2502: Output port <endianswapper_00f07366_out> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_00f07366__1> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <stateVar_pictureWidthLuma_u2>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_01b96007_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <endianswapper_01b96007_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <endianswapper_01b96007_in<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_01b96007_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_count>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_013347e1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_u6>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_count> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0046549c_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0046549c_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_000a7b14_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Summary:
	no macro.
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_000a7b14_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_00c98d67_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2605: Output port <endianswapper_0122841a_out> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_0122841a__1> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <stateVar_pictureHeightLuma_u2>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_012ad708_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <endianswapper_012ad708_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <endianswapper_012ad708_in<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_endianswapper_012ad708_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_014603c2_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_00176c97_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v" line 2640: Output port <DONE> of the instance <Mean_Shift_Main_input_read_Stream_to_YUV_forge_memory_25344x8_65_instance2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_b8878a_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_b8878a_re_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_structuralmemory_014603c2_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <stateVar_state_s2_u9>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_state_s2> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_0091ede2_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
WARNING:Xst:647 - Input <bus_00324297_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0105c15c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u82_u0>.
    Found 1-bit register for signal <done_qual_u81_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_simplememoryreferee_0091ede2_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPictureSize>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_Stream_to_YUV.v".
    Found 1-bit register for signal <reg_002f0fef_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_Stream_to_YUV_getPictureSize> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_YUV_to_RGB>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v".
WARNING:Xst:647 - Input <Y_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <U_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <V_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <G_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v" line 86: Output port <DONE> of the instance <Mean_Shift_Main_input_read_YUV_to_RGB_scheduler_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Mean_Shift_Main_input_read_YUV_to_RGB> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_YUV_to_RGB_untagged_0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit subtractor for signal <subtract> created at line 210.
    Found 9-bit subtractor for signal <subtract_u91> created at line 211.
    Found 9-bit subtractor for signal <subtract_u92> created at line 212.
    Found 24-bit adder for signal <add_u442> created at line 216.
    Found 24-bit adder for signal <add_u443> created at line 217.
    Found 24-bit adder for signal <add_u444> created at line 218.
    Found 24-bit adder for signal <add_u445> created at line 219.
    Found 24-bit adder for signal <add_u446> created at line 220.
    Found 24-bit adder for signal <add_u447> created at line 221.
    Found 23-bit adder for signal <add_u451> created at line 225.
    Found 23-bit adder for signal <add_u452> created at line 226.
    Found 24-bit adder for signal <add_u453> created at line 228.
    Found 24-bit adder for signal <add_u454> created at line 229.
    Found 24-bit adder for signal <add_u455> created at line 231.
    Found 24-bit adder for signal <add_u456> created at line 232.
    Found 24-bit adder for signal <add_u457> created at line 233.
    Found 24-bit adder for signal <add_u458> created at line 234.
    Found 24-bit adder for signal <add_u459> created at line 235.
    Found 24-bit adder for signal <add_u460> created at line 236.
    Found 24-bit adder for signal <add_u461> created at line 237.
    Found 21-bit subtractor for signal <subtract_u93<20:0>> created at line 133.
    Found 22-bit subtractor for signal <subtract_u94<21:0>> created at line 136.
    Found 16-bit comparator greater for signal <greaterThan> created at line 240
    Found 16-bit comparator lessequal for signal <lessThan> created at line 246
    Found 16-bit comparator greater for signal <greaterThan_u14> created at line 258
    Found 16-bit comparator greater for signal <lessThan_u22> created at line 264
    Found 16-bit comparator greater for signal <greaterThan_u15> created at line 276
    Found 16-bit comparator greater for signal <lessThan_u23> created at line 282
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Mean_Shift_Main_input_read_YUV_to_RGB_untagged_0> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_YUV_to_RGB_Kicker_20>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v".
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_res>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_YUV_to_RGB_Kicker_20> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v".
    Found 1-bit register for signal <final_u20>.
    Found 1-bit register for signal <sample_u20>.
    Found 1-bit register for signal <cross_u20>.
    Found 1-bit register for signal <glitch_u20>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0_> synthesized.

Synthesizing Unit <Mean_Shift_Main_input_read_YUV_to_RGB_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\Mean_Shift_Main_input_read_YUV_to_RGB.v".
WARNING:Xst:647 - Input <port_005e50aa_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <loopControl_u34>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mean_Shift_Main_input_read_YUV_to_RGB_scheduler> synthesized.

Synthesizing Unit <output_process_Draw_rectangle>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <Rin_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <center_y_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Gin_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <center_x_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bin_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bout_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rout_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Gout_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 256: Output port <bus_00d9fe67_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00bd791e__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 256: Output port <bus_011cb380_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00bd791e__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 256: Output port <bus_006fd605_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00bd791e__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 269: Output port <bus_0179d231_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00ed4e4b__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 282: Output port <bus_002ee5f8_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00e73508__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 290: Output port <RESULT_u1005> of the instance <output_process_Draw_rectangle_doneCountIm_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 293: Output port <bus_00d2523f_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00b19833__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 308: Output port <RESULT_u1011> of the instance <output_process_Draw_rectangle_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 308: Output port <RESULT_u1014> of the instance <output_process_Draw_rectangle_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 308: Output port <RESULT_u1017> of the instance <output_process_Draw_rectangle_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1028> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1029> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1032> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1033> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1036> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1037> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1040> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1041> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1044> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1045> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1048> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 322: Output port <RESULT_u1049> of the instance <output_process_Draw_rectangle_drawRectangle_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 335: Output port <RESULT_u1056> of the instance <output_process_Draw_rectangle_getValueRGB_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 335: Output port <RESULT_u1060> of the instance <output_process_Draw_rectangle_getValueRGB_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 335: Output port <RESULT_u1064> of the instance <output_process_Draw_rectangle_getValueRGB_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 349: Output port <bus_008abdc8_> of the instance <output_process_Draw_rectangle_simplememoryreferee_01bc888a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 349: Output port <bus_014758cb_> of the instance <output_process_Draw_rectangle_simplememoryreferee_01bc888a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 349: Output port <bus_00e4d935_> of the instance <output_process_Draw_rectangle_simplememoryreferee_01bc888a__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 368: Output port <bus_00a8f1e0_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 368: Output port <bus_0076b457_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 368: Output port <bus_008cf4be_> of the instance <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 377: Output port <DONE> of the instance <output_process_Draw_rectangle_scheduler_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <output_process_Draw_rectangle> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_centre_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 16-bit register for signal <stateVar_centre_x_u5>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_centre_x> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_0089b0f2_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_0089b0f2_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_00593a7d_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_00593a7d_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_structuralmemory_0088abf5_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_01a6b386_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00f05729_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0085991d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 1659: Output port <DONEA> of the instance <output_process_Draw_rectangle_forge_memory_25344x8_69_instance0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 1659: Output port <DONEB> of the instance <output_process_Draw_rectangle_forge_memory_25344x8_69_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_c35a43_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_c35a43_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_c35a43_we_delay0_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_structuralmemory_0088abf5_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_forge_memory_25344x8_69>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <wea_done>.
    Found 1-bit register for signal <rea_done>.
    Found 1-bit register for signal <web_done>.
    Found 18-bit register for signal <ADDRA_reg<31:14>>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_forge_memory_25344x8_69> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_count_x>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_005f91d8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_x_u7>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_count_x> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_00295635_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_00295635_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_002ab668_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_002ab668_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_simplememoryreferee_00bd791e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_01ac44d1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01bbf55e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01c87704_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00f6e05a_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00035501_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_simplememoryreferee_00bd791e_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_state_s3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <stateVar_state_s3_u10>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_state_s3> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_count_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 32-bit register for signal <stateVar_count_y_u7>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <output_process_Draw_rectangle_stateVar_count_y> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_00e87db1_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_00e87db1_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_018c8696_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_018c8696_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_simplememoryreferee_00ed4e4b_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_0128a7a1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_019d31a8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01fa2a04_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01bc72c1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u84_u0>.
    Found 1-bit register for signal <done_qual_u85_u0>.
    Found 1-bit register for signal <done_qual_u83>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <output_process_Draw_rectangle_simplememoryreferee_00ed4e4b_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <stateVar_state_s1_u18>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_state_s1> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_simplememoryreferee_00e73508_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_0119f9bb_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00d8cc3c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00cb5bb1_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_006aefd4_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u87_u0>.
    Found 1-bit register for signal <done_qual_u88_u0>.
    Found 1-bit register for signal <done_qual_u86_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <output_process_Draw_rectangle_simplememoryreferee_00e73508_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_doneCountIm>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <reg_01549e55_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_doneCountIm> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_simplememoryreferee_00b19833_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_014bf606_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00a8c929_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_015a01a5_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00f86e25_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u90_u0>.
    Found 1-bit register for signal <done_qual_u91_u0>.
    Found 1-bit register for signal <done_qual_u89_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <output_process_Draw_rectangle_simplememoryreferee_00b19833_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_structuralmemory_009e6b31_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_0028847c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_011d5d2a_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_012c686d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 2156: Output port <DONEA> of the instance <output_process_Draw_rectangle_forge_memory_25344x8_69_instance1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 2156: Output port <DONEB> of the instance <output_process_Draw_rectangle_forge_memory_25344x8_69_instance1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_cc186b_we_delay0_u0>.
    Found 1-bit register for signal <logicalMem_cc186b_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_cc186b_re_delay0_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_structuralmemory_009e6b31_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_send>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <port_000fa29b_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0038b572_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0125acd4_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00b48d11_u0>.
    Found 1-bit register for signal <reg_013422da_u0>.
    Found 32-bit register for signal <syncEnable_u360>.
    Found 32-bit register for signal <syncEnable_u361_u0>.
    Found 32-bit register for signal <syncEnable_u362_u0>.
    Found 32-bit adder for signal <add> created at line 2246.
    Found 32-bit adder for signal <add_u462> created at line 2247.
    Found 32-bit adder for signal <add_u463> created at line 2248.
    Found 32-bit adder for signal <add_u473> created at line 2288.
    Found 32-bit adder for signal <add_u474> created at line 2295.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <output_process_Draw_rectangle_send> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_globalreset_physical_001fa2b7_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <cross_u21>.
    Found 1-bit register for signal <final_u21>.
    Found 1-bit register for signal <glitch_u21>.
    Found 1-bit register for signal <sample_u21>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_globalreset_physical_001fa2b7_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_drawRectangle>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <port_000bb648_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01d67dc6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01a2503a_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00891739_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0087f92c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_018e9e2f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <and_delayed_u70> equivalent to <block_GO_delayed_u44> has been removed
    Register <block_GO_delayed_u45_u0> equivalent to <reg_012a167e_u0> has been removed
    Register <block_GO_delayed_result_delayed_u4> equivalent to <reg_012a167e_result_delayed_u0> has been removed
    Register <reg_005dcf27_u0> equivalent to <reg_01dddf42_u0> has been removed
    Found 1-bit register for signal <reg_005dcf27_result_delayed_u0>.
    Found 1-bit register for signal <reg_01dddf42_u0>.
    Found 1-bit register for signal <block_GO_delayed_u44>.
    Found 1-bit register for signal <reg_0123d531_u0>.
    Found 1-bit register for signal <reg_012a167e_u0>.
    Found 1-bit register for signal <reg_012a167e_result_delayed_u0>.
    Found 1-bit register for signal <reg_0072cc7a_u0>.
    Found 32-bit register for signal <syncEnable_u363>.
    Found 32-bit register for signal <syncEnable_u364_u0>.
    Found 32-bit register for signal <syncEnable_u365_u0>.
    Found 32-bit register for signal <syncEnable_u366_u0>.
    Found 32-bit register for signal <syncEnable_u367_u0>.
    Found 32-bit register for signal <syncEnable_u368_u0>.
    Found 32-bit register for signal <syncEnable_u369_u0>.
    Found 18-bit register for signal <latch_007d61b9_reg>.
    Found 18-bit register for signal <latch_001fc64b_reg>.
    Found 17-bit register for signal <latch_00abd02d_reg>.
    Found 32-bit register for signal <syncEnable_u370_u0>.
    Found 32-bit register for signal <syncEnable_u371_u0>.
    Found 32-bit register for signal <syncEnable_u372_u0>.
    Found 32-bit register for signal <syncEnable_u373_u0>.
    Found 32-bit register for signal <syncEnable_u374_u0>.
    Found 32-bit register for signal <syncEnable_u375_u0>.
    Found 32-bit register for signal <syncEnable_u376_u0>.
    Found 18-bit register for signal <latch_01348d26_reg>.
    Found 18-bit register for signal <latch_014ade69_reg>.
    Found 17-bit register for signal <latch_004cd203_reg>.
    Found 18-bit register for signal <syncEnable_u377_u0>.
    Found 17-bit register for signal <syncEnable_u378_u0>.
    Found 18-bit register for signal <syncEnable_u379_u0>.
    Found 17-bit register for signal <syncEnable_u380_u0>.
    Found 17-bit subtractor for signal <subtract> created at line 2598.
    Found 17-bit subtractor for signal <subtract_u95> created at line 2599.
    Found 17-bit adder for signal <n0276[16:0]> created at line 2600.
    Found 17-bit adder for signal <n0278[16:0]> created at line 2601.
    Found 32-bit adder for signal <add_u480> created at line 2629.
    Found 32-bit adder for signal <add_u481> created at line 2630.
    Found 32-bit adder for signal <add_u482> created at line 2631.
    Found 25-bit adder for signal <n0290> created at line 2685.
    Found 32-bit adder for signal <add_u497> created at line 2686.
    Found 32-bit adder for signal <add_u498> created at line 2687.
    Found 32-bit adder for signal <add_u500> created at line 2699.
    Found 32-bit adder for signal <add_u503> created at line 2794.
    Found 32-bit adder for signal <add_u517> created at line 2848.
    Found 32-bit adder for signal <add_u518> created at line 2849.
    Found 32-bit adder for signal <add_u519> created at line 2850.
    Found 32-bit adder for signal <add_u525> created at line 2876.
    Found 32-bit comparator greater for signal <not_u326_u0> created at line 2756
    Found 32-bit comparator greater for signal <not_u327_u0> created at line 2927
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 631 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <output_process_Draw_rectangle_drawRectangle> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_getValueRGB>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <port_00aa595c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01e0f363_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_006e1316_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_018de1e2_u0>.
    Found 1-bit register for signal <reg_01d915c1_u0>.
    Found 32-bit register for signal <syncEnable_u381>.
    Found 8-bit register for signal <syncEnable_u382_u0>.
    Found 32-bit register for signal <syncEnable_u383_u0>.
    Found 8-bit register for signal <syncEnable_u384_u0>.
    Found 32-bit register for signal <syncEnable_u385_u0>.
    Found 8-bit register for signal <syncEnable_u386_u0>.
    Found 32-bit adder for signal <add_u529> created at line 3118.
    Found 32-bit adder for signal <add_u530> created at line 3119.
    Found 32-bit adder for signal <add_u531> created at line 3120.
    Found 32-bit adder for signal <add_u537> created at line 3146.
    Found 32-bit adder for signal <add_u538> created at line 3153.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <output_process_Draw_rectangle_getValueRGB> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_Kicker_21>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_1>.
    Found 1-bit register for signal <kicker_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_Kicker_21> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_simplememoryreferee_01bc888a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_01764864_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00bb1f5c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_002943c5_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00150c03_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_01c7b9d3_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_simplememoryreferee_01bc888a_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_structuralmemory_0198cbd9_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_014da5cc_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00c30c8e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0031ac17_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 3308: Output port <DONEA> of the instance <output_process_Draw_rectangle_forge_memory_25344x8_69_instance2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v" line 3308: Output port <DONEB> of the instance <output_process_Draw_rectangle_forge_memory_25344x8_69_instance2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_bbd522_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_bbd522_we_delay0_u1_u0>.
    Found 1-bit register for signal <logicalMem_bbd522_we_delay0_u0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_structuralmemory_0198cbd9_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_centre_y>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 16-bit register for signal <stateVar_centre_y_u5>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_centre_y> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_00c13abb_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_00c13abb_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_endianswapper_00792464_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_endianswapper_00792464_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <stateVar_state_s0_u16>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_state_s0> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <bus_005076d2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0138f3bb_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00aa30fc_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0121612e_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00732c35_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_process_Draw_rectangle_simplememoryreferee_00d7a4d7_> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_stateVar_state_s2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <stateVar_state_s2_u10>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_stateVar_state_s2> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
WARNING:Xst:647 - Input <port_01b61592_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0091ced8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00cb09f8_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_007e9851_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00921baf_u0>.
    Found 1-bit register for signal <and_delayed_u71>.
    Found 1-bit register for signal <and_delayed_u72_u0>.
    Found 1-bit register for signal <reg_00dc96b7_u0>.
    Found 1-bit register for signal <reg_00a4a314_u0>.
    Found 1-bit register for signal <reg_012b2be0_u0>.
    Found 1-bit register for signal <reg_01df33da_u0>.
    Found 1-bit register for signal <reg_012b2be0_result_delayed_u0>.
    Found 1-bit register for signal <reg_00040e54_u0>.
    Found 1-bit register for signal <reg_012e842a_u0>.
    Found 1-bit register for signal <block_GO_delayed_u46>.
    Found 1-bit register for signal <reg_0122bb99_u0>.
    Found 1-bit register for signal <reg_006b4712_u0>.
    Found 1-bit register for signal <reg_0036baae_u0>.
    Found 1-bit register for signal <loopControl_u35>.
    Found 1-bit register for signal <scoreboard_00157922_reg2>.
    Found 1-bit register for signal <scoreboard_00157922_reg1>.
    Found 1-bit register for signal <scoreboard_00157922_reg0>.
    Found 1-bit register for signal <syncEnable_u387>.
    Found 1-bit register for signal <syncEnable_u388_u0>.
    Found 1-bit register for signal <syncEnable_u389_u0>.
    Found 1-bit register for signal <syncEnable_u390_u0>.
    Found 1-bit register for signal <syncEnable_u391_u0>.
    Found 1-bit register for signal <syncEnable_u392_u0>.
    Found 1-bit register for signal <syncEnable_u393_u0>.
    Found 1-bit register for signal <syncEnable_u394_u0>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <output_process_Draw_rectangle_scheduler> synthesized.

Synthesizing Unit <output_process_Draw_rectangle_getCenterXY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_Draw_rectangle.v".
    Found 1-bit register for signal <reg_00c50bd7_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_Draw_rectangle_getCenterXY> synthesized.

Synthesizing Unit <output_process_RGB_to_YUV>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v".
WARNING:Xst:647 - Input <R_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <G_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <U_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <V_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Y_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v" line 76: Output port <DONE> of the instance <output_process_RGB_to_YUV_scheduler_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <output_process_RGB_to_YUV> synthesized.

Synthesizing Unit <output_process_RGB_to_YUV_globalreset_physical_000dd4f7_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v".
    Found 1-bit register for signal <glitch_u22>.
    Found 1-bit register for signal <final_u22>.
    Found 1-bit register for signal <sample_u22>.
    Found 1-bit register for signal <cross_u22>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <output_process_RGB_to_YUV_globalreset_physical_000dd4f7_> synthesized.

Synthesizing Unit <output_process_RGB_to_YUV_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v".
WARNING:Xst:647 - Input <port_013fc8a9_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <loopControl_u36>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_RGB_to_YUV_scheduler> synthesized.

Synthesizing Unit <output_process_RGB_to_YUV_untagged_0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <subtract> created at line 312.
    Found 15-bit subtractor for signal <subtract_u96> created at line 313.
    Found 15-bit subtractor for signal <subtract_u97> created at line 317.
    Found 15-bit subtractor for signal <subtract_u98> created at line 318.
    Found 15-bit subtractor for signal <subtract_u99> created at line 319.
    Found 16-bit subtractor for signal <subtract_u100> created at line 320.
    Found 16-bit subtractor for signal <subtract_u101> created at line 322.
    Found 15-bit adder for signal <n0180> created at line 299.
    Found 16-bit adder for signal <n0183[15:0]> created at line 300.
    Found 17-bit adder for signal <n0186[16:0]> created at line 301.
    Found 13-bit adder for signal <n0189> created at line 302.
    Found 13-bit adder for signal <add_u542> created at line 303.
    Found 18-bit adder for signal <n0195[17:0]> created at line 304.
    Found 19-bit adder for signal <n0197> created at line 305.
    Found 12-bit adder for signal <n0199[11:0]> created at line 306.
    Found 15-bit adder for signal <n0202> created at line 310.
    Found 15-bit adder for signal <add_u547> created at line 311.
    Found 17-bit adder for signal <add_u548> created at line 314.
    Found 18-bit adder for signal <add_u549> created at line 315.
    Found 19-bit adder for signal <add_u550> created at line 316.
    Found 13-bit adder for signal <n0215> created at line 321.
    Found 17-bit adder for signal <add_u552> created at line 323.
    Found 18-bit adder for signal <add_u553> created at line 324.
    Found 15x15-bit multiplier for signal <n0087> created at line 309.
    Found 32-bit comparator greater for signal <greaterThan> created at line 327
    Found 32-bit comparator greater for signal <lessThan> created at line 333
    Found 32-bit comparator greater for signal <greaterThan_u16> created at line 345
    Found 32-bit comparator lessequal for signal <lessThan_u24> created at line 351
    Found 32-bit comparator greater for signal <greaterThan_u17> created at line 363
    Found 32-bit comparator greater for signal <lessThan_u25> created at line 369
    Summary:
	inferred   1 Multiplier(s).
	inferred  23 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <output_process_RGB_to_YUV_untagged_0> synthesized.

Synthesizing Unit <output_process_RGB_to_YUV_Kicker_22>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_RGB_to_YUV.v".
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <output_process_RGB_to_YUV_Kicker_22> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <U_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <V_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Y_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <YUV_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 164: Output port <RESULT_u1098> of the instance <output_process_YUV_to_Stream_doneCountYUV_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 168: Output port <RESULT_u1102> of the instance <output_process_YUV_to_Stream_send_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 173: Output port <RESULT_u1110> of the instance <output_process_YUV_to_Stream_getPixValueY_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 186: Output port <RESULT_u1116> of the instance <output_process_YUV_to_Stream_getPixValueU_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 193: Output port <DONE> of the instance <output_process_YUV_to_Stream_scheduler_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 228: Output port <RESULT_u1138> of the instance <output_process_YUV_to_Stream_getPixValueV_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 235: Output port <bus_002be47c_> of the instance <output_process_YUV_to_Stream_simplememoryreferee_0110d2f9__1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 249: Output port <RESULT_u1140> of the instance <output_process_YUV_to_Stream_doneCount_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 253: Output port <RESULT_u1141> of the instance <output_process_YUV_to_Stream_getPictureSize_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 253: Output port <RESULT_u1143> of the instance <output_process_YUV_to_Stream_getPictureSize_instance> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_count>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <bus_013c5254_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0180be7a_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stateVar_count_u7>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_count> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_endianswapper_00ee0e50_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream_endianswapper_00ee0e50_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_endianswapper_0115383f_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream_endianswapper_0115383f_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_doneCountYUV>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <reg_00ca33ed_u0>.
    Found 32-bit adder for signal <add> created at line 339.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_doneCountYUV> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_send>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <port_01f2ef69_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_016a3ab5_u0>.
    Found 32-bit adder for signal <add_u554> created at line 397.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_send> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_getPixValueY>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <port_00c2d444_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01c6d0c6_u0>.
    Found 32-bit adder for signal <add_u555> created at line 454.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_getPixValueY> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_state_s1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <stateVar_state_s1_u19>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_state_s1> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <bus_00d25651_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 525: Output port <endianswapper_00cd6794_out> of the instance <output_process_YUV_to_Stream_endianswapper_00cd6794__1> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <stateVar_pictureHeightLuma_u3>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_pictureHeightLuma> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_endianswapper_01ff7bcd_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <endianswapper_01ff7bcd_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <endianswapper_01ff7bcd_in<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream_endianswapper_01ff7bcd_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_getPixValueU>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <port_01e080ee_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01e080ee_<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0048cbb7_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0048cbb7_<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00ad7e75_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_00ea7f62_u0>.
    Found 32-bit adder for signal <add> created at line 565.
    Found 32-bit adder for signal <add_u557> created at line 577.
    Found 32x32-bit multiplier for signal <n0024> created at line 564.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_getPixValueU> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_scheduler>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <port_005deb15_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_005deb15_<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01a4bea0_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01a4bea0_<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00209760_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01a98746_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_019b40b6_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_0002ae2c_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00579233_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01fa578d_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00bcf27f_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <reg_01d8e9b5_u0> equivalent to <block_GO_delayed_u47> has been removed
    Found 1-bit register for signal <block_GO_delayed_u47>.
    Found 1-bit register for signal <reg_01d8e9b5_result_delayed_u0>.
    Found 1-bit register for signal <reg_006b1c79_u0>.
    Found 1-bit register for signal <reg_006b1c79_result_delayed_u0>.
    Found 1-bit register for signal <loopControl_u37>.
    Found 1-bit register for signal <syncEnable_u395>.
    Found 1-bit register for signal <syncEnable_u396_u0>.
    Found 1-bit register for signal <syncEnable_u397_u0>.
    Found 1-bit register for signal <syncEnable_u398_u0>.
    Found 1-bit register for signal <syncEnable_u399_u0>.
    Found 1-bit register for signal <syncEnable_u400_u0>.
    Found 1-bit register for signal <syncEnable_u401_u0>.
    Found 1-bit register for signal <syncEnable_u402_u0>.
    Found 1-bit register for signal <syncEnable_u403_u0>.
    Found 1-bit register for signal <syncEnable_u404_u0>.
    Found 1-bit register for signal <syncEnable_u405_u0>.
    Found 64-bit adder for signal <add> created at line 780.
    Found 32x32-bit multiplier for signal <n0139> created at line 779.
    Found 32-bit comparator equal for signal <equals> created at line 776
    Found 64-bit comparator equal for signal <equals_u19> created at line 783
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <output_process_YUV_to_Stream_scheduler> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_Kicker_23>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <kicker_2>.
    Found 1-bit register for signal <kicker_res>.
    Found 1-bit register for signal <kicker_1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_Kicker_23> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_state_s3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <stateVar_state_s3_u11>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_state_s3> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_structuralmemory_00351e7a_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <bus_01a500ba_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 3872: Output port <DONE> of the instance <output_process_YUV_to_Stream_forge_memory_76032x8_71_instance0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <logicalMem_b2520b_re_delay0_u0>.
    Found 1-bit register for signal <logicalMem_b2520b_we_delay0_u0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_structuralmemory_00351e7a_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_forge_memory_76032x8_71>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <ren_done>.
    Found 1-bit register for signal <wen_done>.
    Found 18-bit register for signal <ADDR_reg<31:14>>.
    Found 8-bit 7-to-1 multiplexer for signal <_n0083> created at line 1058.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <output_process_YUV_to_Stream_forge_memory_76032x8_71> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <bus_01244df2_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v" line 3924: Output port <endianswapper_0033bf94_out> of the instance <output_process_YUV_to_Stream_endianswapper_0033bf94__1> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <stateVar_pictureWidthLuma_u3>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_pictureWidthLuma> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_endianswapper_01e1f89b_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <endianswapper_01e1f89b_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <endianswapper_01e1f89b_in<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream_endianswapper_01e1f89b_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_state_s10>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <stateVar_state_s10_u5>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_state_s10> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_state_s0>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <stateVar_state_s0_u17>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_state_s0> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_getPixValueV>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <port_000e71f5_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_000e71f5_<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01cec597_<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_01cec597_<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_00d566a5_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_01a3c0d8_u0>.
    Found 32-bit adder for signal <add> created at line 4000.
    Found 32-bit adder for signal <add_u559> created at line 4012.
    Found 31x31-bit multiplier for signal <n0024> created at line 3999.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_getPixValueV> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_simplememoryreferee_0110d2f9_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
WARNING:Xst:647 - Input <bus_001bf810_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_00697582_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0037e406_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_0052cf95_> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_qual_u93_u0>.
    Found 1-bit register for signal <done_qual_u94_u0>.
    Found 1-bit register for signal <done_qual_u95_u0>.
    Found 1-bit register for signal <done_qual_u92>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_simplememoryreferee_0110d2f9_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_count_frame>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 32-bit register for signal <stateVar_count_frame_u1>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_count_frame> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_endianswapper_00a1a40e_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream_endianswapper_00a1a40e_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_endianswapper_015e1b89_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Summary:
	no macro.
Unit <output_process_YUV_to_Stream_endianswapper_015e1b89_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_doneCount>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <reg_001e678a_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_doneCount> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_getPictureSize>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <reg_00f4bc71_u0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_getPictureSize> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_globalreset_physical_01e6c057_>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <glitch_u23>.
    Found 1-bit register for signal <final_u23>.
    Found 1-bit register for signal <cross_u23>.
    Found 1-bit register for signal <sample_u23>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_globalreset_physical_01e6c057_> synthesized.

Synthesizing Unit <output_process_YUV_to_Stream_stateVar_state_s2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\rtl\output_process_YUV_to_Stream.v".
    Found 1-bit register for signal <stateVar_state_s2_u11>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <output_process_YUV_to_Stream_stateVar_state_s2> synthesized.

Synthesizing Unit <fanout_1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 8
        fanout = 1
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fanout_1> synthesized.

Synthesizing Unit <fanout_2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 1
        fanout = 1
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fanout_2> synthesized.

Synthesizing Unit <fanout_3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 32
        fanout = 1
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fanout_3> synthesized.

Synthesizing Unit <fanout_4>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 32
        fanout = 2
    Summary:
	no macro.
Unit <fanout_4> synthesized.

Synthesizing Unit <fanout_protocol>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        fanout = 2
    Found 2-bit register for signal <o_ack_captured>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <fanout_protocol> synthesized.

Synthesizing Unit <fanout_5>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 1
        fanout = 2
    Summary:
	no macro.
Unit <fanout_5> synthesized.

Synthesizing Unit <fanout_6>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 16
        fanout = 1
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fanout_6> synthesized.

Synthesizing Unit <fanout_7>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 8
        fanout = 2
    Summary:
	no macro.
Unit <fanout_7> synthesized.

Synthesizing Unit <Queue_1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 8
        length = 1048576
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <almost_empty> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <empty> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Queue_1> synthesized.

Synthesizing Unit <sync_fifo_int_1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 8
        l = 1048576
WARNING:Xst:647 - Input <i_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sync_fifo_int_1> synthesized.

Synthesizing Unit <msync_fifo_int_1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 8
        l = 1048576
    Summary:
	no macro.
Unit <msync_fifo_int_1> synthesized.

Synthesizing Unit <sync_fifo_controller>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        l = 1048576
    Found 1-bit register for signal <match_means_empty>.
    Found 1-bit register for signal <sending>.
    Found 20-bit register for signal <write_addr>.
    Found 20-bit register for signal <read_addr>.
    Found 20-bit adder for signal <write_addr[19]_GND_432_o_add_19_OUT> created at line 525.
    Found 20-bit adder for signal <read_addr[19]_GND_432_o_add_23_OUT> created at line 542.
    Found 20-bit comparator equal for signal <match> created at line 513
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sync_fifo_controller> synthesized.

Synthesizing Unit <ram_2p_int_1>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 8
        l = 1048576
    Found 1048576x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <dout_b>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram_2p_int_1> synthesized.

Synthesizing Unit <Queue_2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 1
        length = 1048576
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <almost_empty> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <empty> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Queue_2> synthesized.

Synthesizing Unit <sync_fifo_int_2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 1
        l = 1048576
WARNING:Xst:647 - Input <i_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sync_fifo_int_2> synthesized.

Synthesizing Unit <msync_fifo_int_2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 1
        l = 1048576
    Summary:
	no macro.
Unit <msync_fifo_int_2> synthesized.

Synthesizing Unit <ram_2p_int_2>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 1
        l = 1048576
    Found 1048576x1-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <dout_b>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <ram_2p_int_2> synthesized.

Synthesizing Unit <Queue_3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 32
        length = 1048576
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <almost_empty> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <empty> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Queue_3> synthesized.

Synthesizing Unit <sync_fifo_int_3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 32
        l = 1048576
WARNING:Xst:647 - Input <i_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sync_fifo_int_3> synthesized.

Synthesizing Unit <msync_fifo_int_3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 32
        l = 1048576
    Summary:
	no macro.
Unit <msync_fifo_int_3> synthesized.

Synthesizing Unit <ram_2p_int_3>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 32
        l = 1048576
    Found 1048576x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <dout_b>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ram_2p_int_3> synthesized.

Synthesizing Unit <Queue_4>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        width = 16
        length = 1048576
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <almost_empty> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo_behavioral.vhdl" line 888: Output port <empty> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Queue_4> synthesized.

Synthesizing Unit <sync_fifo_int_4>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 16
        l = 1048576
WARNING:Xst:647 - Input <i_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sync_fifo_int_4> synthesized.

Synthesizing Unit <msync_fifo_int_4>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 16
        l = 1048576
    Summary:
	no macro.
Unit <msync_fifo_int_4> synthesized.

Synthesizing Unit <ram_2p_int_4>.
    Related source file is "C:\Users\Mita\Documents\VIBOT\Robotic Project\Mita_Playground\VHDL_from_Taner\lib\systemBuilder\vhdl\sbfifo.vhdl".
        w = 16
        l = 1048576
    Found 1048576x16-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <dout_b>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <ram_2p_int_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 35
 1048576x1-bit dual-port RAM                           : 3
 1048576x16-bit dual-port RAM                          : 2
 1048576x32-bit dual-port RAM                          : 12
 1048576x8-bit dual-port RAM                           : 18
# Multipliers                                          : 19
 15x15-bit multiplier                                  : 1
 31x31-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 10
 63x63-bit multiplier                                  : 4
 64x64-bit multiplier                                  : 3
# Adders/Subtractors                                   : 290
 12-bit adder                                          : 1
 13-bit adder                                          : 4
 15-bit adder                                          : 3
 15-bit subtractor                                     : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 3
 17-bit adder                                          : 5
 17-bit subtractor                                     : 2
 18-bit adder                                          : 3
 19-bit adder                                          : 2
 20-bit adder                                          : 70
 21-bit subtractor                                     : 1
 22-bit subtractor                                     : 1
 23-bit adder                                          : 2
 24-bit adder                                          : 15
 25-bit adder                                          : 1
 32-bit adder                                          : 121
 32-bit subtractor                                     : 30
 44-bit adder                                          : 3
 63-bit adder                                          : 8
 64-bit adder                                          : 1
 8-bit adder                                           : 6
 9-bit subtractor                                      : 3
# Registers                                            : 1259
 1-bit register                                        : 957
 13-bit register                                       : 1
 16-bit register                                       : 6
 17-bit register                                       : 4
 18-bit register                                       : 16
 2-bit register                                        : 6
 20-bit register                                       : 70
 32-bit register                                       : 171
 8-bit register                                        : 28
# Comparators                                          : 97
 16-bit comparator greater                             : 5
 16-bit comparator lessequal                           : 1
 20-bit comparator equal                               : 35
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 40
 32-bit comparator lessequal                           : 7
 64-bit comparator equal                               : 4
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 253
 1-bit 2-to-1 multiplexer                              : 69
 2-bit 2-to-1 multiplexer                              : 6
 28-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 156
 8-bit 2-to-1 multiplexer                              : 19
 8-bit 7-to-1 multiplexer                              : 1
# Xors                                                 : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
WARNING:Xst:1290 - Hierarchical block <output_process_YUV_to_Stream_stateVar_count_frame_1> is unconnected in block <i_output_process_YUV_to_Stream>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_0> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_0> <syncEnable_u287_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_1> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_1> <syncEnable_u287_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_2> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_2> <syncEnable_u287_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_3> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_3> <syncEnable_u287_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_4> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_4> <syncEnable_u287_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_5> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_5> <syncEnable_u287_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_6> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_6> <syncEnable_u287_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_7> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_7> <syncEnable_u287_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_10> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_10> <syncEnable_u287_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_8> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_8> <syncEnable_u287_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_11> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_11> <syncEnable_u287_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_9> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_9> <syncEnable_u287_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_12> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_12> <syncEnable_u287_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_13> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_13> <syncEnable_u287_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_14> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_14> <syncEnable_u287_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_15> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_15> <syncEnable_u287_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_20> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_20> <syncEnable_u287_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_16> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_16> <syncEnable_u287_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_21> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_21> <syncEnable_u287_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_17> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_17> <syncEnable_u287_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_22> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_22> <syncEnable_u287_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_18> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_18> <syncEnable_u287_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_23> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_23> <syncEnable_u287_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_19> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_19> <syncEnable_u287_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_24> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_24> <syncEnable_u287_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_25> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_25> <syncEnable_u287_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_30> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_30> <syncEnable_u287_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_26> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_26> <syncEnable_u287_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_31> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_31> <syncEnable_u287_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_27> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_27> <syncEnable_u287_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_28> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_28> <syncEnable_u287_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_29> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_29> <syncEnable_u287_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u258> in Unit <Mean_Shift_Main_main_loop_cal_update_model_scheduler_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u266_u0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_0> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_1> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_2> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_3> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_4> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_0> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_0> <syncEnable_u234_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_5> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_1> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_1> <syncEnable_u234_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_6> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_2> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_2> <syncEnable_u234_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_7> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_3> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_3> <syncEnable_u234_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_8> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_4> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_4> <syncEnable_u234_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_9> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_5> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_5> <syncEnable_u234_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_6> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_6> <syncEnable_u234_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_7> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_7> <syncEnable_u234_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_8> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_8> <syncEnable_u234_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_10> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_9> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_9> <syncEnable_u234_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_11> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_12> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_13> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_14> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_15> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_20> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_10> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_10> <syncEnable_u234_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_21> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_16> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_11> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_11> <syncEnable_u234_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_22> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_17> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_12> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_12> <syncEnable_u234_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_23> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_18> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_13> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_13> <syncEnable_u234_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_24> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_19> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_14> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_14> <syncEnable_u234_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_30> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_25> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_15> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_15> <syncEnable_u234_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_20> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_20> <syncEnable_u234_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_31> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_26> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_16> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_16> <syncEnable_u234_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_21> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_21> <syncEnable_u234_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_27> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_17> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_17> <syncEnable_u234_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_22> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_22> <syncEnable_u234_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_28> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_18> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_18> <syncEnable_u234_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_23> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_23> <syncEnable_u234_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u253_u0_29> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u252_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_19> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_19> <syncEnable_u234_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_24> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_24> <syncEnable_u234_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_25> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_25> <syncEnable_u234_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_30> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_30> <syncEnable_u234_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_26> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_26> <syncEnable_u234_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_31> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_31> <syncEnable_u234_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_27> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_27> <syncEnable_u234_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_28> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_28> <syncEnable_u234_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u220_u0_29> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u221_u0_29> <syncEnable_u234_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_0> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_1> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_2> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_3> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_4> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_5> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_6> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_7> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_10> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_8> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_11> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_9> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_12> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_13> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_14> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_20> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_15> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_21> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_16> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_22> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_17> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_23> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_18> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_24> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_19> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_30> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_25> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_31> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_26> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_27> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_28> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_29> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u310_u0> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_scheduler_instance> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u309_u0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u352_u0> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u355_u0> <syncEnable_u357_u0> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureWidthLuma_u2_4> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1> is equivalent to the following 2 FFs/Latches, which will be removed : <stateVar_pictureWidthLuma_u2_5> <stateVar_pictureWidthLuma_u2_7> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureHeightLuma_u2_4> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1> is equivalent to the following FF/Latch, which will be removed : <stateVar_pictureHeightLuma_u2_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_10> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_10> <syncEnable_u385_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_11> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_11> <syncEnable_u385_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_12> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_12> <syncEnable_u385_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_13> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_13> <syncEnable_u385_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_14> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_14> <syncEnable_u385_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_15> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_15> <syncEnable_u385_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_20> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_20> <syncEnable_u385_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_0> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_0> <syncEnable_u385_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_16> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_16> <syncEnable_u385_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_21> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_21> <syncEnable_u385_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_1> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_1> <syncEnable_u385_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_17> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_17> <syncEnable_u385_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_22> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_22> <syncEnable_u385_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_2> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_2> <syncEnable_u385_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_18> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_18> <syncEnable_u385_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_23> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_23> <syncEnable_u385_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_3> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_3> <syncEnable_u385_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_19> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_19> <syncEnable_u385_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_24> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_24> <syncEnable_u385_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_4> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_4> <syncEnable_u385_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_25> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_25> <syncEnable_u385_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_30> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_30> <syncEnable_u385_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_5> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_5> <syncEnable_u385_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_26> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_26> <syncEnable_u385_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_31> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_31> <syncEnable_u385_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_6> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_6> <syncEnable_u385_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_27> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_27> <syncEnable_u385_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_7> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_7> <syncEnable_u385_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_28> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_28> <syncEnable_u385_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_8> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_8> <syncEnable_u385_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_29> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_29> <syncEnable_u385_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_9> in Unit <output_process_Draw_rectangle_getValueRGB_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_9> <syncEnable_u385_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_29> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_29> <syncEnable_u361_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_0> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_0> <syncEnable_u361_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_1> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_1> <syncEnable_u361_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_2> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_2> <syncEnable_u361_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_3> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_3> <syncEnable_u361_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_4> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_4> <syncEnable_u361_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_5> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_5> <syncEnable_u361_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_10> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_10> <syncEnable_u361_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_6> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_6> <syncEnable_u361_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_11> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_11> <syncEnable_u361_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_7> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_7> <syncEnable_u361_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_12> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_12> <syncEnable_u361_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_8> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_8> <syncEnable_u361_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_13> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_13> <syncEnable_u361_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_9> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_9> <syncEnable_u361_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_14> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_14> <syncEnable_u361_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_15> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_15> <syncEnable_u361_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_20> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_20> <syncEnable_u361_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_16> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_16> <syncEnable_u361_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_21> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_21> <syncEnable_u361_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_17> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_17> <syncEnable_u361_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_22> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_22> <syncEnable_u361_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_18> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_18> <syncEnable_u361_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_23> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_23> <syncEnable_u361_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_19> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_19> <syncEnable_u361_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_24> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_24> <syncEnable_u361_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_25> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_25> <syncEnable_u361_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_30> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_30> <syncEnable_u361_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_26> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_26> <syncEnable_u361_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_31> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_31> <syncEnable_u361_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_27> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_27> <syncEnable_u361_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_28> in Unit <output_process_Draw_rectangle_send_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_28> <syncEnable_u361_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_26> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_26> <syncEnable_u375_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_31> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_31> <syncEnable_u375_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_27> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_27> <syncEnable_u375_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_28> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_28> <syncEnable_u375_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_10> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_10> <syncEnable_u368_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_29> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_29> <syncEnable_u375_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_11> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_11> <syncEnable_u368_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_12> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_12> <syncEnable_u368_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_13> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_13> <syncEnable_u368_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_14> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_14> <syncEnable_u368_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_0> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_0> <syncEnable_u373_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_20> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_20> <syncEnable_u368_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_15> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_15> <syncEnable_u368_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_1> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_1> <syncEnable_u373_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_21> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_21> <syncEnable_u368_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_16> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_16> <syncEnable_u368_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_2> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_2> <syncEnable_u373_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_22> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_22> <syncEnable_u368_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_17> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_17> <syncEnable_u368_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_3> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_3> <syncEnable_u373_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_23> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_23> <syncEnable_u368_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_18> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_18> <syncEnable_u368_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_0> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_0> <syncEnable_u369_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_4> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_4> <syncEnable_u373_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_24> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_24> <syncEnable_u368_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_19> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_19> <syncEnable_u368_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_1> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_1> <syncEnable_u369_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_5> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_5> <syncEnable_u373_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_30> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_30> <syncEnable_u368_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_25> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_25> <syncEnable_u368_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_2> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_2> <syncEnable_u369_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_6> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_6> <syncEnable_u373_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_31> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_31> <syncEnable_u368_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_26> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_26> <syncEnable_u368_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_3> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_3> <syncEnable_u369_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_7> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_7> <syncEnable_u373_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_27> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_27> <syncEnable_u368_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_4> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_4> <syncEnable_u369_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_8> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_8> <syncEnable_u373_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_28> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_28> <syncEnable_u368_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_5> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_5> <syncEnable_u369_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_9> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_9> <syncEnable_u373_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_29> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_29> <syncEnable_u368_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_6> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_6> <syncEnable_u369_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_7> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_7> <syncEnable_u369_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_8> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_8> <syncEnable_u369_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_9> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_9> <syncEnable_u369_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_10> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_10> <syncEnable_u373_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_11> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_11> <syncEnable_u373_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_12> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_12> <syncEnable_u373_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_0> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_0> <syncEnable_u375_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_13> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_13> <syncEnable_u373_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_1> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_1> <syncEnable_u375_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_14> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_14> <syncEnable_u373_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_2> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_2> <syncEnable_u375_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_15> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_15> <syncEnable_u373_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_20> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_20> <syncEnable_u373_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_3> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_3> <syncEnable_u375_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_16> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_16> <syncEnable_u373_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_21> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_21> <syncEnable_u373_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_0> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_0> <syncEnable_u368_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_4> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_4> <syncEnable_u375_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_17> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_17> <syncEnable_u373_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_22> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_22> <syncEnable_u373_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_1> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_1> <syncEnable_u368_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_5> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_5> <syncEnable_u375_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_18> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_18> <syncEnable_u373_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_23> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_23> <syncEnable_u373_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_2> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_2> <syncEnable_u368_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_6> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_6> <syncEnable_u375_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_19> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_19> <syncEnable_u373_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_24> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_24> <syncEnable_u373_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_3> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_3> <syncEnable_u368_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_7> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_7> <syncEnable_u375_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_25> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_25> <syncEnable_u373_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_30> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_30> <syncEnable_u373_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_4> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_4> <syncEnable_u368_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_8> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_8> <syncEnable_u375_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_26> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_26> <syncEnable_u373_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_31> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_31> <syncEnable_u373_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_5> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_5> <syncEnable_u368_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_9> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_9> <syncEnable_u375_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_27> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_27> <syncEnable_u373_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_6> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_6> <syncEnable_u368_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_28> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_28> <syncEnable_u373_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_7> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_7> <syncEnable_u368_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_10> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_10> <syncEnable_u369_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_29> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_29> <syncEnable_u373_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_8> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_8> <syncEnable_u368_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_11> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_11> <syncEnable_u369_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_9> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_9> <syncEnable_u368_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_12> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_12> <syncEnable_u369_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_13> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_13> <syncEnable_u369_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_14> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_14> <syncEnable_u369_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_20> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_20> <syncEnable_u369_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_15> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_15> <syncEnable_u369_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_21> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_21> <syncEnable_u369_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_16> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_16> <syncEnable_u369_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_22> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_22> <syncEnable_u369_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_17> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_17> <syncEnable_u369_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_23> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_23> <syncEnable_u369_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_18> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_18> <syncEnable_u369_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_24> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_24> <syncEnable_u369_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_19> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_19> <syncEnable_u369_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_30> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_30> <syncEnable_u369_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_25> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_25> <syncEnable_u369_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_31> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_31> <syncEnable_u369_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_26> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_26> <syncEnable_u369_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_10> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_10> <syncEnable_u375_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_27> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_27> <syncEnable_u369_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_11> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_11> <syncEnable_u375_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_28> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_28> <syncEnable_u369_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_12> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_12> <syncEnable_u375_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_29> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_29> <syncEnable_u369_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_13> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_13> <syncEnable_u375_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_14> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_14> <syncEnable_u375_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_20> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_20> <syncEnable_u375_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_15> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_15> <syncEnable_u375_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_21> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_21> <syncEnable_u375_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_16> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_16> <syncEnable_u375_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_22> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_22> <syncEnable_u375_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_17> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_17> <syncEnable_u375_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_23> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_23> <syncEnable_u375_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_18> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_18> <syncEnable_u375_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_19> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_19> <syncEnable_u375_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_24> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_24> <syncEnable_u375_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_25> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_25> <syncEnable_u375_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_30> in Unit <output_process_Draw_rectangle_drawRectangle_instance> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_30> <syncEnable_u375_u0_30> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureHeightLuma_u3_4> in Unit <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1> is equivalent to the following FF/Latch, which will be removed : <stateVar_pictureHeightLuma_u3_7> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureWidthLuma_u3_4> in Unit <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1> is equivalent to the following 2 FFs/Latches, which will be removed : <stateVar_pictureWidthLuma_u3_5> <stateVar_pictureWidthLuma_u3_7> 
WARNING:Xst:1426 - The value init of the FF/Latch sample_u12 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_kArray_evaluation_globalreset_physical_009d637d__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u13 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_update_model_globalreset_physical_0068846e__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u14 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_update_weight_globalreset_physical_00231b07__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u15 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_displacement_globalreset_physical_00336005__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u17 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_Centre_XY_globalreset_physical_01438587__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u18 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_Final_Centre_XY_globalreset_physical_00e8f4a6__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u20 hinder the constant cleaning in the block Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u21 hinder the constant cleaning in the block output_process_Draw_rectangle_globalreset_physical_001fa2b7__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u22 hinder the constant cleaning in the block output_process_RGB_to_YUV_globalreset_physical_000dd4f7__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u23 hinder the constant cleaning in the block output_process_YUV_to_Stream_globalreset_physical_01e6c057__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u19 hinder the constant cleaning in the block Mean_Shift_Main_input_read_Stream_to_YUV_globalreset_physical_01fd2cba__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u16 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_kArray_derv_globalreset_physical_0076eab3__1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <fbReg_inlined_mask0_1_1_u3_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel_instance>.
WARNING:Xst:2677 - Node <fbReg_inlined_mask0_1_1_u4_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_weight_update_weights_instance>.
WARNING:Xst:2677 - Node <fbReg_inlined_mask0_1_1_u5_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement_instance>.
WARNING:Xst:2677 - Node <fbReg_inlined_mask4_1_1_u1_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement_instance>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_0> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_1> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_2> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_3> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_6> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_0> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_1> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_2> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_3> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_5> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_6> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <syncEnable_u377_u0_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle_instance>.
WARNING:Xst:2677 - Node <syncEnable_u379_u0_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle_instance>.
WARNING:Xst:2677 - Node <latch_007d61b9_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle_instance>.
WARNING:Xst:2677 - Node <latch_001fc64b_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle_instance>.
WARNING:Xst:2677 - Node <latch_01348d26_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle_instance>.
WARNING:Xst:2677 - Node <latch_014ade69_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle_instance>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_0> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_1> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_2> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_3> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_5> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_6> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_0> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_1> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_2> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_3> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_6> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1>.
WARNING:Xst:2677 - Node <dout_b_16> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_17> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_18> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_19> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_20> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_21> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_22> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_23> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_24> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_25> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_26> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_27> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_28> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_29> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_30> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_31> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_16> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_17> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_18> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_19> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_20> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_21> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_22> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_23> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_24> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_25> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_26> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_27> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_28> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_29> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_30> of sequential type is unconnected in block <fifo_many.ram>.
WARNING:Xst:2677 - Node <dout_b_31> of sequential type is unconnected in block <fifo_many.ram>.

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_Centre_XY>.
The following registers are absorbed into accumulator <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_y_1/stateVar_centre_y_u4>: 1 register on signal <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_y_1/stateVar_centre_y_u4>.
The following registers are absorbed into accumulator <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_x_1/stateVar_centre_x_u4>: 1 register on signal <Mean_Shift_Main_main_loop_cal_Centre_XY_stateVar_centre_x_1/stateVar_centre_x_u4>.
Unit <Mean_Shift_Main_main_loop_cal_Centre_XY> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
The following registers are absorbed into accumulator <syncEnable_u316_u0>: 1 register on signal <syncEnable_u316_u0>.
The following registers are absorbed into accumulator <syncEnable_u318_u0>: 1 register on signal <syncEnable_u318_u0>.
The following registers are absorbed into counter <fbReg_inlined_i4_1_1_u3>: 1 register on signal <fbReg_inlined_i4_1_1_u3>.
The following registers are absorbed into accumulator <syncEnable_u317_u0>: 1 register on signal <syncEnable_u317_u0>.
The following registers are absorbed into counter <fbReg_inlined_i0_1_1_u6>: 1 register on signal <fbReg_inlined_i0_1_1_u6>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u4001> :
 	<Madd_add_u400> in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>, 	<Madd__n0401> in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>, 	<Msub__n0402> in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>, 	<Msub__n0403> in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
Unit <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u4101> :
 	<Msub_subtract_u84> in block <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>, 	<Msub_subtract_u85> in block <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>, 	<Madd_add_u410> in block <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray>.
Unit <Mean_Shift_Main_main_loop_cal_displacement_getWeightsArray> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u4241> :
 	<Msub_subtract_u87> in block <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>, 	<Msub_subtract_u88> in block <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>, 	<Madd_add_u423> in block <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation>.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_kernelDerivation> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>.
	The following adders/subtractors are grouped into adder tree <Madd_add1> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>, 	<Msub_subtract_u86> in block <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>, 	<Madd_add> in block <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData>.
Unit <Mean_Shift_Main_main_loop_cal_kArray_derv_sendData> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u2901> :
 	<Msub_subtract_u53> in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>, 	<Msub_subtract_u54> in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>, 	<Madd_add_u289> in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation>.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_kernelEvaluation> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>.
	The following adders/subtractors are grouped into adder tree <Madd_add1> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>, 	<Msub_subtract_u51> in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>, 	<Madd_add> in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData>.
Unit <Mean_Shift_Main_main_loop_cal_kArray_evaluation_sendData> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_update_model_getkArray>.
	The following adders/subtractors are grouped into adder tree <Madd_add1> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_update_model_getkArray>, 	<Msub_subtract_u67> in block <Mean_Shift_Main_main_loop_cal_update_model_getkArray>, 	<Madd_add> in block <Mean_Shift_Main_main_loop_cal_update_model_getkArray>.
Unit <Mean_Shift_Main_main_loop_cal_update_model_getkArray> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_update_model_send_bin>.
	The following adders/subtractors are grouped into adder tree <Madd_add1> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_update_model_send_bin>, 	<Msub_subtract_u66> in block <Mean_Shift_Main_main_loop_cal_update_model_send_bin>, 	<Madd_add> in block <Mean_Shift_Main_main_loop_cal_update_model_send_bin>.
Unit <Mean_Shift_Main_main_loop_cal_update_model_send_bin> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
The following registers are absorbed into counter <syncEnable_u213>: 1 register on signal <syncEnable_u213>.
The following registers are absorbed into accumulator <syncEnable_u250_u0>: 1 register on signal <syncEnable_u250_u0>.
The following registers are absorbed into counter <fbReg_inlined_i0_1_1_u4>: 1 register on signal <fbReg_inlined_i0_1_1_u4>.
The following registers are absorbed into counter <syncEnable_u249_u0>: 1 register on signal <syncEnable_u249_u0>.
The following registers are absorbed into counter <syncEnable_u255_u0>: 1 register on signal <syncEnable_u255_u0>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u3321> :
 	<Msub_subtract_u62> in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>, 	<Msub_subtract_u63> in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>, 	<Madd_add_u331> in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u2971> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>, 	<Msub_subtract_u55> in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>, 	<Madd_add_u296> in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>.
	The following adders/subtractors are grouped into adder tree <Madd_add1> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>, 	<Msub_subtract_u75> in block <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>, 	<Madd_add> in block <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue>.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_getBinValue> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_update_weight_send>.
	The following adders/subtractors are grouped into adder tree <Madd_add1> :
 	<Msub_subtract> in block <Mean_Shift_Main_main_loop_cal_update_weight_send>, 	<Msub_subtract_u68> in block <Mean_Shift_Main_main_loop_cal_update_weight_send>, 	<Madd_add> in block <Mean_Shift_Main_main_loop_cal_update_weight_send>.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_send> synthesized (advanced).

Synthesizing (advanced) Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>.
The following registers are absorbed into counter <fbReg_inlined_i0_1_1_u5>: 1 register on signal <fbReg_inlined_i0_1_1_u5>.
The following registers are absorbed into counter <syncEnable_u297_u0>: 1 register on signal <syncEnable_u297_u0>.
The following registers are absorbed into counter <syncEnable_u291_u0>: 1 register on signal <syncEnable_u291_u0>.
The following registers are absorbed into counter <syncEnable_u300_u0>: 1 register on signal <syncEnable_u300_u0>.
	The following adders/subtractors are grouped into adder tree <Madd_add_u3821> :
 	<Msub_subtract_u73> in block <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>, 	<Msub_subtract_u74> in block <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>, 	<Madd_add_u382> in block <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>.
Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> synthesized (advanced).

Synthesizing (advanced) Unit <output_process_RGB_to_YUV_untagged_0>.
	The following adders/subtractors are grouped into adder tree <Madd_n01971> :
 	<Madd_n0186[16:0]> in block <output_process_RGB_to_YUV_untagged_0>, 	<Madd_n0183[15:0]> in block <output_process_RGB_to_YUV_untagged_0>, 	<Madd_n0195[17:0]> in block <output_process_RGB_to_YUV_untagged_0>.
Unit <output_process_RGB_to_YUV_untagged_0> synthesized (advanced).

Synthesizing (advanced) Unit <output_process_YUV_to_Stream_getPixValueU>.
	Multiplier <Mmult_n0024> in block <output_process_YUV_to_Stream_getPixValueU> and adder/subtractor <Madd_add> in block <output_process_YUV_to_Stream_getPixValueU> are combined into a MAC<Maddsub_n0024>.
Unit <output_process_YUV_to_Stream_getPixValueU> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2p_int_1>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1048576-word x 8-bit                |          |
    |     clkA           | connected to signal <SB_clock>      | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1048576-word x 8-bit                |          |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_2p_int_1> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2p_int_2>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1048576-word x 1-bit                |          |
    |     clkA           | connected to signal <SB_clock>      | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1048576-word x 1-bit                |          |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_2p_int_2> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2p_int_3>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1048576-word x 32-bit               |          |
    |     clkA           | connected to signal <SB_clock>      | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1048576-word x 32-bit               |          |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_2p_int_3> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2p_int_4>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1048576-word x 16-bit               |          |
    |     clkA           | connected to signal <SB_clock>      | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1048576-word x 16-bit               |          |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_2p_int_4> synthesized (advanced).

Synthesizing (advanced) Unit <sync_fifo_controller>.
The following registers are absorbed into counter <write_addr>: 1 register on signal <write_addr>.
The following registers are absorbed into counter <read_addr>: 1 register on signal <read_addr>.
Unit <sync_fifo_controller> synthesized (advanced).
WARNING:Xst:2677 - Node <fbReg_inlined_mask0_1_1_u3_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_model_updateModel>.
WARNING:Xst:2677 - Node <fbReg_inlined_mask0_1_1_u4_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_weight_update_weights>.
WARNING:Xst:2677 - Node <fbReg_inlined_mask0_1_1_u5_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
WARNING:Xst:2677 - Node <fbReg_inlined_mask4_1_1_u1_31> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement_compute_displacement>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_0> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_1> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_2> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_3> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u2_6> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_0> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_1> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_2> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_3> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_5> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u2_6> of sequential type is unconnected in block <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <syncEnable_u377_u0_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle>.
WARNING:Xst:2677 - Node <syncEnable_u379_u0_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle>.
WARNING:Xst:2677 - Node <latch_007d61b9_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle>.
WARNING:Xst:2677 - Node <latch_001fc64b_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle>.
WARNING:Xst:2677 - Node <latch_01348d26_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle>.
WARNING:Xst:2677 - Node <latch_014ade69_reg_17> of sequential type is unconnected in block <output_process_Draw_rectangle_drawRectangle>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_0> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_1> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_2> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_3> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_5> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureHeightLuma_u3_6> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureHeightLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_0> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_1> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_2> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_3> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.
WARNING:Xst:2677 - Node <stateVar_pictureWidthLuma_u3_6> of sequential type is unconnected in block <output_process_YUV_to_Stream_stateVar_pictureWidthLuma>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 35
 1048576x1-bit dual-port distributed RAM               : 3
 1048576x16-bit dual-port distributed RAM              : 2
 1048576x32-bit dual-port distributed RAM              : 12
 1048576x8-bit dual-port distributed RAM               : 18
# MACs                                                 : 1
 9x9-to-32-bit MAC                                     : 1
# Multipliers                                          : 18
 29x40-bit multiplier                                  : 4
 32x32-bit multiplier                                  : 10
 7x9-bit multiplier                                    : 1
 9x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 158
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 13-bit adder                                          : 4
 15-bit adder                                          : 3
 15-bit subtractor                                     : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 3
 17-bit adder                                          : 6
 17-bit subtractor                                     : 2
 18-bit adder                                          : 5
 19-bit adder                                          : 3
 20-bit adder                                          : 3
 21-bit adder                                          : 2
 21-bit subtractor                                     : 1
 22-bit adder                                          : 2
 22-bit subtractor                                     : 1
 23-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 32-bit adder                                          : 84
 32-bit subtractor                                     : 4
 39-bit adder                                          : 4
 40-bit adder                                          : 4
 44-bit adder                                          : 3
 6-bit adder                                           : 3
 8-bit adder                                           : 3
 9-bit subtractor                                      : 3
# Adder Trees                                          : 14
 19-bit / 4-inputs adder tree                          : 1
 32-bit / 4-inputs adder tree                          : 13
# Counters                                             : 80
 20-bit up counter                                     : 70
 32-bit up counter                                     : 10
# Accumulators                                         : 6
 32-bit up loadable accumulator                        : 6
# Registers                                            : 6554
 Flip-Flops                                            : 6554
# Comparators                                          : 97
 16-bit comparator greater                             : 5
 16-bit comparator lessequal                           : 1
 20-bit comparator equal                               : 35
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 40
 32-bit comparator lessequal                           : 7
 64-bit comparator equal                               : 4
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 374
 1-bit 2-to-1 multiplexer                              : 196
 2-bit 2-to-1 multiplexer                              : 6
 28-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 150
 8-bit 2-to-1 multiplexer                              : 19
 8-bit 7-to-1 multiplexer                              : 1
# Xors                                                 : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch sample_u12 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_kArray_evaluation_globalreset_physical_009d637d_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u13 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_update_model_globalreset_physical_0068846e_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u14 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_update_weight_globalreset_physical_00231b07_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u15 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_displacement_globalreset_physical_00336005_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u16 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_kArray_derv_globalreset_physical_0076eab3_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u17 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_Centre_XY_globalreset_physical_01438587_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u18 hinder the constant cleaning in the block Mean_Shift_Main_main_loop_cal_Final_Centre_XY_globalreset_physical_00e8f4a6_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u19 hinder the constant cleaning in the block Mean_Shift_Main_input_read_Stream_to_YUV_globalreset_physical_01fd2cba_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u20 hinder the constant cleaning in the block Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u21 hinder the constant cleaning in the block output_process_Draw_rectangle_globalreset_physical_001fa2b7_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u22 hinder the constant cleaning in the block output_process_RGB_to_YUV_globalreset_physical_000dd4f7_.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sample_u23 hinder the constant cleaning in the block output_process_YUV_to_Stream_globalreset_physical_01e6c057_.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_0> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_0> <syncEnable_u287_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_1> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_1> <syncEnable_u287_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_2> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_2> <syncEnable_u287_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_3> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_3> <syncEnable_u287_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_4> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_4> <syncEnable_u287_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_5> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_5> <syncEnable_u287_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_6> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_6> <syncEnable_u287_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_7> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_7> <syncEnable_u287_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_10> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_10> <syncEnable_u287_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_8> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_8> <syncEnable_u287_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_11> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_11> <syncEnable_u287_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_9> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_9> <syncEnable_u287_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_12> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_12> <syncEnable_u287_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_13> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_13> <syncEnable_u287_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_14> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_14> <syncEnable_u287_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_15> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_15> <syncEnable_u287_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_20> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_20> <syncEnable_u287_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_16> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_16> <syncEnable_u287_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_21> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_21> <syncEnable_u287_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_17> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_17> <syncEnable_u287_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_22> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_22> <syncEnable_u287_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_18> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_18> <syncEnable_u287_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_23> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_23> <syncEnable_u287_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_19> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_19> <syncEnable_u287_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_24> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_24> <syncEnable_u287_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_25> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_25> <syncEnable_u287_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_30> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_30> <syncEnable_u287_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_26> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_26> <syncEnable_u287_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_31> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_31> <syncEnable_u287_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_27> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_27> <syncEnable_u287_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_28> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_28> <syncEnable_u287_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u283_29> in Unit <Mean_Shift_Main_main_loop_cal_update_model_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u284_u0_29> <syncEnable_u287_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u258> in Unit <Mean_Shift_Main_main_loop_cal_update_model_scheduler> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u266_u0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_0> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_1> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_2> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_3> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_4> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_0> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_0> <syncEnable_u234_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_5> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_1> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_1> <syncEnable_u234_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_6> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_2> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_2> <syncEnable_u234_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_7> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_3> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_3> <syncEnable_u234_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_8> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_4> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_4> <syncEnable_u234_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_9> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_5> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_5> <syncEnable_u234_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_6> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_6> <syncEnable_u234_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_7> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_7> <syncEnable_u234_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_8> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_8> <syncEnable_u234_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_10> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_9> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_9> <syncEnable_u234_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_11> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_12> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_13> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_14> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_15> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_20> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_10> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_10> <syncEnable_u234_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_16> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_21> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_11> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_11> <syncEnable_u234_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_17> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_22> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_12> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_12> <syncEnable_u234_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_18> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_23> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_13> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_13> <syncEnable_u234_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_19> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_24> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_14> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_14> <syncEnable_u234_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_25> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_30> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_15> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_15> <syncEnable_u234_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_20> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_20> <syncEnable_u234_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_26> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_31> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_16> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_16> <syncEnable_u234_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_21> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_21> <syncEnable_u234_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_27> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_17> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_17> <syncEnable_u234_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_22> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_22> <syncEnable_u234_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_28> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_18> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_18> <syncEnable_u234_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_23> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_23> <syncEnable_u234_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u252_u0_29> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u253_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_19> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_19> <syncEnable_u234_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_24> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_24> <syncEnable_u234_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_25> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_25> <syncEnable_u234_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_30> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_30> <syncEnable_u234_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_26> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_26> <syncEnable_u234_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_31> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_31> <syncEnable_u234_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_27> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_27> <syncEnable_u234_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_28> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_28> <syncEnable_u234_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u221_u0_29> in Unit <Mean_Shift_Main_main_loop_cal_update_model_updateModel> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u220_u0_29> <syncEnable_u234_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_1> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_2> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_3> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_4> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_5> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_6> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_7> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_8> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_9> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_10> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_11> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_12> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_13> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_14> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_15> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_20> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_16> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_21> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_17> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_22> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_18> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_23> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_19> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_24> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_25> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_30> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_26> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_31> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_27> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_28> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_29> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u296_u0_0> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_update_weights> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u294_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u310_u0> in Unit <Mean_Shift_Main_main_loop_cal_update_weight_scheduler> is equivalent to the following FF/Latch, which will be removed : <syncEnable_u309_u0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u352_u0> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV_scheduler> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u355_u0> <syncEnable_u357_u0> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureWidthLuma_u2_4> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma> is equivalent to the following 2 FFs/Latches, which will be removed : <stateVar_pictureWidthLuma_u2_5> <stateVar_pictureWidthLuma_u2_7> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureHeightLuma_u2_4> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma> is equivalent to the following FF/Latch, which will be removed : <stateVar_pictureHeightLuma_u2_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_10> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_10> <syncEnable_u385_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_11> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_11> <syncEnable_u385_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_12> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_12> <syncEnable_u385_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_13> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_13> <syncEnable_u385_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_14> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_14> <syncEnable_u385_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_15> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_15> <syncEnable_u385_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_20> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_20> <syncEnable_u385_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_0> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_0> <syncEnable_u385_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_16> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_16> <syncEnable_u385_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_21> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_21> <syncEnable_u385_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_1> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_1> <syncEnable_u385_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_17> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_17> <syncEnable_u385_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_22> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_22> <syncEnable_u385_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_2> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_2> <syncEnable_u385_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_18> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_18> <syncEnable_u385_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_23> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_23> <syncEnable_u385_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_3> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_3> <syncEnable_u385_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_19> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_19> <syncEnable_u385_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_24> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_24> <syncEnable_u385_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_4> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_4> <syncEnable_u385_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_25> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_25> <syncEnable_u385_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_30> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_30> <syncEnable_u385_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_5> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_5> <syncEnable_u385_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_26> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_26> <syncEnable_u385_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_31> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_31> <syncEnable_u385_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_6> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_6> <syncEnable_u385_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_27> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_27> <syncEnable_u385_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_7> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_7> <syncEnable_u385_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_28> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_28> <syncEnable_u385_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_8> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_8> <syncEnable_u385_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_29> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_29> <syncEnable_u385_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u381_9> in Unit <output_process_Draw_rectangle_getValueRGB> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u383_u0_9> <syncEnable_u385_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_29> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_29> <syncEnable_u361_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_0> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_0> <syncEnable_u361_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_1> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_1> <syncEnable_u361_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_2> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_2> <syncEnable_u361_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_3> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_3> <syncEnable_u361_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_4> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_4> <syncEnable_u361_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_5> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_5> <syncEnable_u361_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_10> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_10> <syncEnable_u361_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_6> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_6> <syncEnable_u361_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_11> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_11> <syncEnable_u361_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_7> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_7> <syncEnable_u361_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_12> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_12> <syncEnable_u361_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_8> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_8> <syncEnable_u361_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_13> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_13> <syncEnable_u361_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_9> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_9> <syncEnable_u361_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_14> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_14> <syncEnable_u361_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_15> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_15> <syncEnable_u361_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_20> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_20> <syncEnable_u361_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_16> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_16> <syncEnable_u361_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_21> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_21> <syncEnable_u361_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_17> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_17> <syncEnable_u361_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_22> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_22> <syncEnable_u361_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_18> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_18> <syncEnable_u361_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_23> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_23> <syncEnable_u361_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_19> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_19> <syncEnable_u361_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_24> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_24> <syncEnable_u361_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_25> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_25> <syncEnable_u361_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_30> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_30> <syncEnable_u361_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_26> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_26> <syncEnable_u361_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_31> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_31> <syncEnable_u361_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_27> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_27> <syncEnable_u361_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u362_u0_28> in Unit <output_process_Draw_rectangle_send> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u360_28> <syncEnable_u361_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_26> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_26> <syncEnable_u375_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_31> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_31> <syncEnable_u375_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_27> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_27> <syncEnable_u375_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_28> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_28> <syncEnable_u375_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_10> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_10> <syncEnable_u368_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_29> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_29> <syncEnable_u375_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_11> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_11> <syncEnable_u368_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_12> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_12> <syncEnable_u368_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_13> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_13> <syncEnable_u368_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_14> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_14> <syncEnable_u368_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_0> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_0> <syncEnable_u373_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_20> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_20> <syncEnable_u368_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_15> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_15> <syncEnable_u368_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_1> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_1> <syncEnable_u373_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_21> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_21> <syncEnable_u368_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_16> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_16> <syncEnable_u368_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_2> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_2> <syncEnable_u373_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_22> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_22> <syncEnable_u368_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_17> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_17> <syncEnable_u368_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_3> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_3> <syncEnable_u373_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_23> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_23> <syncEnable_u368_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_18> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_18> <syncEnable_u368_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_0> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_0> <syncEnable_u369_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_4> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_4> <syncEnable_u373_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_24> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_24> <syncEnable_u368_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_19> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_19> <syncEnable_u368_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_1> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_1> <syncEnable_u369_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_5> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_5> <syncEnable_u373_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_30> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_30> <syncEnable_u368_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_25> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_25> <syncEnable_u368_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_2> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_2> <syncEnable_u369_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_6> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_6> <syncEnable_u373_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_31> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_31> <syncEnable_u368_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_26> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_26> <syncEnable_u368_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_3> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_3> <syncEnable_u369_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_7> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_7> <syncEnable_u373_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_27> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_27> <syncEnable_u368_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_4> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_4> <syncEnable_u369_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_8> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_8> <syncEnable_u373_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_28> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_28> <syncEnable_u368_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_5> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_5> <syncEnable_u369_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_9> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_9> <syncEnable_u373_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_29> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_29> <syncEnable_u368_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_6> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_6> <syncEnable_u369_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_7> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_7> <syncEnable_u369_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_8> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_8> <syncEnable_u369_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_9> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_9> <syncEnable_u369_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_10> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_10> <syncEnable_u373_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_11> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_11> <syncEnable_u373_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_12> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_12> <syncEnable_u373_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_0> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_0> <syncEnable_u375_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_13> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_13> <syncEnable_u373_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_1> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_1> <syncEnable_u375_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_14> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_14> <syncEnable_u373_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_2> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_2> <syncEnable_u375_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_15> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_15> <syncEnable_u373_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_20> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_20> <syncEnable_u373_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_3> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_3> <syncEnable_u375_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_16> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_16> <syncEnable_u373_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_21> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_21> <syncEnable_u373_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_0> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_0> <syncEnable_u368_u0_0> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_4> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_4> <syncEnable_u375_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_17> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_17> <syncEnable_u373_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_22> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_22> <syncEnable_u373_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_1> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_1> <syncEnable_u368_u0_1> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_5> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_5> <syncEnable_u375_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_18> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_18> <syncEnable_u373_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_23> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_23> <syncEnable_u373_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_2> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_2> <syncEnable_u368_u0_2> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_6> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_6> <syncEnable_u375_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_19> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_19> <syncEnable_u373_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_24> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_24> <syncEnable_u373_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_3> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_3> <syncEnable_u368_u0_3> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_7> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_7> <syncEnable_u375_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_25> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_25> <syncEnable_u373_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_30> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_30> <syncEnable_u373_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_4> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_4> <syncEnable_u368_u0_4> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_8> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_8> <syncEnable_u375_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_26> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_26> <syncEnable_u373_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_31> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_31> <syncEnable_u373_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_5> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_5> <syncEnable_u368_u0_5> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_9> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_9> <syncEnable_u375_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_27> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_27> <syncEnable_u373_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_6> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_6> <syncEnable_u368_u0_6> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_28> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_28> <syncEnable_u373_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_7> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_7> <syncEnable_u368_u0_7> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_10> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_10> <syncEnable_u369_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u370_u0_29> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u371_u0_29> <syncEnable_u373_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_8> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_8> <syncEnable_u368_u0_8> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_11> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_11> <syncEnable_u369_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u364_u0_9> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u365_u0_9> <syncEnable_u368_u0_9> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_12> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_12> <syncEnable_u369_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_13> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_13> <syncEnable_u369_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_14> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_14> <syncEnable_u369_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_20> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_20> <syncEnable_u369_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_15> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_15> <syncEnable_u369_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_21> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_21> <syncEnable_u369_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_16> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_16> <syncEnable_u369_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_22> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_22> <syncEnable_u369_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_17> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_17> <syncEnable_u369_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_23> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_23> <syncEnable_u369_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_18> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_18> <syncEnable_u369_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_24> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_24> <syncEnable_u369_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_19> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_19> <syncEnable_u369_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_30> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_30> <syncEnable_u369_u0_30> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_25> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_25> <syncEnable_u369_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_31> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_31> <syncEnable_u369_u0_31> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_26> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_26> <syncEnable_u369_u0_26> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_10> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_10> <syncEnable_u375_u0_10> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_27> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_27> <syncEnable_u369_u0_27> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_11> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_11> <syncEnable_u375_u0_11> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_28> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_28> <syncEnable_u369_u0_28> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_12> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_12> <syncEnable_u375_u0_12> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u363_29> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u366_u0_29> <syncEnable_u369_u0_29> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_13> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_13> <syncEnable_u375_u0_13> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_14> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_14> <syncEnable_u375_u0_14> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_20> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_20> <syncEnable_u375_u0_20> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_15> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_15> <syncEnable_u375_u0_15> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_21> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_21> <syncEnable_u375_u0_21> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_16> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_16> <syncEnable_u375_u0_16> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_22> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_22> <syncEnable_u375_u0_22> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_17> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_17> <syncEnable_u375_u0_17> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_23> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_23> <syncEnable_u375_u0_23> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_18> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_18> <syncEnable_u375_u0_18> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_19> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_19> <syncEnable_u375_u0_19> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_24> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_24> <syncEnable_u375_u0_24> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_25> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_25> <syncEnable_u375_u0_25> 
INFO:Xst:2261 - The FF/Latch <syncEnable_u372_u0_30> in Unit <output_process_Draw_rectangle_drawRectangle> is equivalent to the following 2 FFs/Latches, which will be removed : <syncEnable_u374_u0_30> <syncEnable_u375_u0_30> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureHeightLuma_u3_4> in Unit <output_process_YUV_to_Stream_stateVar_pictureHeightLuma> is equivalent to the following FF/Latch, which will be removed : <stateVar_pictureHeightLuma_u3_7> 
INFO:Xst:2261 - The FF/Latch <stateVar_pictureWidthLuma_u3_4> in Unit <output_process_YUV_to_Stream_stateVar_pictureWidthLuma> is equivalent to the following 2 FFs/Latches, which will be removed : <stateVar_pictureWidthLuma_u3_5> <stateVar_pictureWidthLuma_u3_7> 
INFO:Xst:2261 - The FF/Latch <i_Mean_Shift_Main_input_read_YUV_to_RGB/Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0__1/sample_u20> in Unit <TopMeanShift> is equivalent to the following FF/Latch, which will be removed : <i_output_process_RGB_to_YUV/output_process_RGB_to_YUV_globalreset_physical_000dd4f7__1/sample_u22> 
INFO:Xst:2261 - The FF/Latch <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureWidthLuma_1/stateVar_pictureWidthLuma_u2_4> in Unit <Mean_Shift_Main_input_read_Stream_to_YUV> is equivalent to the following FF/Latch, which will be removed : <Mean_Shift_Main_input_read_Stream_to_YUV_stateVar_pictureHeightLuma_1/stateVar_pictureHeightLuma_u2_4> 
INFO:Xst:2261 - The FF/Latch <output_process_YUV_to_Stream_stateVar_pictureHeightLuma_1/stateVar_pictureHeightLuma_u3_4> in Unit <output_process_YUV_to_Stream> is equivalent to the following FF/Latch, which will be removed : <output_process_YUV_to_Stream_stateVar_pictureWidthLuma_1/stateVar_pictureWidthLuma_u3_4> 
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_kArray_evaluation_structuralmemory_004eb15c__1/Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37_instance0/wen_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_kArray_evaluation_structuralmemory_004eb15c__1/Mean_Shift_Main_main_loop_cal_kArray_evaluation_forge_memory_567x32_37_instance0/ren_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_kArray_evaluation>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_01275630__1/Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45_instance0/wen_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_model>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_update_model_structuralmemory_01275630__1/Mean_Shift_Main_main_loop_cal_update_model_forge_memory_567x32_45_instance0/ren_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_model>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00d3a699__1/Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54_instance0/wen_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_weight>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00d3a699__1/Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54_instance0/ren_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_weight>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00ad6271__1/Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54_instance1/ren_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_weight>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_update_weight_structuralmemory_00ad6271__1/Mean_Shift_Main_main_loop_cal_update_weight_forge_memory_567x32_54_instance1/wen_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_update_weight>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_003cfee4__1/Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59_instance0/wen_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_003cfee4__1/Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59_instance0/ren_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_00c7e6c9__1/Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59_instance1/ren_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement>.
WARNING:Xst:2677 - Node <Mean_Shift_Main_main_loop_cal_displacement_structuralmemory_00c7e6c9__1/Mean_Shift_Main_main_loop_cal_displacement_forge_memory_567x32_59_instance1/wen_done> of sequential type is unconnected in block <Mean_Shift_Main_main_loop_cal_displacement>.
INFO:Xst:2261 - The FF/Latch <i_Mean_Shift_Main_input_read_YUV_to_RGB/Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0__1/cross_u20> in Unit <TopMeanShift> is equivalent to the following FF/Latch, which will be removed : <i_output_process_RGB_to_YUV/output_process_RGB_to_YUV_globalreset_physical_000dd4f7__1/cross_u22> 
INFO:Xst:2261 - The FF/Latch <i_Mean_Shift_Main_input_read_YUV_to_RGB/Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0__1/glitch_u20> in Unit <TopMeanShift> is equivalent to the following FF/Latch, which will be removed : <i_output_process_RGB_to_YUV/output_process_RGB_to_YUV_globalreset_physical_000dd4f7__1/glitch_u22> 
INFO:Xst:2261 - The FF/Latch <i_Mean_Shift_Main_input_read_YUV_to_RGB/Mean_Shift_Main_input_read_YUV_to_RGB_globalreset_physical_017990c0__1/final_u20> in Unit <TopMeanShift> is equivalent to the following FF/Latch, which will be removed : <i_output_process_RGB_to_YUV/output_process_RGB_to_YUV_globalreset_physical_000dd4f7__1/final_u22> 
INFO:Xst:2261 - The FF/Latch <i_Mean_Shift_Main_input_read_YUV_to_RGB/Mean_Shift_Main_input_read_YUV_to_RGB_Kicker_20_1/kicker_1> in Unit <TopMeanShift> is equivalent to the following FF/Latch, which will be removed : <i_output_process_RGB_to_YUV/output_process_RGB_to_YUV_Kicker_22_1/kicker_1> 
