#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 15 13:31:10 2018
# Process ID: 9840
# Current directory: C:/Digilent19/Sobel_zybo_z7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12824 C:\Digilent19\Sobel_zybo_z7\block_compile.xpr
# Log file: C:/Digilent19/Sobel_zybo_z7/vivado.log
# Journal file: C:/Digilent19/Sobel_zybo_z7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Digilent19/Sobel_zybo_z7/block_compile.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Digilent19/digilent C:/Digilent19/vivado-library-master c:/Digilent19/hls_lib} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axis_subset_converter_0_1 design_1_ila_4_0 design_1_v_vid_in_axi4s_0_0 design_1_ila_1_0 design_1_ila_3_0 design_1_axi_interconnect_0_0 design_1_xlconstant_0_1 design_1_ila_5_0 design_1_axis_subset_converter_0_0 design_1_ila_0_0 design_1_xlconstant_0_0 design_1_axi_gpio_0_0 design_1_axi_vdma_0_0 design_1_ila_1_1 design_1_dvi2rgb_1_1 design_1_ps7_0_axi_periph_0 design_1_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axis_subset_converter_0_1 design_1_ila_4_0 design_1_v_vid_in_axi4s_0_0 design_1_ila_1_0 design_1_ila_3_0 design_1_axi_interconnect_0_0 design_1_xlconstant_0_1 design_1_ila_5_0 design_1_axis_subset_converter_0_0 design_1_ila_0_0 design_1_xlconstant_0_0 design_1_axi_gpio_0_0 design_1_axi_vdma_0_0 design_1_ila_1_1 design_1_dvi2rgb_1_1 design_1_ps7_0_axi_periph_0 design_1_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets image_filter_0_OUTPUT_STREAM]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_nets dvi2rgb_1_aPixelClkLckd] [get_bd_nets v_axi4s_vid_out_0_locked] [get_bd_nets v_axi4s_vid_out_0_overflow] [get_bd_nets axi_dynclk_0_LOCKED_O] [get_bd_nets v_axi4s_vid_out_0_underflow] [get_bd_nets v_axi4s_vid_out_0_status] [get_bd_nets image_filter_0_ap_done] [get_bd_nets image_filter_0_ap_ready] [get_bd_nets image_filter_0_ap_idle] [get_bd_cells ila_0] [get_bd_cells ila_1] [get_bd_cells ila_2] [get_bd_cells ila_3] [get_bd_cells ila_4] [get_bd_cells ila_5]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells image_filter_0]
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
launch_sdk -workspace C:/Digilent19/Sobel_zybo_z7/block_compile.sdk -hwspec C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

file mkdir C:/Digilent19/Sobel_zybo_z7/block_compile.sdk
file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Digilent19/Sobel_zybo_z7/block_compile.sdk -hwspec C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf
open_bd_design {C:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
undo
regenerate_bd_layout
save_bd_design
file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {5.5 2125 674} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_1]
disconnect_bd_net /rst_ps7_0_50M_peripheral_aresetn [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins v_tc_0/resetn]
disconnect_bd_net /rst_ps7_0_50M_peripheral_reset [get_bd_pins rst_ps7_0_50M/peripheral_reset]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins rgb2dvi_0/aRst]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

close_hw
disconnect_bd_net /rst_ps7_0_50M_peripheral_reset [get_bd_pins axi_gpio_1/gpio2_io_o]
undo
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn1]
disconnect_bd_net /rst_ps7_0_50M_peripheral_reset [get_bd_pins axi_gpio_1/gpio2_io_o]
disconnect_bd_net /rst_ps7_0_50M_peripheral_aresetn [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_reset] [get_bd_pins rgb2dvi_0/aRst]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Digilent19/Sobel_zybo_z7/block_compile.runs/impl_1/design_1_wrapper.sysdef C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf

set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_subset_converter_1_M_AXIS }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_vdma_0_M_AXIS_MM2S }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_subset_converter_0_M_AXIS }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {v_vid_in_axi4s_0_video_out }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {dvi2rgb_1_vid_pData }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {v_axi4s_vid_out_0_vid_io_out }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets v_vid_in_axi4s_0_video_out] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/axi_dynclk_0/PXL_CLK_O" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets axis_subset_converter_1_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_subset_converter_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets dvi2rgb_1_vid_pData] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (200 MHz)" }  [get_bd_pins system_ila_2/clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
