// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "06/19/2019 11:43:09"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopDE (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	SW);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[9:0] LEDR;
input 	[9:0] SW;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \CLOCK_50~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ;
wire \KEY[2]~input_o ;
wire \CLKSelectAuto~0_combout ;
wire \CLKSelectAuto~q ;
wire \KEY[3]~input_o ;
wire \CLKManual~0_combout ;
wire \CLKManual~q ;
wire \CLK~combout ;
wire \Datapath0|Add0~217_sumout ;
wire \Datapath0|Add0~150 ;
wire \Datapath0|Add0~169_sumout ;
wire \Datapath0|Add0~170 ;
wire \Datapath0|Add0~165_sumout ;
wire \Datapath0|Add0~166 ;
wire \Datapath0|Add0~161_sumout ;
wire \Datapath0|Add0~162 ;
wire \Datapath0|Add0~157_sumout ;
wire \Datapath0|Add0~158 ;
wire \Datapath0|Add0~153_sumout ;
wire \Datapath0|Add0~154 ;
wire \Datapath0|Add0~145_sumout ;
wire \Datapath0|Add0~146 ;
wire \Datapath0|Add0~209_sumout ;
wire \Datapath0|Add0~210 ;
wire \Datapath0|Add0~205_sumout ;
wire \Datapath0|Add0~206 ;
wire \Datapath0|Add0~201_sumout ;
wire \Datapath0|Add0~202 ;
wire \Datapath0|Add0~197_sumout ;
wire \Datapath0|Add0~198 ;
wire \Datapath0|Add0~193_sumout ;
wire \Datapath0|Add0~194 ;
wire \Datapath0|Add0~141_sumout ;
wire \Datapath0|Add0~142 ;
wire \Datapath0|Add0~189_sumout ;
wire \Datapath0|Add0~190 ;
wire \Datapath0|Add0~185_sumout ;
wire \Datapath0|Add0~186 ;
wire \Datapath0|Add0~181_sumout ;
wire \Datapath0|Add0~182 ;
wire \Datapath0|Add0~177_sumout ;
wire \Datapath0|Add0~178 ;
wire \Datapath0|Add0~173_sumout ;
wire \Datapath0|Add0~174 ;
wire \Datapath0|Add0~21_sumout ;
wire \Datapath0|Add0~22 ;
wire \Datapath0|Add0~17_sumout ;
wire \Datapath0|Add0~18 ;
wire \Datapath0|Add0~13_sumout ;
wire \Datapath0|Add0~14 ;
wire \Datapath0|Add0~9_sumout ;
wire \Datapath0|Add0~10 ;
wire \Datapath0|Add0~101_sumout ;
wire \Datapath0|Add0~102 ;
wire \Datapath0|Add0~1_sumout ;
wire \Datapath0|Add0~2 ;
wire \Datapath0|Add0~49_sumout ;
wire \Datapath0|Add0~50 ;
wire \Datapath0|Add0~45_sumout ;
wire \Datapath0|Add0~46 ;
wire \Datapath0|Add0~41_sumout ;
wire \Datapath0|Add0~42 ;
wire \Datapath0|Add0~37_sumout ;
wire \Datapath0|Add0~38 ;
wire \Datapath0|Add0~33_sumout ;
wire \Datapath0|Add0~34 ;
wire \Datapath0|Add0~29_sumout ;
wire \Datapath0|Add0~30 ;
wire \Datapath0|Add0~73_sumout ;
wire \Datapath0|Add0~74 ;
wire \Datapath0|Add0~69_sumout ;
wire \Datapath0|Add0~70 ;
wire \Datapath0|Add0~65_sumout ;
wire \Datapath0|Add0~66 ;
wire \Datapath0|Add0~61_sumout ;
wire \Datapath0|Add0~62 ;
wire \Datapath0|Add0~57_sumout ;
wire \Datapath0|Add0~58 ;
wire \Datapath0|Add0~81_sumout ;
wire \Datapath0|Add0~82 ;
wire \Datapath0|Add0~53_sumout ;
wire \Datapath0|memInstr|oMemData[31]~2_combout ;
wire \Datapath0|memInstr|oMemData[31]~3_combout ;
wire \Datapath0|memInstr|oMemData[31]~4_combout ;
wire \Datapath0|memInstr|oMemData[31]~1_combout ;
wire \Datapath0|memInstr|oMemData[31]~5_combout ;
wire \Datapath0|memInstr|oMemData[31]~6_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \~GND~combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \Datapath0|memInstr|oMemData[31]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \Datapath0|Controlunit|Equal2~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \Datapath0|Controlunit|Equal2~3_combout ;
wire \Datapath0|Controlunit|Equal2~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \Datapath0|memReg|Mux48~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \Datapath0|memReg|Mux48~4_combout ;
wire \Datapath0|memReg|Mux48~0_combout ;
wire \Datapath0|Controlunit|WideOr3~0_combout ;
wire \Datapath0|ALUControlunit|Decoder0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \Datapath0|memInstr|oMemData[8]~14_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \Datapath0|memInstr|oMemData[31]~11_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \Datapath0|memReg|Mux28~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \Datapath0|memReg|Mux48~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \Datapath0|memReg|Mux48~2_combout ;
wire \Datapath0|memReg|Mux48~3_combout ;
wire \Datapath0|ALUunit|Add0~64_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \Datapath0|Controlunit|Equal0~0_combout ;
wire \Datapath0|Controlunit|Equal0~1_combout ;
wire \Datapath0|Mux4~0_combout ;
wire \Datapath0|memReg|Mux28~1_combout ;
wire \Datapath0|Mux7~0_combout ;
wire \Datapath0|ALUunit|Add0~70_combout ;
wire \Datapath0|ALUunit|Add0~69_combout ;
wire \Datapath0|Mux4~1_combout ;
wire \Datapath0|ALUunit|Add0~73_cout ;
wire \Datapath0|ALUunit|Add0~67_cout ;
wire \Datapath0|ALUunit|Add0~6 ;
wire \Datapath0|ALUunit|Add0~10 ;
wire \Datapath0|ALUunit|Add0~14 ;
wire \Datapath0|ALUunit|Add0~18 ;
wire \Datapath0|ALUunit|Add0~22 ;
wire \Datapath0|ALUunit|Add0~26 ;
wire \Datapath0|ALUunit|Add0~30 ;
wire \Datapath0|ALUunit|Add0~34 ;
wire \Datapath0|ALUunit|Add0~38 ;
wire \Datapath0|ALUunit|Add0~42 ;
wire \Datapath0|ALUunit|Add0~46 ;
wire \Datapath0|ALUunit|Add0~50 ;
wire \Datapath0|ALUunit|Add0~54 ;
wire \Datapath0|ALUunit|Add0~2 ;
wire \Datapath0|ALUunit|Add0~57_sumout ;
wire \Datapath0|Controlunit|Equal6~0_combout ;
wire \Datapath0|memReg|Mux28~2_combout ;
wire \Datapath0|ALUunit|Mux49~1_combout ;
wire \Datapath0|memInstr|oMemData[24]~13_combout ;
wire \Datapath0|memInstr|oMemData[29]~12_combout ;
wire \Datapath0|ALUunit|Mux37~0_combout ;
wire \Datapath0|ALUunit|Mux49~0_combout ;
wire \Datapath0|ALUunit|Mux49~2_combout ;
wire \Datapath0|ALUunit|Add0~58 ;
wire \Datapath0|ALUunit|Add0~61_sumout ;
wire \Datapath0|ALUunit|Add0~1_sumout ;
wire \Datapath0|ALUunit|Add0~53_sumout ;
wire \Datapath0|Controlunit|Equal0~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ;
wire \Datapath0|ALUunit|Mux48~0_combout ;
wire \Datapath0|ALUunit|Add0~5_sumout ;
wire \Datapath0|ALUunit|Mux61~0_combout ;
wire \Datapath0|ALUunit|Mux48~1_combout ;
wire \Datapath0|ALUunit|Mux60~0_combout ;
wire \Datapath0|ALUunit|Add0~9_sumout ;
wire \Datapath0|ALUunit|Mux60~1_combout ;
wire \Datapath0|Mux5~0_combout ;
wire \Datapath0|ALUunit|Add0~13_sumout ;
wire \Datapath0|ALUunit|Mux59~0_combout ;
wire \Datapath0|Mux6~0_combout ;
wire \Datapath0|ALUunit|Add0~17_sumout ;
wire \Datapath0|ALUunit|Mux58~0_combout ;
wire \Datapath0|ALUunit|Add0~21_sumout ;
wire \Datapath0|ALUunit|Mux57~0_combout ;
wire \Datapath0|ALUunit|Add0~25_sumout ;
wire \Datapath0|ALUunit|Mux56~0_combout ;
wire \Datapath0|ALUunit|Add0~29_sumout ;
wire \Datapath0|ALUunit|Mux55~0_combout ;
wire \Datapath0|ALUunit|Add0~33_sumout ;
wire \Datapath0|ALUunit|Mux54~0_combout ;
wire \Datapath0|ALUunit|Add0~37_sumout ;
wire \Datapath0|ALUunit|Mux53~0_combout ;
wire \Datapath0|ALUunit|Add0~41_sumout ;
wire \Datapath0|ALUunit|Mux52~0_combout ;
wire \Datapath0|ALUunit|Add0~45_sumout ;
wire \Datapath0|ALUunit|Mux51~0_combout ;
wire \Datapath0|ALUunit|Add0~49_sumout ;
wire \Datapath0|ALUunit|Mux50~0_combout ;
wire \Datapath0|ALUunit|Mux49~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \Datapath0|Controlunit|Equal2~0_combout ;
wire \KEY[0]~input_o ;
wire \Datapath0|PC[49]~0_combout ;
wire \Datapath0|Add0~218 ;
wire \Datapath0|Add0~221_sumout ;
wire \Datapath0|Add0~222 ;
wire \Datapath0|Add0~225_sumout ;
wire \Datapath0|Add0~226 ;
wire \Datapath0|Add0~229_sumout ;
wire \Datapath0|Add0~230 ;
wire \Datapath0|Add0~233_sumout ;
wire \Datapath0|Add0~234 ;
wire \Datapath0|Add0~237_sumout ;
wire \Datapath0|Add0~238 ;
wire \Datapath0|Add0~241_sumout ;
wire \Datapath0|Add0~242 ;
wire \Datapath0|Add0~245_sumout ;
wire \Datapath0|Add0~246 ;
wire \Datapath0|Add0~213_sumout ;
wire \Datapath0|Add0~214 ;
wire \Datapath0|Add0~137_sumout ;
wire \Datapath0|Add0~138 ;
wire \Datapath0|Add0~133_sumout ;
wire \Datapath0|PC[12]~feeder_combout ;
wire \Datapath0|Add0~134 ;
wire \Datapath0|Add0~125_sumout ;
wire \Datapath0|PC[13]~feeder_combout ;
wire \Datapath0|Add0~126 ;
wire \Datapath0|Add0~121_sumout ;
wire \Datapath0|PC[14]~feeder_combout ;
wire \Datapath0|Add0~122 ;
wire \Datapath0|Add0~129_sumout ;
wire \Datapath0|PC[15]~feeder_combout ;
wire \Datapath0|Add0~130 ;
wire \Datapath0|Add0~97_sumout ;
wire \Datapath0|Add0~98 ;
wire \Datapath0|Add0~93_sumout ;
wire \Datapath0|Add0~94 ;
wire \Datapath0|Add0~89_sumout ;
wire \Datapath0|Add0~90 ;
wire \Datapath0|Add0~85_sumout ;
wire \Datapath0|Add0~86 ;
wire \Datapath0|Add0~77_sumout ;
wire \Datapath0|Add0~78 ;
wire \Datapath0|Add0~25_sumout ;
wire \Datapath0|Add0~26 ;
wire \Datapath0|Add0~5_sumout ;
wire \Datapath0|Add0~6 ;
wire \Datapath0|Add0~117_sumout ;
wire \Datapath0|Add0~118 ;
wire \Datapath0|Add0~113_sumout ;
wire \Datapath0|Add0~114 ;
wire \Datapath0|Add0~109_sumout ;
wire \Datapath0|Add0~110 ;
wire \Datapath0|Add0~105_sumout ;
wire \Datapath0|Add0~106 ;
wire \Datapath0|Add0~149_sumout ;
wire \Datapath0|memInstr|oMemData[31]~9_combout ;
wire \Datapath0|memInstr|oMemData[31]~7_combout ;
wire \Datapath0|memInstr|oMemData[31]~8_combout ;
wire \Datapath0|memInstr|oMemData[31]~10_combout ;
wire \Datapath0|Controlunit|Equal2~1_combout ;
wire \Datapath0|Controlunit|WideNor0~0_combout ;
wire \Datapath0|Controlunit|WideOr1~combout ;
wire \Datapath0|Controlunit|Equal1~0_combout ;
wire \Datapath0|Controlunit|WideOr2~combout ;
wire \altera_internal_jtag~TDO ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [13:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [63:0] \Datapath0|PC ;
wire [3:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [13:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [6:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [6:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [31:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [6:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [63:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [5:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [4:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [1:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
defparam \HEX6[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
defparam \HEX6[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
defparam \HEX6[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
defparam \HEX6[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
defparam \HEX6[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
defparam \HEX6[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
defparam \HEX6[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
defparam \HEX7[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
defparam \HEX7[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
defparam \HEX7[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
defparam \HEX7[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
defparam \HEX7[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
defparam \HEX7[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
defparam \HEX7[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\Datapath0|Controlunit|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\CLK~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Datapath0|Controlunit|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(!\Datapath0|Controlunit|WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Datapath0|Controlunit|Equal0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\Datapath0|Controlunit|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \CLKSelectAuto~0 (
// Equation(s):
// \CLKSelectAuto~0_combout  = ( !\CLKSelectAuto~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLKSelectAuto~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKSelectAuto~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKSelectAuto~0 .extended_lut = "off";
defparam \CLKSelectAuto~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CLKSelectAuto~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas CLKSelectAuto(
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\CLKSelectAuto~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKSelectAuto~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKSelectAuto.is_wysiwyg = "true";
defparam CLKSelectAuto.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \CLKManual~0 (
// Equation(s):
// \CLKManual~0_combout  = !\CLKManual~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLKManual~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKManual~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKManual~0 .extended_lut = "off";
defparam \CLKManual~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \CLKManual~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N53
dffeas CLKManual(
	.clk(\KEY[3]~input_o ),
	.d(gnd),
	.asdata(\CLKManual~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKManual~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKManual.is_wysiwyg = "true";
defparam CLKManual.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb CLK(
// Equation(s):
// \CLK~combout  = LCELL(( \CLKManual~q  & ( !\CLKSelectAuto~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLKSelectAuto~q ),
	.datae(gnd),
	.dataf(!\CLKManual~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam CLK.extended_lut = "off";
defparam CLK.lut_mask = 64'h00000000FF00FF00;
defparam CLK.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \Datapath0|Add0~217 (
// Equation(s):
// \Datapath0|Add0~217_sumout  = SUM(( \Datapath0|PC [2] ) + ( VCC ) + ( !VCC ))
// \Datapath0|Add0~218  = CARRY(( \Datapath0|PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~217_sumout ),
	.cout(\Datapath0|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~217 .extended_lut = "off";
defparam \Datapath0|Add0~217 .lut_mask = 64'h0000000000000F0F;
defparam \Datapath0|Add0~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \Datapath0|Add0~149 (
// Equation(s):
// \Datapath0|Add0~149_sumout  = SUM(( \Datapath0|PC [27] ) + ( GND ) + ( \Datapath0|Add0~106  ))
// \Datapath0|Add0~150  = CARRY(( \Datapath0|PC [27] ) + ( GND ) + ( \Datapath0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~149_sumout ),
	.cout(\Datapath0|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~149 .extended_lut = "off";
defparam \Datapath0|Add0~149 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \Datapath0|Add0~169 (
// Equation(s):
// \Datapath0|Add0~169_sumout  = SUM(( \Datapath0|PC [28] ) + ( GND ) + ( \Datapath0|Add0~150  ))
// \Datapath0|Add0~170  = CARRY(( \Datapath0|PC [28] ) + ( GND ) + ( \Datapath0|Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~169_sumout ),
	.cout(\Datapath0|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~169 .extended_lut = "off";
defparam \Datapath0|Add0~169 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N50
dffeas \Datapath0|PC[28] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~169_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[28] .is_wysiwyg = "true";
defparam \Datapath0|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \Datapath0|Add0~165 (
// Equation(s):
// \Datapath0|Add0~165_sumout  = SUM(( \Datapath0|PC [29] ) + ( GND ) + ( \Datapath0|Add0~170  ))
// \Datapath0|Add0~166  = CARRY(( \Datapath0|PC [29] ) + ( GND ) + ( \Datapath0|Add0~170  ))

	.dataa(!\Datapath0|PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~165_sumout ),
	.cout(\Datapath0|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~165 .extended_lut = "off";
defparam \Datapath0|Add0~165 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N53
dffeas \Datapath0|PC[29] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~165_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[29] .is_wysiwyg = "true";
defparam \Datapath0|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \Datapath0|Add0~161 (
// Equation(s):
// \Datapath0|Add0~161_sumout  = SUM(( \Datapath0|PC [30] ) + ( GND ) + ( \Datapath0|Add0~166  ))
// \Datapath0|Add0~162  = CARRY(( \Datapath0|PC [30] ) + ( GND ) + ( \Datapath0|Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~161_sumout ),
	.cout(\Datapath0|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~161 .extended_lut = "off";
defparam \Datapath0|Add0~161 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \Datapath0|PC[30] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~161_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[30] .is_wysiwyg = "true";
defparam \Datapath0|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \Datapath0|Add0~157 (
// Equation(s):
// \Datapath0|Add0~157_sumout  = SUM(( \Datapath0|PC [31] ) + ( GND ) + ( \Datapath0|Add0~162  ))
// \Datapath0|Add0~158  = CARRY(( \Datapath0|PC [31] ) + ( GND ) + ( \Datapath0|Add0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~157_sumout ),
	.cout(\Datapath0|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~157 .extended_lut = "off";
defparam \Datapath0|Add0~157 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N59
dffeas \Datapath0|PC[31] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~157_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[31] .is_wysiwyg = "true";
defparam \Datapath0|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \Datapath0|Add0~153 (
// Equation(s):
// \Datapath0|Add0~153_sumout  = SUM(( \Datapath0|PC [32] ) + ( GND ) + ( \Datapath0|Add0~158  ))
// \Datapath0|Add0~154  = CARRY(( \Datapath0|PC [32] ) + ( GND ) + ( \Datapath0|Add0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~153_sumout ),
	.cout(\Datapath0|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~153 .extended_lut = "off";
defparam \Datapath0|Add0~153 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \Datapath0|PC[32] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~153_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[32] .is_wysiwyg = "true";
defparam \Datapath0|PC[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \Datapath0|Add0~145 (
// Equation(s):
// \Datapath0|Add0~145_sumout  = SUM(( \Datapath0|PC [33] ) + ( GND ) + ( \Datapath0|Add0~154  ))
// \Datapath0|Add0~146  = CARRY(( \Datapath0|PC [33] ) + ( GND ) + ( \Datapath0|Add0~154  ))

	.dataa(!\Datapath0|PC [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~145_sumout ),
	.cout(\Datapath0|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~145 .extended_lut = "off";
defparam \Datapath0|Add0~145 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \Datapath0|PC[33] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[33] .is_wysiwyg = "true";
defparam \Datapath0|PC[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \Datapath0|Add0~209 (
// Equation(s):
// \Datapath0|Add0~209_sumout  = SUM(( \Datapath0|PC [34] ) + ( GND ) + ( \Datapath0|Add0~146  ))
// \Datapath0|Add0~210  = CARRY(( \Datapath0|PC [34] ) + ( GND ) + ( \Datapath0|Add0~146  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [34]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~209_sumout ),
	.cout(\Datapath0|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~209 .extended_lut = "off";
defparam \Datapath0|Add0~209 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \Datapath0|PC[34] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~209_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[34] .is_wysiwyg = "true";
defparam \Datapath0|PC[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \Datapath0|Add0~205 (
// Equation(s):
// \Datapath0|Add0~205_sumout  = SUM(( \Datapath0|PC [35] ) + ( GND ) + ( \Datapath0|Add0~210  ))
// \Datapath0|Add0~206  = CARRY(( \Datapath0|PC [35] ) + ( GND ) + ( \Datapath0|Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~205_sumout ),
	.cout(\Datapath0|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~205 .extended_lut = "off";
defparam \Datapath0|Add0~205 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \Datapath0|PC[35] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~205_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[35] .is_wysiwyg = "true";
defparam \Datapath0|PC[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \Datapath0|Add0~201 (
// Equation(s):
// \Datapath0|Add0~201_sumout  = SUM(( \Datapath0|PC [36] ) + ( GND ) + ( \Datapath0|Add0~206  ))
// \Datapath0|Add0~202  = CARRY(( \Datapath0|PC [36] ) + ( GND ) + ( \Datapath0|Add0~206  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~201_sumout ),
	.cout(\Datapath0|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~201 .extended_lut = "off";
defparam \Datapath0|Add0~201 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N14
dffeas \Datapath0|PC[36] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~201_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [36]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[36] .is_wysiwyg = "true";
defparam \Datapath0|PC[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \Datapath0|Add0~197 (
// Equation(s):
// \Datapath0|Add0~197_sumout  = SUM(( \Datapath0|PC [37] ) + ( GND ) + ( \Datapath0|Add0~202  ))
// \Datapath0|Add0~198  = CARRY(( \Datapath0|PC [37] ) + ( GND ) + ( \Datapath0|Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~197_sumout ),
	.cout(\Datapath0|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~197 .extended_lut = "off";
defparam \Datapath0|Add0~197 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N17
dffeas \Datapath0|PC[37] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~197_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [37]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[37] .is_wysiwyg = "true";
defparam \Datapath0|PC[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \Datapath0|Add0~193 (
// Equation(s):
// \Datapath0|Add0~193_sumout  = SUM(( \Datapath0|PC [38] ) + ( GND ) + ( \Datapath0|Add0~198  ))
// \Datapath0|Add0~194  = CARRY(( \Datapath0|PC [38] ) + ( GND ) + ( \Datapath0|Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~193_sumout ),
	.cout(\Datapath0|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~193 .extended_lut = "off";
defparam \Datapath0|Add0~193 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N20
dffeas \Datapath0|PC[38] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~193_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [38]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[38] .is_wysiwyg = "true";
defparam \Datapath0|PC[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \Datapath0|Add0~141 (
// Equation(s):
// \Datapath0|Add0~141_sumout  = SUM(( \Datapath0|PC [39] ) + ( GND ) + ( \Datapath0|Add0~194  ))
// \Datapath0|Add0~142  = CARRY(( \Datapath0|PC [39] ) + ( GND ) + ( \Datapath0|Add0~194  ))

	.dataa(!\Datapath0|PC [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~141_sumout ),
	.cout(\Datapath0|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~141 .extended_lut = "off";
defparam \Datapath0|Add0~141 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N23
dffeas \Datapath0|PC[39] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~141_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [39]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[39] .is_wysiwyg = "true";
defparam \Datapath0|PC[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \Datapath0|Add0~189 (
// Equation(s):
// \Datapath0|Add0~189_sumout  = SUM(( \Datapath0|PC [40] ) + ( GND ) + ( \Datapath0|Add0~142  ))
// \Datapath0|Add0~190  = CARRY(( \Datapath0|PC [40] ) + ( GND ) + ( \Datapath0|Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~189_sumout ),
	.cout(\Datapath0|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~189 .extended_lut = "off";
defparam \Datapath0|Add0~189 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \Datapath0|PC[40] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~189_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [40]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[40] .is_wysiwyg = "true";
defparam \Datapath0|PC[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \Datapath0|Add0~185 (
// Equation(s):
// \Datapath0|Add0~185_sumout  = SUM(( \Datapath0|PC [41] ) + ( GND ) + ( \Datapath0|Add0~190  ))
// \Datapath0|Add0~186  = CARRY(( \Datapath0|PC [41] ) + ( GND ) + ( \Datapath0|Add0~190  ))

	.dataa(!\Datapath0|PC [41]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~185_sumout ),
	.cout(\Datapath0|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~185 .extended_lut = "off";
defparam \Datapath0|Add0~185 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N29
dffeas \Datapath0|PC[41] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~185_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [41]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[41] .is_wysiwyg = "true";
defparam \Datapath0|PC[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \Datapath0|Add0~181 (
// Equation(s):
// \Datapath0|Add0~181_sumout  = SUM(( \Datapath0|PC [42] ) + ( GND ) + ( \Datapath0|Add0~186  ))
// \Datapath0|Add0~182  = CARRY(( \Datapath0|PC [42] ) + ( GND ) + ( \Datapath0|Add0~186  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [42]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~181_sumout ),
	.cout(\Datapath0|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~181 .extended_lut = "off";
defparam \Datapath0|Add0~181 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \Datapath0|PC[42] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~181_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [42]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[42] .is_wysiwyg = "true";
defparam \Datapath0|PC[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \Datapath0|Add0~177 (
// Equation(s):
// \Datapath0|Add0~177_sumout  = SUM(( \Datapath0|PC [43] ) + ( GND ) + ( \Datapath0|Add0~182  ))
// \Datapath0|Add0~178  = CARRY(( \Datapath0|PC [43] ) + ( GND ) + ( \Datapath0|Add0~182  ))

	.dataa(!\Datapath0|PC [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~177_sumout ),
	.cout(\Datapath0|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~177 .extended_lut = "off";
defparam \Datapath0|Add0~177 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \Datapath0|PC[43] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~177_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [43]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[43] .is_wysiwyg = "true";
defparam \Datapath0|PC[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \Datapath0|Add0~173 (
// Equation(s):
// \Datapath0|Add0~173_sumout  = SUM(( \Datapath0|PC [44] ) + ( GND ) + ( \Datapath0|Add0~178  ))
// \Datapath0|Add0~174  = CARRY(( \Datapath0|PC [44] ) + ( GND ) + ( \Datapath0|Add0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [44]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~173_sumout ),
	.cout(\Datapath0|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~173 .extended_lut = "off";
defparam \Datapath0|Add0~173 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N38
dffeas \Datapath0|PC[44] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~173_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [44]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[44] .is_wysiwyg = "true";
defparam \Datapath0|PC[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \Datapath0|Add0~21 (
// Equation(s):
// \Datapath0|Add0~21_sumout  = SUM(( \Datapath0|PC [45] ) + ( GND ) + ( \Datapath0|Add0~174  ))
// \Datapath0|Add0~22  = CARRY(( \Datapath0|PC [45] ) + ( GND ) + ( \Datapath0|Add0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~21_sumout ),
	.cout(\Datapath0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~21 .extended_lut = "off";
defparam \Datapath0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N41
dffeas \Datapath0|PC[45] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [45]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[45] .is_wysiwyg = "true";
defparam \Datapath0|PC[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \Datapath0|Add0~17 (
// Equation(s):
// \Datapath0|Add0~17_sumout  = SUM(( \Datapath0|PC [46] ) + ( GND ) + ( \Datapath0|Add0~22  ))
// \Datapath0|Add0~18  = CARRY(( \Datapath0|PC [46] ) + ( GND ) + ( \Datapath0|Add0~22  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [46]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~17_sumout ),
	.cout(\Datapath0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~17 .extended_lut = "off";
defparam \Datapath0|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \Datapath0|PC[46] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [46]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[46] .is_wysiwyg = "true";
defparam \Datapath0|PC[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \Datapath0|Add0~13 (
// Equation(s):
// \Datapath0|Add0~13_sumout  = SUM(( \Datapath0|PC [47] ) + ( GND ) + ( \Datapath0|Add0~18  ))
// \Datapath0|Add0~14  = CARRY(( \Datapath0|PC [47] ) + ( GND ) + ( \Datapath0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~13_sumout ),
	.cout(\Datapath0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~13 .extended_lut = "off";
defparam \Datapath0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N47
dffeas \Datapath0|PC[47] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [47]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[47] .is_wysiwyg = "true";
defparam \Datapath0|PC[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \Datapath0|Add0~9 (
// Equation(s):
// \Datapath0|Add0~9_sumout  = SUM(( \Datapath0|PC [48] ) + ( GND ) + ( \Datapath0|Add0~14  ))
// \Datapath0|Add0~10  = CARRY(( \Datapath0|PC [48] ) + ( GND ) + ( \Datapath0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~9_sumout ),
	.cout(\Datapath0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~9 .extended_lut = "off";
defparam \Datapath0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N50
dffeas \Datapath0|PC[48] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [48]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[48] .is_wysiwyg = "true";
defparam \Datapath0|PC[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \Datapath0|Add0~101 (
// Equation(s):
// \Datapath0|Add0~101_sumout  = SUM(( \Datapath0|PC [49] ) + ( GND ) + ( \Datapath0|Add0~10  ))
// \Datapath0|Add0~102  = CARRY(( \Datapath0|PC [49] ) + ( GND ) + ( \Datapath0|Add0~10  ))

	.dataa(!\Datapath0|PC [49]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~101_sumout ),
	.cout(\Datapath0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~101 .extended_lut = "off";
defparam \Datapath0|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N53
dffeas \Datapath0|PC[49] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [49]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[49] .is_wysiwyg = "true";
defparam \Datapath0|PC[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \Datapath0|Add0~1 (
// Equation(s):
// \Datapath0|Add0~1_sumout  = SUM(( \Datapath0|PC [50] ) + ( GND ) + ( \Datapath0|Add0~102  ))
// \Datapath0|Add0~2  = CARRY(( \Datapath0|PC [50] ) + ( GND ) + ( \Datapath0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [50]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~1_sumout ),
	.cout(\Datapath0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~1 .extended_lut = "off";
defparam \Datapath0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N56
dffeas \Datapath0|PC[50] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [50]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[50] .is_wysiwyg = "true";
defparam \Datapath0|PC[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \Datapath0|Add0~49 (
// Equation(s):
// \Datapath0|Add0~49_sumout  = SUM(( \Datapath0|PC [51] ) + ( GND ) + ( \Datapath0|Add0~2  ))
// \Datapath0|Add0~50  = CARRY(( \Datapath0|PC [51] ) + ( GND ) + ( \Datapath0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [51]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~49_sumout ),
	.cout(\Datapath0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~49 .extended_lut = "off";
defparam \Datapath0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N59
dffeas \Datapath0|PC[51] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [51]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[51] .is_wysiwyg = "true";
defparam \Datapath0|PC[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \Datapath0|Add0~45 (
// Equation(s):
// \Datapath0|Add0~45_sumout  = SUM(( \Datapath0|PC [52] ) + ( GND ) + ( \Datapath0|Add0~50  ))
// \Datapath0|Add0~46  = CARRY(( \Datapath0|PC [52] ) + ( GND ) + ( \Datapath0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~45_sumout ),
	.cout(\Datapath0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~45 .extended_lut = "off";
defparam \Datapath0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \Datapath0|PC[52] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [52]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[52] .is_wysiwyg = "true";
defparam \Datapath0|PC[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \Datapath0|Add0~41 (
// Equation(s):
// \Datapath0|Add0~41_sumout  = SUM(( \Datapath0|PC [53] ) + ( GND ) + ( \Datapath0|Add0~46  ))
// \Datapath0|Add0~42  = CARRY(( \Datapath0|PC [53] ) + ( GND ) + ( \Datapath0|Add0~46  ))

	.dataa(!\Datapath0|PC [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~41_sumout ),
	.cout(\Datapath0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~41 .extended_lut = "off";
defparam \Datapath0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N5
dffeas \Datapath0|PC[53] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [53]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[53] .is_wysiwyg = "true";
defparam \Datapath0|PC[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \Datapath0|Add0~37 (
// Equation(s):
// \Datapath0|Add0~37_sumout  = SUM(( \Datapath0|PC [54] ) + ( GND ) + ( \Datapath0|Add0~42  ))
// \Datapath0|Add0~38  = CARRY(( \Datapath0|PC [54] ) + ( GND ) + ( \Datapath0|Add0~42  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [54]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~37_sumout ),
	.cout(\Datapath0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~37 .extended_lut = "off";
defparam \Datapath0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N8
dffeas \Datapath0|PC[54] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [54]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[54] .is_wysiwyg = "true";
defparam \Datapath0|PC[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \Datapath0|Add0~33 (
// Equation(s):
// \Datapath0|Add0~33_sumout  = SUM(( \Datapath0|PC [55] ) + ( GND ) + ( \Datapath0|Add0~38  ))
// \Datapath0|Add0~34  = CARRY(( \Datapath0|PC [55] ) + ( GND ) + ( \Datapath0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [55]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~33_sumout ),
	.cout(\Datapath0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~33 .extended_lut = "off";
defparam \Datapath0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N11
dffeas \Datapath0|PC[55] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [55]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[55] .is_wysiwyg = "true";
defparam \Datapath0|PC[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \Datapath0|Add0~29 (
// Equation(s):
// \Datapath0|Add0~29_sumout  = SUM(( \Datapath0|PC [56] ) + ( GND ) + ( \Datapath0|Add0~34  ))
// \Datapath0|Add0~30  = CARRY(( \Datapath0|PC [56] ) + ( GND ) + ( \Datapath0|Add0~34  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [56]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~29_sumout ),
	.cout(\Datapath0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~29 .extended_lut = "off";
defparam \Datapath0|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \Datapath0|PC[56] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [56]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[56] .is_wysiwyg = "true";
defparam \Datapath0|PC[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \Datapath0|Add0~73 (
// Equation(s):
// \Datapath0|Add0~73_sumout  = SUM(( \Datapath0|PC [57] ) + ( GND ) + ( \Datapath0|Add0~30  ))
// \Datapath0|Add0~74  = CARRY(( \Datapath0|PC [57] ) + ( GND ) + ( \Datapath0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~73_sumout ),
	.cout(\Datapath0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~73 .extended_lut = "off";
defparam \Datapath0|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N17
dffeas \Datapath0|PC[57] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [57]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[57] .is_wysiwyg = "true";
defparam \Datapath0|PC[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \Datapath0|Add0~69 (
// Equation(s):
// \Datapath0|Add0~69_sumout  = SUM(( \Datapath0|PC [58] ) + ( GND ) + ( \Datapath0|Add0~74  ))
// \Datapath0|Add0~70  = CARRY(( \Datapath0|PC [58] ) + ( GND ) + ( \Datapath0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~69_sumout ),
	.cout(\Datapath0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~69 .extended_lut = "off";
defparam \Datapath0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N20
dffeas \Datapath0|PC[58] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [58]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[58] .is_wysiwyg = "true";
defparam \Datapath0|PC[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \Datapath0|Add0~65 (
// Equation(s):
// \Datapath0|Add0~65_sumout  = SUM(( \Datapath0|PC [59] ) + ( GND ) + ( \Datapath0|Add0~70  ))
// \Datapath0|Add0~66  = CARRY(( \Datapath0|PC [59] ) + ( GND ) + ( \Datapath0|Add0~70  ))

	.dataa(!\Datapath0|PC [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~65_sumout ),
	.cout(\Datapath0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~65 .extended_lut = "off";
defparam \Datapath0|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N23
dffeas \Datapath0|PC[59] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [59]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[59] .is_wysiwyg = "true";
defparam \Datapath0|PC[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Datapath0|Add0~61 (
// Equation(s):
// \Datapath0|Add0~61_sumout  = SUM(( \Datapath0|PC [60] ) + ( GND ) + ( \Datapath0|Add0~66  ))
// \Datapath0|Add0~62  = CARRY(( \Datapath0|PC [60] ) + ( GND ) + ( \Datapath0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [60]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~61_sumout ),
	.cout(\Datapath0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~61 .extended_lut = "off";
defparam \Datapath0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N26
dffeas \Datapath0|PC[60] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [60]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[60] .is_wysiwyg = "true";
defparam \Datapath0|PC[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \Datapath0|Add0~57 (
// Equation(s):
// \Datapath0|Add0~57_sumout  = SUM(( \Datapath0|PC [61] ) + ( GND ) + ( \Datapath0|Add0~62  ))
// \Datapath0|Add0~58  = CARRY(( \Datapath0|PC [61] ) + ( GND ) + ( \Datapath0|Add0~62  ))

	.dataa(!\Datapath0|PC [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~57_sumout ),
	.cout(\Datapath0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~57 .extended_lut = "off";
defparam \Datapath0|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N29
dffeas \Datapath0|PC[61] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [61]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[61] .is_wysiwyg = "true";
defparam \Datapath0|PC[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \Datapath0|Add0~81 (
// Equation(s):
// \Datapath0|Add0~81_sumout  = SUM(( \Datapath0|PC [62] ) + ( GND ) + ( \Datapath0|Add0~58  ))
// \Datapath0|Add0~82  = CARRY(( \Datapath0|PC [62] ) + ( GND ) + ( \Datapath0|Add0~58  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [62]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~81_sumout ),
	.cout(\Datapath0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~81 .extended_lut = "off";
defparam \Datapath0|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N32
dffeas \Datapath0|PC[62] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [62]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[62] .is_wysiwyg = "true";
defparam \Datapath0|PC[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \Datapath0|Add0~53 (
// Equation(s):
// \Datapath0|Add0~53_sumout  = SUM(( \Datapath0|PC [63] ) + ( GND ) + ( \Datapath0|Add0~82  ))

	.dataa(!\Datapath0|PC [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~53 .extended_lut = "off";
defparam \Datapath0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N35
dffeas \Datapath0|PC[63] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [63]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[63] .is_wysiwyg = "true";
defparam \Datapath0|PC[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~2 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~2_combout  = ( !\Datapath0|PC [59] & ( !\Datapath0|PC [63] & ( (!\Datapath0|PC [58] & (!\Datapath0|PC [57] & (!\Datapath0|PC [60] & !\Datapath0|PC [61]))) ) ) )

	.dataa(!\Datapath0|PC [58]),
	.datab(!\Datapath0|PC [57]),
	.datac(!\Datapath0|PC [60]),
	.datad(!\Datapath0|PC [61]),
	.datae(!\Datapath0|PC [59]),
	.dataf(!\Datapath0|PC [63]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~2 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~2 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~3 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~3_combout  = ( !\Datapath0|PC [19] & ( !\Datapath0|PC [16] & ( (!\Datapath0|PC [18] & (!\Datapath0|PC [62] & (!\Datapath0|PC [17] & !\Datapath0|PC [20]))) ) ) )

	.dataa(!\Datapath0|PC [18]),
	.datab(!\Datapath0|PC [62]),
	.datac(!\Datapath0|PC [17]),
	.datad(!\Datapath0|PC [20]),
	.datae(!\Datapath0|PC [19]),
	.dataf(!\Datapath0|PC [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~3 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~3 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~4 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~4_combout  = ( !\Datapath0|PC [24] & ( !\Datapath0|PC [49] & ( (!\Datapath0|PC [23] & (!\Datapath0|PC [26] & !\Datapath0|PC [25])) ) ) )

	.dataa(!\Datapath0|PC [23]),
	.datab(!\Datapath0|PC [26]),
	.datac(!\Datapath0|PC [25]),
	.datad(gnd),
	.datae(!\Datapath0|PC [24]),
	.dataf(!\Datapath0|PC [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~4 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~4 .lut_mask = 64'h8080000000000000;
defparam \Datapath0|memInstr|oMemData[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~1 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~1_combout  = ( !\Datapath0|PC [51] & ( !\Datapath0|PC [56] & ( (!\Datapath0|PC [52] & (!\Datapath0|PC [55] & (!\Datapath0|PC [53] & !\Datapath0|PC [54]))) ) ) )

	.dataa(!\Datapath0|PC [52]),
	.datab(!\Datapath0|PC [55]),
	.datac(!\Datapath0|PC [53]),
	.datad(!\Datapath0|PC [54]),
	.datae(!\Datapath0|PC [51]),
	.dataf(!\Datapath0|PC [56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~1 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~5 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~5_combout  = ( !\Datapath0|PC [13] & ( (!\Datapath0|PC [14] & (!\Datapath0|PC [15] & ((!\Datapath0|PC [11]) # (!\Datapath0|PC [12])))) ) )

	.dataa(!\Datapath0|PC [14]),
	.datab(!\Datapath0|PC [11]),
	.datac(!\Datapath0|PC [15]),
	.datad(!\Datapath0|PC [12]),
	.datae(gnd),
	.dataf(!\Datapath0|PC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~5 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~5 .lut_mask = 64'hA080A08000000000;
defparam \Datapath0|memInstr|oMemData[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~6 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~6_combout  = ( !\Datapath0|PC [21] & ( \Datapath0|memInstr|oMemData[31]~5_combout  & ( (\Datapath0|memInstr|oMemData[31]~2_combout  & (\Datapath0|memInstr|oMemData[31]~3_combout  & 
// (\Datapath0|memInstr|oMemData[31]~4_combout  & \Datapath0|memInstr|oMemData[31]~1_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~2_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~3_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~4_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~1_combout ),
	.datae(!\Datapath0|PC [21]),
	.dataf(!\Datapath0|memInstr|oMemData[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~6 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~6 .lut_mask = 64'h0000000000010000;
defparam \Datapath0|memInstr|oMemData[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000333300003333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h03030F0F03030F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h000000003FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0033003300FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hF5F0F5F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\~GND~combout ),
	.datac(!\~GND~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .lut_mask = 64'h00FA15BF05FF15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .lut_mask = 64'h00020002FDFFFDFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000151500001515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0200FFF50000F7F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0050005000500450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h00004040FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000010000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hAAAAAAAAAAAA0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h1100110011000030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000000080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h000F777F003F773F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0030003000301100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h0500050005000540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h0040FF000000FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0000000004000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h00000000000C000C;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2 .lut_mask = 64'h0000070700000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N28
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .lut_mask = 64'h5555555544444444;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N55
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 .lut_mask = 64'h33333F3F33333F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N37
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h00000000000C000C;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .lut_mask = 64'h5555FFFF5D5DFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N32
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N28
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000000C0C;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000003030000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h0F0F27271B1B3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h000000000C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'hA0A0A0A0CC00CC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000000000A0A;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0 .lut_mask = 64'h00040004000C000C;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N59
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h5556555A5556555A;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N40
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h00FF00FF00FF13EC;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N7
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .lut_mask = 64'hF0F0F0B0F0F0F030;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h00010000FFFEFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000010000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h003F003FFFC0FFC0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000010100000101;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h5554555455545554;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000003000300;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0 .lut_mask = 64'h00FF08FFFFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N1
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N4
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N7
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N37
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N34
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N31
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N28
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N22
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N19
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N16
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N10
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N10
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .lut_mask = 64'h1101110110001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N37
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0F0F27271B1B3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N34
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h00FF227711BB3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N52
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h00FF227711BB3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h0002CCCE0013CCDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h13DF5F5F00FF5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h0F0F27271B1B3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00000F0F1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N58
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0F0F27271B1B3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .lut_mask = 64'h0400040000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h33331B1B27270F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 (
// Equation(s):
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .lut_mask = 64'h0000000000100010;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X7_Y2_N1
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .lut_mask = 64'h03CF03CF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .lut_mask = 64'h010F010FEF0FEF0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N20
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .lut_mask = 64'h330F330F270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N38
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .lut_mask = 64'h03070307CF8FCF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N56
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h03CF03CF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h03070307CF8FCF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N56
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h47474747470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N32
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h330F330F270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h05AF05AF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N5
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N59
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N8
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h03070307CF8FCF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h010F010FEF0FEF0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N38
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N44
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N56
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N8
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N2
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .lut_mask = 64'h47474747470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hFC00FC0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .lut_mask = 64'h11111B1111111B11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h05FA000004C80000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N17
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h00FF03FC00AA02A8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000030003;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0A080A08A080A080;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000004000400;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00E000E0E000E000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0F0F0F0F320A320A;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hCA0ACA0A22102210;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h8446066684460666;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h0033003300220022;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h0505050535F535F5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0E0E0E0E00EE00EE;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N8
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h1103110300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0505373700003333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h00F000F0F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0C0C0C0C48484848;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h5050505010505060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0C0C040C0C480C48;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h8888808888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h2020555500001515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h5FA05FA0005F005F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h8000800080CC80CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h0303030357FF57FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000A80000FCA8FC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000A0800F0CAF8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h3000300030F030F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~0 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~0_combout  = ( !\Datapath0|PC [22] & ( !\Datapath0|PC [45] & ( (!\Datapath0|PC [47] & (!\Datapath0|PC [50] & (!\Datapath0|PC [46] & !\Datapath0|PC [48]))) ) ) )

	.dataa(!\Datapath0|PC [47]),
	.datab(!\Datapath0|PC [50]),
	.datac(!\Datapath0|PC [46]),
	.datad(!\Datapath0|PC [48]),
	.datae(!\Datapath0|PC [22]),
	.dataf(!\Datapath0|PC [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~0 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~2 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~2_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (\Datapath0|memInstr|oMemData[31]~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~2 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~2 .lut_mask = 64'h0001000100000000;
defparam \Datapath0|Controlunit|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~3 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~3_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (\Datapath0|memInstr|oMemData[31]~10_combout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & (\Datapath0|memInstr|oMemData[31]~0_combout  & \Datapath0|memInstr|oMemData[31]~6_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~3 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~3 .lut_mask = 64'h0000000000040000;
defparam \Datapath0|Controlunit|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N3
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~4 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~4_combout  = ( \Datapath0|Controlunit|Equal2~0_combout  & ( (\Datapath0|Controlunit|Equal2~2_combout  & (\Datapath0|Controlunit|Equal2~3_combout  & \Datapath0|Controlunit|Equal2~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath0|Controlunit|Equal2~2_combout ),
	.datac(!\Datapath0|Controlunit|Equal2~3_combout ),
	.datad(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~4 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~4 .lut_mask = 64'h0000000000030003;
defparam \Datapath0|Controlunit|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \Datapath0|memReg|Mux48~5 (
// Equation(s):
// \Datapath0|memReg|Mux48~5_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux48~5 .extended_lut = "off";
defparam \Datapath0|memReg|Mux48~5 .lut_mask = 64'h00A000A000000000;
defparam \Datapath0|memReg|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \Datapath0|memReg|Mux48~4 (
// Equation(s):
// \Datapath0|memReg|Mux48~4_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) ) ) ) # ( 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) ) ) ) # ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux48~4 .extended_lut = "off";
defparam \Datapath0|memReg|Mux48~4 .lut_mask = 64'h0C00040008000000;
defparam \Datapath0|memReg|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \Datapath0|memReg|Mux48~0 (
// Equation(s):
// \Datapath0|memReg|Mux48~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( \Datapath0|memInstr|oMemData[31]~6_combout  & ( (\Datapath0|memInstr|oMemData[31]~0_combout  & 
// (\Datapath0|memReg|Mux48~5_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memReg|Mux48~4_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datab(!\Datapath0|memReg|Mux48~5_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\Datapath0|memReg|Mux48~4_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux48~0 .extended_lut = "off";
defparam \Datapath0|memReg|Mux48~0 .lut_mask = 64'h0000000000000001;
defparam \Datapath0|memReg|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \Datapath0|Controlunit|WideOr3~0 (
// Equation(s):
// \Datapath0|Controlunit|WideOr3~0_combout  = ( \Datapath0|Controlunit|Equal2~4_combout  & ( \Datapath0|memReg|Mux48~0_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  ) ) ) # ( !\Datapath0|Controlunit|Equal2~4_combout  & ( 
// \Datapath0|memReg|Mux48~0_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  ) ) ) # ( \Datapath0|Controlunit|Equal2~4_combout  & ( !\Datapath0|memReg|Mux48~0_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|Controlunit|Equal2~4_combout ),
	.dataf(!\Datapath0|memReg|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideOr3~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideOr3~0 .lut_mask = 64'h0000555555555555;
defparam \Datapath0|Controlunit|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \Datapath0|ALUControlunit|Decoder0~0 (
// Equation(s):
// \Datapath0|ALUControlunit|Decoder0~0_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  
// & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~0_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUControlunit|Decoder0~0 .extended_lut = "off";
defparam \Datapath0|ALUControlunit|Decoder0~0 .lut_mask = 64'h0000000000010000;
defparam \Datapath0|ALUControlunit|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[8]~14 (
// Equation(s):
// \Datapath0|memInstr|oMemData[8]~14_combout  = ( \Datapath0|memInstr|oMemData[31]~0_combout  & ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & 
// \Datapath0|memInstr|oMemData[31]~6_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[8]~14 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[8]~14 .lut_mask = 64'h0000000000030003;
defparam \Datapath0|memInstr|oMemData[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N21
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~11 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~11_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( (!\Datapath0|memInstr|oMemData[31]~6_combout ) # (!\Datapath0|memInstr|oMemData[31]~0_combout ) ) ) # ( !\Datapath0|memInstr|oMemData[31]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~11 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~11 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \Datapath0|memInstr|oMemData[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N39
cyclonev_lcell_comb \Datapath0|memReg|Mux28~0 (
// Equation(s):
// \Datapath0|memReg|Mux28~0_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux28~0 .extended_lut = "off";
defparam \Datapath0|memReg|Mux28~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \Datapath0|memReg|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \Datapath0|memReg|Mux48~1 (
// Equation(s):
// \Datapath0|memReg|Mux48~1_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux48~1 .extended_lut = "off";
defparam \Datapath0|memReg|Mux48~1 .lut_mask = 64'h0000000000200020;
defparam \Datapath0|memReg|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \Datapath0|memReg|Mux48~2 (
// Equation(s):
// \Datapath0|memReg|Mux48~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux48~2 .extended_lut = "off";
defparam \Datapath0|memReg|Mux48~2 .lut_mask = 64'h0000000002000200;
defparam \Datapath0|memReg|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \Datapath0|memReg|Mux48~3 (
// Equation(s):
// \Datapath0|memReg|Mux48~3_combout  = ( \Datapath0|Controlunit|WideNor0~0_combout  & ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( (!\Datapath0|Controlunit|Equal2~4_combout  & (((\Datapath0|memReg|Mux48~2_combout )))) # 
// (\Datapath0|Controlunit|Equal2~4_combout  & ((!\Datapath0|memReg|Mux48~0_combout  & (\Datapath0|memReg|Mux48~1_combout )) # (\Datapath0|memReg|Mux48~0_combout  & ((\Datapath0|memReg|Mux48~2_combout ))))) ) ) ) # ( 
// !\Datapath0|Controlunit|WideNor0~0_combout  & ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( (!\Datapath0|memReg|Mux48~0_combout  & (\Datapath0|memReg|Mux48~1_combout )) # (\Datapath0|memReg|Mux48~0_combout  & ((\Datapath0|memReg|Mux48~2_combout ))) 
// ) ) )

	.dataa(!\Datapath0|memReg|Mux48~1_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~4_combout ),
	.datac(!\Datapath0|memReg|Mux48~2_combout ),
	.datad(!\Datapath0|memReg|Mux48~0_combout ),
	.datae(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux48~3 .extended_lut = "off";
defparam \Datapath0|memReg|Mux48~3 .lut_mask = 64'h550F1D0F00000000;
defparam \Datapath0|memReg|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~64 (
// Equation(s):
// \Datapath0|ALUunit|Add0~64_combout  = ( \Datapath0|ALUControlunit|Decoder0~0_combout  & ( !\Datapath0|Controlunit|WideOr3~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~14_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux48~3_combout )))) ) ) # ( !\Datapath0|ALUControlunit|Decoder0~0_combout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout  & ((\Datapath0|memInstr|oMemData[8]~14_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memReg|Mux48~3_combout )) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|memReg|Mux48~3_combout ),
	.datac(!\Datapath0|memInstr|oMemData[8]~14_combout ),
	.datad(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Add0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~64 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~64 .lut_mask = 64'h1B1B1B1B1BE41BE4;
defparam \Datapath0|ALUunit|Add0~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~0_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & (\Datapath0|memInstr|oMemData[31]~0_combout  & 
// (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \Datapath0|Controlunit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~1 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~1_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & \Datapath0|memInstr|oMemData[31]~0_combout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~1 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~1 .lut_mask = 64'h0000000000100010;
defparam \Datapath0|Controlunit|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \Datapath0|Mux4~0 (
// Equation(s):
// \Datapath0|Mux4~0_combout  = ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( \Datapath0|Controlunit|Equal2~0_combout  & ( (\Datapath0|Controlunit|Equal2~1_combout  & (\Datapath0|Controlunit|Equal0~0_combout  & \Datapath0|Controlunit|Equal0~1_combout 
// )) ) ) )

	.dataa(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datab(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datac(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.dataf(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Mux4~0 .extended_lut = "off";
defparam \Datapath0|Mux4~0 .lut_mask = 64'h0000000001010000;
defparam \Datapath0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \Datapath0|memReg|Mux28~1 (
// Equation(s):
// \Datapath0|memReg|Mux28~1_combout  = ( \Datapath0|memInstr|oMemData[31]~0_combout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memReg|Mux28~0_combout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & \Datapath0|memInstr|oMemData[31]~10_combout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\Datapath0|memReg|Mux28~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux28~1 .extended_lut = "off";
defparam \Datapath0|memReg|Mux28~1 .lut_mask = 64'h0000000000010001;
defparam \Datapath0|memReg|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \Datapath0|Mux7~0 (
// Equation(s):
// \Datapath0|Mux7~0_combout  = ( \Datapath0|Controlunit|WideNor0~0_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( \Datapath0|memReg|Mux48~3_combout  ) ) ) # ( 
// !\Datapath0|Controlunit|WideNor0~0_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  ) ) # ( \Datapath0|Controlunit|WideNor0~0_combout  & ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( \Datapath0|memReg|Mux48~3_combout  ) ) )

	.dataa(!\Datapath0|memReg|Mux48~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Mux7~0 .extended_lut = "off";
defparam \Datapath0|Mux7~0 .lut_mask = 64'h00005555FFFF5555;
defparam \Datapath0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~70 (
// Equation(s):
// \Datapath0|ALUunit|Add0~70_combout  = ( \Datapath0|ALUControlunit|Decoder0~0_combout  & ( !\Datapath0|Controlunit|WideOr3~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & 
// ((!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux48~3_combout )))) ) ) # ( !\Datapath0|ALUControlunit|Decoder0~0_combout  & ( 
// (!\Datapath0|Controlunit|WideNor0~0_combout  & ((\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # (\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memReg|Mux48~3_combout )) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|memReg|Mux48~3_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~70 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~70 .lut_mask = 64'h1B1B1B1B1BE41BE4;
defparam \Datapath0|ALUunit|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~69 (
// Equation(s):
// \Datapath0|ALUunit|Add0~69_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|Controlunit|WideOr3~0_combout ) # 
// ((!\Datapath0|ALUControlunit|Decoder0~0_combout )))) # (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux48~3_combout  $ (((!\Datapath0|Controlunit|WideOr3~0_combout ) # (!\Datapath0|ALUControlunit|Decoder0~0_combout ))))) ) ) # ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|Controlunit|WideOr3~0_combout  & (\Datapath0|ALUControlunit|Decoder0~0_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux48~3_combout  $ (((!\Datapath0|Controlunit|WideOr3~0_combout ) # (!\Datapath0|ALUControlunit|Decoder0~0_combout ))))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datad(!\Datapath0|memReg|Mux48~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~69 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~69 .lut_mask = 64'h03560356A9FCA9FC;
defparam \Datapath0|ALUunit|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \Datapath0|Mux4~1 (
// Equation(s):
// \Datapath0|Mux4~1_combout  = ( \Datapath0|memInstr|oMemData[31]~11_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memReg|Mux48~3_combout ) ) ) # ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( 
// (!\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # (\Datapath0|Controlunit|WideNor0~0_combout  & ((\Datapath0|memReg|Mux48~3_combout ))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datad(!\Datapath0|memReg|Mux48~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Mux4~1 .extended_lut = "off";
defparam \Datapath0|Mux4~1 .lut_mask = 64'h0A5F0A5F00550055;
defparam \Datapath0|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~73 (
// Equation(s):
// \Datapath0|ALUunit|Add0~73_cout  = CARRY(( (\Datapath0|ALUControlunit|Decoder0~0_combout  & \Datapath0|Controlunit|WideOr3~0_combout ) ) + ( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( !VCC ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Datapath0|ALUunit|Add0~73_cout ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~73 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~73 .lut_mask = 64'h0000EEE000001111;
defparam \Datapath0|ALUunit|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~67 (
// Equation(s):
// \Datapath0|ALUunit|Add0~67_cout  = CARRY(( GND ) + ( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )))) # 
// (\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( 
// \Datapath0|ALUunit|Add0~73_cout  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~73_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Datapath0|ALUunit|Add0~67_cout ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~67 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~67 .lut_mask = 64'h0000EEE000000000;
defparam \Datapath0|ALUunit|Add0~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~5 (
// Equation(s):
// \Datapath0|ALUunit|Add0~5_sumout  = SUM(( GND ) + ( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))) # 
// (\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( 
// \Datapath0|ALUunit|Add0~67_cout  ))
// \Datapath0|ALUunit|Add0~6  = CARRY(( GND ) + ( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))) # 
// (\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( 
// \Datapath0|ALUunit|Add0~67_cout  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~5_sumout ),
	.cout(\Datapath0|ALUunit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~5 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~5 .lut_mask = 64'h0000EEE000000000;
defparam \Datapath0|ALUunit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~9 (
// Equation(s):
// \Datapath0|ALUunit|Add0~9_sumout  = SUM(( !\Datapath0|Mux4~1_combout  $ (((!\Datapath0|ALUControlunit|Decoder0~0_combout ) # (!\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( (\Datapath0|memReg|Mux28~1_combout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ) ) + ( \Datapath0|ALUunit|Add0~6  ))
// \Datapath0|ALUunit|Add0~10  = CARRY(( !\Datapath0|Mux4~1_combout  $ (((!\Datapath0|ALUControlunit|Decoder0~0_combout ) # (!\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( (\Datapath0|memReg|Mux28~1_combout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ) ) + ( \Datapath0|ALUunit|Add0~6  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|memReg|Mux28~1_combout ),
	.datad(!\Datapath0|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~9_sumout ),
	.cout(\Datapath0|ALUunit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~9 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~9 .lut_mask = 64'h0000FFF0000011EE;
defparam \Datapath0|ALUunit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~13 (
// Equation(s):
// \Datapath0|ALUunit|Add0~13_sumout  = SUM(( \Datapath0|ALUunit|Add0~69_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~10  ))
// \Datapath0|ALUunit|Add0~14  = CARRY(( \Datapath0|ALUunit|Add0~69_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~10  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~69_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~13_sumout ),
	.cout(\Datapath0|ALUunit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~13 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~13 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~17 (
// Equation(s):
// \Datapath0|ALUunit|Add0~17_sumout  = SUM(( \Datapath0|ALUunit|Add0~70_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~14  ))
// \Datapath0|ALUunit|Add0~18  = CARRY(( \Datapath0|ALUunit|Add0~70_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~14  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~70_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~17_sumout ),
	.cout(\Datapath0|ALUunit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~17 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~17 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~21 (
// Equation(s):
// \Datapath0|ALUunit|Add0~21_sumout  = SUM(( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & \Datapath0|memReg|Mux28~1_combout ) ) + ( !\Datapath0|Mux7~0_combout  $ 
// (((!\Datapath0|ALUControlunit|Decoder0~0_combout ) # (!\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~18  ))
// \Datapath0|ALUunit|Add0~22  = CARRY(( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & \Datapath0|memReg|Mux28~1_combout ) ) + ( !\Datapath0|Mux7~0_combout  $ 
// (((!\Datapath0|ALUControlunit|Decoder0~0_combout ) # (!\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~18  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(!\Datapath0|memReg|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Mux7~0_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~21_sumout ),
	.cout(\Datapath0|ALUunit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~21 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~21 .lut_mask = 64'h0000EE110000000F;
defparam \Datapath0|ALUunit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~25 (
// Equation(s):
// \Datapath0|ALUunit|Add0~25_sumout  = SUM(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))) # 
// (\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( GND ) + ( 
// \Datapath0|ALUunit|Add0~22  ))
// \Datapath0|ALUunit|Add0~26  = CARRY(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))) # 
// (\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( GND ) + ( 
// \Datapath0|ALUunit|Add0~22  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Mux4~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~25_sumout ),
	.cout(\Datapath0|ALUunit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~25 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~25 .lut_mask = 64'h0000FFFF0000111F;
defparam \Datapath0|ALUunit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~29 (
// Equation(s):
// \Datapath0|ALUunit|Add0~29_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~26  ))
// \Datapath0|ALUunit|Add0~30  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~26  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~29_sumout ),
	.cout(\Datapath0|ALUunit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~29 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~29 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~33 (
// Equation(s):
// \Datapath0|ALUunit|Add0~33_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~30  ))
// \Datapath0|ALUunit|Add0~34  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~30  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~33_sumout ),
	.cout(\Datapath0|ALUunit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~33 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~33 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~37 (
// Equation(s):
// \Datapath0|ALUunit|Add0~37_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~34  ))
// \Datapath0|ALUunit|Add0~38  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~34  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~37_sumout ),
	.cout(\Datapath0|ALUunit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~37 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~37 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~41 (
// Equation(s):
// \Datapath0|ALUunit|Add0~41_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~38  ))
// \Datapath0|ALUunit|Add0~42  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~38  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~41_sumout ),
	.cout(\Datapath0|ALUunit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~41 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~41 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~45 (
// Equation(s):
// \Datapath0|ALUunit|Add0~45_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~42  ))
// \Datapath0|ALUunit|Add0~46  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~42  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~45_sumout ),
	.cout(\Datapath0|ALUunit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~45 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~45 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~49 (
// Equation(s):
// \Datapath0|ALUunit|Add0~49_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~46  ))
// \Datapath0|ALUunit|Add0~50  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~46  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~49_sumout ),
	.cout(\Datapath0|ALUunit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~49 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~49 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~53 (
// Equation(s):
// \Datapath0|ALUunit|Add0~53_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~50  ))
// \Datapath0|ALUunit|Add0~54  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~50  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~53_sumout ),
	.cout(\Datapath0|ALUunit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~53 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~53 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~1 (
// Equation(s):
// \Datapath0|ALUunit|Add0~1_sumout  = SUM(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~54  ))
// \Datapath0|ALUunit|Add0~2  = CARRY(( \Datapath0|ALUunit|Add0~64_combout  ) + ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & (!\Datapath0|memInstr|oMemData[31]~11_combout  & 
// (\Datapath0|memReg|Mux28~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) + ( \Datapath0|ALUunit|Add0~54  ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~1_sumout ),
	.cout(\Datapath0|ALUunit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~1 .lut_mask = 64'h0000FFFB000000FF;
defparam \Datapath0|ALUunit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~57 (
// Equation(s):
// \Datapath0|ALUunit|Add0~57_sumout  = SUM(( GND ) + ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (((\Datapath0|Controlunit|WideOr3~0_combout  & \Datapath0|ALUControlunit|Decoder0~0_combout )) # (\Datapath0|memInstr|oMemData[8]~14_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|Controlunit|WideOr3~0_combout  & (\Datapath0|ALUControlunit|Decoder0~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~2  ))
// \Datapath0|ALUunit|Add0~58  = CARRY(( GND ) + ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (((\Datapath0|Controlunit|WideOr3~0_combout  & \Datapath0|ALUControlunit|Decoder0~0_combout )) # (\Datapath0|memInstr|oMemData[8]~14_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|Controlunit|WideOr3~0_combout  & (\Datapath0|ALUControlunit|Decoder0~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~2  ))

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~14_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~57_sumout ),
	.cout(\Datapath0|ALUunit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~57 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~57 .lut_mask = 64'h0000FC5400000000;
defparam \Datapath0|ALUunit|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \Datapath0|Controlunit|Equal6~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal6~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// (\Datapath0|memInstr|oMemData[31]~0_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal6~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal6~0 .lut_mask = 64'h0000010000000000;
defparam \Datapath0|Controlunit|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \Datapath0|memReg|Mux28~2 (
// Equation(s):
// \Datapath0|memReg|Mux28~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( \Datapath0|memReg|Mux28~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memReg|Mux28~1_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux28~2 .extended_lut = "off";
defparam \Datapath0|memReg|Mux28~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \Datapath0|memReg|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~1_combout  = ( \Datapath0|ALUControlunit|Decoder0~0_combout  & ( \Datapath0|Controlunit|Equal2~4_combout  & ( (!\Datapath0|Controlunit|Equal6~0_combout  & ((!\Datapath0|memReg|Mux28~2_combout ) # 
// (\Datapath0|Controlunit|WideNor0~0_combout ))) ) ) ) # ( !\Datapath0|ALUControlunit|Decoder0~0_combout  & ( \Datapath0|Controlunit|Equal2~4_combout  & ( (!\Datapath0|Controlunit|Equal6~0_combout  & !\Datapath0|memReg|Mux28~2_combout ) ) ) ) # ( 
// \Datapath0|ALUControlunit|Decoder0~0_combout  & ( !\Datapath0|Controlunit|Equal2~4_combout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|Controlunit|Equal6~0_combout  & ((!\Datapath0|memReg|Mux28~2_combout )))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memReg|Mux48~0_combout  & ((!\Datapath0|memReg|Mux28~2_combout ))) # (\Datapath0|memReg|Mux48~0_combout  & (!\Datapath0|Controlunit|Equal6~0_combout )))) ) ) ) # ( 
// !\Datapath0|ALUControlunit|Decoder0~0_combout  & ( !\Datapath0|Controlunit|Equal2~4_combout  & ( (!\Datapath0|memReg|Mux28~2_combout  & ((!\Datapath0|Controlunit|Equal6~0_combout ) # ((!\Datapath0|memReg|Mux48~0_combout  & 
// \Datapath0|Controlunit|WideNor0~0_combout )))) ) ) )

	.dataa(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datab(!\Datapath0|memReg|Mux48~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~2_combout ),
	.datae(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.dataf(!\Datapath0|Controlunit|Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~1 .lut_mask = 64'hAE00AE02AA00AA0A;
defparam \Datapath0|ALUunit|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[24]~13 (
// Equation(s):
// \Datapath0|memInstr|oMemData[24]~13_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// \Datapath0|memInstr|oMemData[31]~0_combout ) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[24]~13 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[24]~13 .lut_mask = 64'h0000000000000505;
defparam \Datapath0|memInstr|oMemData[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[29]~12 (
// Equation(s):
// \Datapath0|memInstr|oMemData[29]~12_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~0_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & 
// \Datapath0|memInstr|oMemData[31]~6_combout )) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[29]~12 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[29]~12 .lut_mask = 64'h0000000500000005;
defparam \Datapath0|memInstr|oMemData[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \Datapath0|ALUunit|Mux37~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux37~0_combout  = ( \Datapath0|Controlunit|Equal2~4_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[24]~13_combout ) # (\Datapath0|memInstr|oMemData[29]~12_combout ))) ) ) # ( 
// !\Datapath0|Controlunit|Equal2~4_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memReg|Mux48~0_combout  & ((!\Datapath0|memInstr|oMemData[24]~13_combout ) # (\Datapath0|memInstr|oMemData[29]~12_combout )))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|memReg|Mux48~0_combout ),
	.datac(!\Datapath0|memInstr|oMemData[24]~13_combout ),
	.datad(!\Datapath0|memInstr|oMemData[29]~12_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux37~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux37~0 .lut_mask = 64'h1011101150555055;
defparam \Datapath0|ALUunit|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~0_combout  = ( \Datapath0|memReg|Mux48~0_combout  & ( (\Datapath0|Controlunit|Equal6~0_combout  & \Datapath0|memReg|Mux28~2_combout ) ) ) # ( !\Datapath0|memReg|Mux48~0_combout  & ( (\Datapath0|Controlunit|Equal6~0_combout  & 
// (\Datapath0|memReg|Mux28~2_combout  & ((!\Datapath0|Controlunit|WideNor0~0_combout ) # (\Datapath0|Controlunit|Equal2~4_combout )))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~4_combout ),
	.datac(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~2_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memReg|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~0 .lut_mask = 64'h000B000B000F000F;
defparam \Datapath0|ALUunit|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~2 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~2_combout  = ( \Datapath0|Controlunit|WideNor0~0_combout  & ( \Datapath0|memInstr|oMemData[8]~14_combout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & (((!\Datapath0|ALUunit|Mux49~1_combout  & \Datapath0|memReg|Mux48~3_combout )) # 
// (\Datapath0|ALUunit|Mux49~0_combout ))) ) ) ) # ( !\Datapath0|Controlunit|WideNor0~0_combout  & ( \Datapath0|memInstr|oMemData[8]~14_combout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & ((!\Datapath0|ALUunit|Mux49~1_combout ) # 
// (\Datapath0|ALUunit|Mux49~0_combout ))) ) ) ) # ( \Datapath0|Controlunit|WideNor0~0_combout  & ( !\Datapath0|memInstr|oMemData[8]~14_combout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & (((!\Datapath0|ALUunit|Mux49~1_combout  & 
// \Datapath0|memReg|Mux48~3_combout )) # (\Datapath0|ALUunit|Mux49~0_combout ))) ) ) ) # ( !\Datapath0|Controlunit|WideNor0~0_combout  & ( !\Datapath0|memInstr|oMemData[8]~14_combout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & 
// \Datapath0|ALUunit|Mux49~0_combout ) ) ) )

	.dataa(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(!\Datapath0|memReg|Mux48~3_combout ),
	.datad(!\Datapath0|ALUunit|Mux49~0_combout ),
	.datae(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[8]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~2 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~2 .lut_mask = 64'h0033023322330233;
defparam \Datapath0|ALUunit|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~61 (
// Equation(s):
// \Datapath0|ALUunit|Add0~61_sumout  = SUM(( GND ) + ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (((\Datapath0|Controlunit|WideOr3~0_combout  & \Datapath0|ALUControlunit|Decoder0~0_combout )) # (\Datapath0|memInstr|oMemData[8]~14_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|Controlunit|WideOr3~0_combout  & (\Datapath0|ALUControlunit|Decoder0~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~58  ))

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~14_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~61 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~61 .lut_mask = 64'h0000FC5400000000;
defparam \Datapath0|ALUunit|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~2 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~2_combout  = ( \Datapath0|memInstr|oMemData[31]~11_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|Controlunit|Equal2~1_combout  & 
// (\Datapath0|Controlunit|Equal2~0_combout  & (\Datapath0|Controlunit|Equal0~1_combout  & \Datapath0|Controlunit|Equal0~0_combout ))) ) ) ) # ( \Datapath0|memInstr|oMemData[31]~11_combout  & ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|Controlunit|Equal2~1_combout  & (\Datapath0|Controlunit|Equal2~0_combout  & (\Datapath0|Controlunit|Equal0~1_combout  & 
// \Datapath0|Controlunit|Equal0~0_combout ))) ) ) ) # ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|Controlunit|Equal2~1_combout  & 
// (\Datapath0|Controlunit|Equal2~0_combout  & (\Datapath0|Controlunit|Equal0~1_combout  & \Datapath0|Controlunit|Equal0~0_combout ))) ) ) )

	.dataa(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datac(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datad(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datae(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~2 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~2 .lut_mask = 64'h0001000100000001;
defparam \Datapath0|Controlunit|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout  = ( \Datapath0|Controlunit|Equal0~2_combout  & ( \Datapath0|ALUunit|Mux37~0_combout  & ( (!\CLK~combout  & !\Datapath0|ALUunit|Mux49~2_combout ) ) ) ) # ( 
// \Datapath0|Controlunit|Equal0~2_combout  & ( !\Datapath0|ALUunit|Mux37~0_combout  & ( (!\CLK~combout  & (!\Datapath0|ALUunit|Mux49~2_combout  & !\Datapath0|ALUunit|Add0~53_sumout )) ) ) )

	.dataa(!\CLK~combout ),
	.datab(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datac(!\Datapath0|ALUunit|Add0~53_sumout ),
	.datad(gnd),
	.datae(!\Datapath0|Controlunit|Equal0~2_combout ),
	.dataf(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 .lut_mask = 64'h0000808000008888;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0] = ( \Datapath0|ALUunit|Add0~1_sumout  & ( \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout  & ( 
// (!\Datapath0|ALUunit|Add0~57_sumout  & (!\Datapath0|ALUunit|Mux49~2_combout  & (!\Datapath0|ALUunit|Add0~61_sumout  & \Datapath0|ALUunit|Mux37~0_combout ))) ) ) ) # ( !\Datapath0|ALUunit|Add0~1_sumout  & ( 
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout  & ( (!\Datapath0|ALUunit|Add0~57_sumout  & (!\Datapath0|ALUunit|Mux49~2_combout  & !\Datapath0|ALUunit|Add0~61_sumout )) ) ) )

	.dataa(!\Datapath0|ALUunit|Add0~57_sumout ),
	.datab(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datac(!\Datapath0|ALUunit|Add0~61_sumout ),
	.datad(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datae(!\Datapath0|ALUunit|Add0~1_sumout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .lut_mask = 64'h0000000080800080;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout  = ( !\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .lut_mask = 64'h0010000000100000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \Datapath0|ALUunit|Mux48~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux48~0_combout  = ( \Datapath0|ALUunit|Add0~1_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux49~2_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~1_sumout  & ( \Datapath0|ALUunit|Mux49~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datad(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux48~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux48~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \Datapath0|ALUunit|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \Datapath0|ALUunit|Mux61~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux61~0_combout  = ( \Datapath0|ALUunit|Mux37~0_combout  & ( (\Datapath0|Controlunit|Equal6~0_combout  & (\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) 
// ) ) # ( !\Datapath0|ALUunit|Mux37~0_combout  & ( \Datapath0|ALUunit|Add0~5_sumout  ) )

	.dataa(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datab(!\Datapath0|Mux4~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~5_sumout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux61~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux61~0 .lut_mask = 64'h0F0F0F0F00110011;
defparam \Datapath0|ALUunit|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \Datapath0|ALUunit|Mux48~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux48~1_combout  = ( \Datapath0|Controlunit|Equal6~0_combout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout ) # ((\Datapath0|memReg|Mux48~0_combout ) # (\Datapath0|Controlunit|Equal2~4_combout )) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~4_combout ),
	.datac(!\Datapath0|memReg|Mux48~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux48~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux48~1 .lut_mask = 64'h00000000BFBFBFBF;
defparam \Datapath0|ALUunit|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \Datapath0|ALUunit|Mux60~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux60~0_combout  = ( \Datapath0|memReg|Mux28~2_combout  & ( (!\Datapath0|Controlunit|WideOr3~0_combout ) # ((!\Datapath0|ALUControlunit|Decoder0~0_combout  & !\Datapath0|Controlunit|Equal6~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datac(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datad(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memReg|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux60~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux60~0 .lut_mask = 64'h00000000FFC0FFC0;
defparam \Datapath0|ALUunit|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \Datapath0|ALUunit|Mux60~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux60~1_combout  = ( \Datapath0|Mux4~1_combout  & ( \Datapath0|ALUunit|Add0~9_sumout  & ( ((!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux60~0_combout )) # (\Datapath0|ALUunit|Mux48~1_combout ) ) ) ) # ( 
// !\Datapath0|Mux4~1_combout  & ( \Datapath0|ALUunit|Add0~9_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # ((\Datapath0|memReg|Mux28~2_combout  & \Datapath0|ALUunit|Mux48~1_combout )) ) ) ) # ( \Datapath0|Mux4~1_combout  & ( 
// !\Datapath0|ALUunit|Add0~9_sumout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & ((\Datapath0|ALUunit|Mux60~0_combout ) # (\Datapath0|ALUunit|Mux48~1_combout ))) ) ) ) # ( !\Datapath0|Mux4~1_combout  & ( !\Datapath0|ALUunit|Add0~9_sumout  & ( 
// (\Datapath0|memReg|Mux28~2_combout  & (\Datapath0|ALUunit|Mux48~1_combout  & \Datapath0|ALUunit|Mux37~0_combout )) ) ) )

	.dataa(!\Datapath0|memReg|Mux28~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux48~1_combout ),
	.datac(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datad(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datae(!\Datapath0|Mux4~1_combout ),
	.dataf(!\Datapath0|ALUunit|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux60~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux60~1 .lut_mask = 64'h0101030FF1F1F3FF;
defparam \Datapath0|ALUunit|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \Datapath0|Mux5~0 (
// Equation(s):
// \Datapath0|Mux5~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout ) # (\Datapath0|memReg|Mux48~3_combout ) ) ) # ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (\Datapath0|memReg|Mux48~3_combout  & \Datapath0|Controlunit|WideNor0~0_combout ) ) )

	.dataa(!\Datapath0|memReg|Mux48~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Mux5~0 .extended_lut = "off";
defparam \Datapath0|Mux5~0 .lut_mask = 64'h00550055FF55FF55;
defparam \Datapath0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \Datapath0|ALUunit|Mux59~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux59~0_combout  = ( \Datapath0|Mux5~0_combout  & ( \Datapath0|ALUunit|Add0~13_sumout  & ( ((!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux60~0_combout )) # (\Datapath0|ALUunit|Mux48~1_combout ) ) ) ) # ( 
// !\Datapath0|Mux5~0_combout  & ( \Datapath0|ALUunit|Add0~13_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # ((\Datapath0|memReg|Mux28~2_combout  & \Datapath0|ALUunit|Mux48~1_combout )) ) ) ) # ( \Datapath0|Mux5~0_combout  & ( 
// !\Datapath0|ALUunit|Add0~13_sumout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & ((\Datapath0|ALUunit|Mux60~0_combout ) # (\Datapath0|ALUunit|Mux48~1_combout ))) ) ) ) # ( !\Datapath0|Mux5~0_combout  & ( !\Datapath0|ALUunit|Add0~13_sumout  & ( 
// (\Datapath0|memReg|Mux28~2_combout  & (\Datapath0|ALUunit|Mux48~1_combout  & \Datapath0|ALUunit|Mux37~0_combout )) ) ) )

	.dataa(!\Datapath0|memReg|Mux28~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux48~1_combout ),
	.datac(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datad(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datae(!\Datapath0|Mux5~0_combout ),
	.dataf(!\Datapath0|ALUunit|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux59~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux59~0 .lut_mask = 64'h0011003FFF11FF3F;
defparam \Datapath0|ALUunit|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \Datapath0|Mux6~0 (
// Equation(s):
// \Datapath0|Mux6~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout ) # (\Datapath0|memReg|Mux48~3_combout ) ) ) # ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memReg|Mux48~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux48~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Mux6~0 .extended_lut = "off";
defparam \Datapath0|Mux6~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Datapath0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \Datapath0|ALUunit|Mux58~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux58~0_combout  = ( \Datapath0|Mux6~0_combout  & ( \Datapath0|ALUunit|Add0~17_sumout  & ( ((!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux48~1_combout )) # (\Datapath0|ALUunit|Mux60~0_combout ) ) ) ) # ( 
// !\Datapath0|Mux6~0_combout  & ( \Datapath0|ALUunit|Add0~17_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # ((\Datapath0|memReg|Mux28~2_combout  & \Datapath0|ALUunit|Mux48~1_combout )) ) ) ) # ( \Datapath0|Mux6~0_combout  & ( 
// !\Datapath0|ALUunit|Add0~17_sumout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & ((\Datapath0|ALUunit|Mux48~1_combout ) # (\Datapath0|ALUunit|Mux60~0_combout ))) ) ) ) # ( !\Datapath0|Mux6~0_combout  & ( !\Datapath0|ALUunit|Add0~17_sumout  & ( 
// (\Datapath0|ALUunit|Mux37~0_combout  & (\Datapath0|memReg|Mux28~2_combout  & \Datapath0|ALUunit|Mux48~1_combout )) ) ) )

	.dataa(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(!\Datapath0|memReg|Mux28~2_combout ),
	.datad(!\Datapath0|ALUunit|Mux48~1_combout ),
	.datae(!\Datapath0|Mux6~0_combout ),
	.dataf(!\Datapath0|ALUunit|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux58~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux58~0 .lut_mask = 64'h00031133CCCFDDFF;
defparam \Datapath0|ALUunit|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \Datapath0|ALUunit|Mux57~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux57~0_combout  = ( \Datapath0|Mux7~0_combout  & ( \Datapath0|ALUunit|Add0~21_sumout  & ( ((!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux48~1_combout )) # (\Datapath0|ALUunit|Mux60~0_combout ) ) ) ) # ( 
// !\Datapath0|Mux7~0_combout  & ( \Datapath0|ALUunit|Add0~21_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # ((\Datapath0|ALUunit|Mux48~1_combout  & \Datapath0|memReg|Mux28~2_combout )) ) ) ) # ( \Datapath0|Mux7~0_combout  & ( 
// !\Datapath0|ALUunit|Add0~21_sumout  & ( (\Datapath0|ALUunit|Mux37~0_combout  & ((\Datapath0|ALUunit|Mux48~1_combout ) # (\Datapath0|ALUunit|Mux60~0_combout ))) ) ) ) # ( !\Datapath0|Mux7~0_combout  & ( !\Datapath0|ALUunit|Add0~21_sumout  & ( 
// (\Datapath0|ALUunit|Mux37~0_combout  & (\Datapath0|ALUunit|Mux48~1_combout  & \Datapath0|memReg|Mux28~2_combout )) ) ) )

	.dataa(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(!\Datapath0|ALUunit|Mux48~1_combout ),
	.datad(!\Datapath0|memReg|Mux28~2_combout ),
	.datae(!\Datapath0|Mux7~0_combout ),
	.dataf(!\Datapath0|ALUunit|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux57~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux57~0 .lut_mask = 64'h00031313CCCFDFDF;
defparam \Datapath0|ALUunit|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \Datapath0|ALUunit|Mux56~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux56~0_combout  = ( \Datapath0|ALUunit|Mux37~0_combout  & ( (\Datapath0|Controlunit|Equal6~0_combout  & (\Datapath0|Mux4~0_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) 
// ) ) # ( !\Datapath0|ALUunit|Mux37~0_combout  & ( \Datapath0|ALUunit|Add0~25_sumout  ) )

	.dataa(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datab(!\Datapath0|Mux4~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~25_sumout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux56~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux56~0 .lut_mask = 64'h0F0F0F0F00110011;
defparam \Datapath0|ALUunit|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N9
cyclonev_lcell_comb \Datapath0|ALUunit|Mux55~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux55~0_combout  = ( \Datapath0|ALUunit|Add0~29_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux49~2_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~29_sumout  & ( \Datapath0|ALUunit|Mux49~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datad(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux55~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux55~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \Datapath0|ALUunit|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \Datapath0|ALUunit|Mux54~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux54~0_combout  = ((!\Datapath0|ALUunit|Mux37~0_combout  & \Datapath0|ALUunit|Add0~33_sumout )) # (\Datapath0|ALUunit|Mux49~2_combout )

	.dataa(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux54~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux54~0 .lut_mask = 64'h5D5D5D5D5D5D5D5D;
defparam \Datapath0|ALUunit|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \Datapath0|ALUunit|Mux53~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux53~0_combout  = ( \Datapath0|ALUunit|Add0~37_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux49~2_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~37_sumout  & ( \Datapath0|ALUunit|Mux49~2_combout  ) )

	.dataa(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux53~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux53~0 .lut_mask = 64'h55555555DDDDDDDD;
defparam \Datapath0|ALUunit|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \Datapath0|ALUunit|Mux52~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux52~0_combout  = ((!\Datapath0|ALUunit|Mux37~0_combout  & \Datapath0|ALUunit|Add0~41_sumout )) # (\Datapath0|ALUunit|Mux49~2_combout )

	.dataa(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(gnd),
	.datad(!\Datapath0|ALUunit|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux52~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux52~0 .lut_mask = 64'h55DD55DD55DD55DD;
defparam \Datapath0|ALUunit|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \Datapath0|ALUunit|Mux51~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux51~0_combout  = ( \Datapath0|ALUunit|Add0~45_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux49~2_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~45_sumout  & ( \Datapath0|ALUunit|Mux49~2_combout  ) )

	.dataa(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux51~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux51~0 .lut_mask = 64'h55555555DDDDDDDD;
defparam \Datapath0|ALUunit|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \Datapath0|ALUunit|Mux50~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux50~0_combout  = ( \Datapath0|ALUunit|Add0~49_sumout  & ( (!\Datapath0|ALUunit|Mux37~0_combout ) # (\Datapath0|ALUunit|Mux49~2_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~49_sumout  & ( \Datapath0|ALUunit|Mux49~2_combout  ) )

	.dataa(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux50~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux50~0 .lut_mask = 64'h55555555DDDDDDDD;
defparam \Datapath0|ALUunit|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N57
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~3 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~3_combout  = ((!\Datapath0|ALUunit|Mux37~0_combout  & \Datapath0|ALUunit|Add0~53_sumout )) # (\Datapath0|ALUunit|Mux49~2_combout )

	.dataa(!\Datapath0|ALUunit|Mux49~2_combout ),
	.datab(!\Datapath0|ALUunit|Mux37~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~3 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~3 .lut_mask = 64'h5D5D5D5D5D5D5D5D;
defparam \Datapath0|ALUunit|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .lut_mask = 64'h0000010100000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X7_Y2_N32
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h00005555FFFF5555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y17_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y26_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .lut_mask = 64'h3F3F3F3F3F3F7F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .lut_mask = 64'h0000AAA85557FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N38
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .lut_mask = 64'h4747474747474747;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N8
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .lut_mask = 64'h555500005555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .lut_mask = 64'h0055FF550155FD55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N2
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .lut_mask = 64'h0F000E000FFF1FFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N38
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .lut_mask = 64'h3355335533553555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .lut_mask = 64'h303030203F3F3F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N5
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .lut_mask = 64'h333333330F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .lut_mask = 64'h0000AAA85557FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N32
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .lut_mask = 64'h05AF05AF05AF078F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .lut_mask = 64'h00003333FFFF3333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .lut_mask = 64'h0000AAA85557FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .lut_mask = 64'h03030313F3F3F3B3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .lut_mask = 64'h555455570000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .lut_mask = 64'h0F0F0F1D55555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .lut_mask = 64'h0000FFFF33333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .lut_mask = 64'h222222207777777F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N2
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .lut_mask = 64'h11111115DDDDDDD5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .lut_mask = 64'h555555550F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .lut_mask = 64'h0000AAA85557FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N32
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h0033FF330133FB33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h4444444477777777;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N8
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N47
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h0C0C0C083F3F3F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N38
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h5500540055FF57FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h05AF05AF05AF078F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N47
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h505050405F5F5F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h000F001FF0FFE0FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N5
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h11111115DDDDDDD5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h0F0F0F1B33333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h00003333FFFF3333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0000AAA85557FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N47
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h00550057AAFFA8FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h05050515F5F5F5D5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h1111BBBB1111BBBB;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h555555550000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h555555550F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h00003333FFFF3333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N38
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N2
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux48~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h333333330F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~3_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~0_combout ,\Datapath0|ALUunit|Mux58~0_combout ,\Datapath0|ALUunit|Mux59~0_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h0505F5F50515F5D5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hF000F000A000A000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h111B111B11111111;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h1111111111111111;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h5050501050505060;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h5466000055660000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000000004040;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00E000E0E000E000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h5500550056005600;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N23
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8C008C000C100C10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'hA507A50734F434F4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000000000E0E0E0E;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h111B111B11BB11BB;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N43
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0E0E0E0E00EE00EE;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h5550555033303330;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N31
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h00100010FF08FF08;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h000E000EEE0EEE0E;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h15150F0FD5150F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h000F555511111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h4000C000C000C000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000555500005555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h111111111F1F1F1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hF5F55F5FF5F55F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h55FF55FFFF55FF55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h5AFF5AFF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h2DFF0FFF2DFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0000404000004040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000000808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h000000006E046E04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'hADD0ADD0C000C000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'hC0C02424C0C08C8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h1384138484448444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h3333000033330000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h0F0F0F0F33333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hDC00DC00DD00D800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFFFFFF13133333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000008000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 (
// Equation(s):
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q )) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .lut_mask = 64'h0000000C00000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~0_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & \Datapath0|memInstr|oMemData[31]~0_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~0 .lut_mask = 64'h0001000000000000;
defparam \Datapath0|Controlunit|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \Datapath0|PC[49]~0 (
// Equation(s):
// \Datapath0|PC[49]~0_combout  = ( \Datapath0|Controlunit|Equal2~3_combout  & ( (!\KEY[0]~input_o ) # ((\Datapath0|Controlunit|Equal2~0_combout  & (\Datapath0|Controlunit|Equal2~2_combout  & \Datapath0|Controlunit|Equal2~1_combout ))) ) ) # ( 
// !\Datapath0|Controlunit|Equal2~3_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~2_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[49]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[49]~0 .extended_lut = "off";
defparam \Datapath0|PC[49]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \Datapath0|PC[49]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N53
dffeas \Datapath0|PC[2] (
	.clk(\CLK~combout ),
	.d(gnd),
	.asdata(\Datapath0|Add0~217_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[2] .is_wysiwyg = "true";
defparam \Datapath0|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \Datapath0|Add0~221 (
// Equation(s):
// \Datapath0|Add0~221_sumout  = SUM(( \Datapath0|PC [3] ) + ( GND ) + ( \Datapath0|Add0~218  ))
// \Datapath0|Add0~222  = CARRY(( \Datapath0|PC [3] ) + ( GND ) + ( \Datapath0|Add0~218  ))

	.dataa(!\Datapath0|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~221_sumout ),
	.cout(\Datapath0|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~221 .extended_lut = "off";
defparam \Datapath0|Add0~221 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N35
dffeas \Datapath0|PC[3] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~221_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[3] .is_wysiwyg = "true";
defparam \Datapath0|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \Datapath0|Add0~225 (
// Equation(s):
// \Datapath0|Add0~225_sumout  = SUM(( \Datapath0|PC [4] ) + ( GND ) + ( \Datapath0|Add0~222  ))
// \Datapath0|Add0~226  = CARRY(( \Datapath0|PC [4] ) + ( GND ) + ( \Datapath0|Add0~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~225_sumout ),
	.cout(\Datapath0|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~225 .extended_lut = "off";
defparam \Datapath0|Add0~225 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \Datapath0|PC[4] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~225_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[4] .is_wysiwyg = "true";
defparam \Datapath0|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \Datapath0|Add0~229 (
// Equation(s):
// \Datapath0|Add0~229_sumout  = SUM(( \Datapath0|PC [5] ) + ( GND ) + ( \Datapath0|Add0~226  ))
// \Datapath0|Add0~230  = CARRY(( \Datapath0|PC [5] ) + ( GND ) + ( \Datapath0|Add0~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~229_sumout ),
	.cout(\Datapath0|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~229 .extended_lut = "off";
defparam \Datapath0|Add0~229 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N41
dffeas \Datapath0|PC[5] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~229_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[5] .is_wysiwyg = "true";
defparam \Datapath0|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \Datapath0|Add0~233 (
// Equation(s):
// \Datapath0|Add0~233_sumout  = SUM(( \Datapath0|PC [6] ) + ( GND ) + ( \Datapath0|Add0~230  ))
// \Datapath0|Add0~234  = CARRY(( \Datapath0|PC [6] ) + ( GND ) + ( \Datapath0|Add0~230  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~233_sumout ),
	.cout(\Datapath0|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~233 .extended_lut = "off";
defparam \Datapath0|Add0~233 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \Datapath0|PC[6] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~233_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[6] .is_wysiwyg = "true";
defparam \Datapath0|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \Datapath0|Add0~237 (
// Equation(s):
// \Datapath0|Add0~237_sumout  = SUM(( \Datapath0|PC [7] ) + ( GND ) + ( \Datapath0|Add0~234  ))
// \Datapath0|Add0~238  = CARRY(( \Datapath0|PC [7] ) + ( GND ) + ( \Datapath0|Add0~234  ))

	.dataa(!\Datapath0|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~237_sumout ),
	.cout(\Datapath0|Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~237 .extended_lut = "off";
defparam \Datapath0|Add0~237 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N59
dffeas \Datapath0|PC[7] (
	.clk(\CLK~combout ),
	.d(gnd),
	.asdata(\Datapath0|Add0~237_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[7] .is_wysiwyg = "true";
defparam \Datapath0|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \Datapath0|Add0~241 (
// Equation(s):
// \Datapath0|Add0~241_sumout  = SUM(( \Datapath0|PC [8] ) + ( GND ) + ( \Datapath0|Add0~238  ))
// \Datapath0|Add0~242  = CARRY(( \Datapath0|PC [8] ) + ( GND ) + ( \Datapath0|Add0~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~241_sumout ),
	.cout(\Datapath0|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~241 .extended_lut = "off";
defparam \Datapath0|Add0~241 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N50
dffeas \Datapath0|PC[8] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~241_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[8] .is_wysiwyg = "true";
defparam \Datapath0|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \Datapath0|Add0~245 (
// Equation(s):
// \Datapath0|Add0~245_sumout  = SUM(( \Datapath0|PC [9] ) + ( GND ) + ( \Datapath0|Add0~242  ))
// \Datapath0|Add0~246  = CARRY(( \Datapath0|PC [9] ) + ( GND ) + ( \Datapath0|Add0~242  ))

	.dataa(!\Datapath0|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~245_sumout ),
	.cout(\Datapath0|Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~245 .extended_lut = "off";
defparam \Datapath0|Add0~245 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N53
dffeas \Datapath0|PC[9] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~245_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[9] .is_wysiwyg = "true";
defparam \Datapath0|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \Datapath0|Add0~213 (
// Equation(s):
// \Datapath0|Add0~213_sumout  = SUM(( \Datapath0|PC [10] ) + ( GND ) + ( \Datapath0|Add0~246  ))
// \Datapath0|Add0~214  = CARRY(( \Datapath0|PC [10] ) + ( GND ) + ( \Datapath0|Add0~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~213_sumout ),
	.cout(\Datapath0|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~213 .extended_lut = "off";
defparam \Datapath0|Add0~213 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N56
dffeas \Datapath0|PC[10] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~213_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[10] .is_wysiwyg = "true";
defparam \Datapath0|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \Datapath0|Add0~137 (
// Equation(s):
// \Datapath0|Add0~137_sumout  = SUM(( \Datapath0|PC [11] ) + ( GND ) + ( \Datapath0|Add0~214  ))
// \Datapath0|Add0~138  = CARRY(( \Datapath0|PC [11] ) + ( GND ) + ( \Datapath0|Add0~214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~137_sumout ),
	.cout(\Datapath0|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~137 .extended_lut = "off";
defparam \Datapath0|Add0~137 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N59
dffeas \Datapath0|PC[11] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~137_sumout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[11] .is_wysiwyg = "true";
defparam \Datapath0|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \Datapath0|Add0~133 (
// Equation(s):
// \Datapath0|Add0~133_sumout  = SUM(( \Datapath0|PC [12] ) + ( GND ) + ( \Datapath0|Add0~138  ))
// \Datapath0|Add0~134  = CARRY(( \Datapath0|PC [12] ) + ( GND ) + ( \Datapath0|Add0~138  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~133_sumout ),
	.cout(\Datapath0|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~133 .extended_lut = "off";
defparam \Datapath0|Add0~133 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \Datapath0|PC[12]~feeder (
// Equation(s):
// \Datapath0|PC[12]~feeder_combout  = ( \Datapath0|Add0~133_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[12]~feeder .extended_lut = "off";
defparam \Datapath0|PC[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \Datapath0|PC[12] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[12]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[12] .is_wysiwyg = "true";
defparam \Datapath0|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \Datapath0|Add0~125 (
// Equation(s):
// \Datapath0|Add0~125_sumout  = SUM(( \Datapath0|PC [13] ) + ( GND ) + ( \Datapath0|Add0~134  ))
// \Datapath0|Add0~126  = CARRY(( \Datapath0|PC [13] ) + ( GND ) + ( \Datapath0|Add0~134  ))

	.dataa(!\Datapath0|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~125_sumout ),
	.cout(\Datapath0|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~125 .extended_lut = "off";
defparam \Datapath0|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \Datapath0|PC[13]~feeder (
// Equation(s):
// \Datapath0|PC[13]~feeder_combout  = ( \Datapath0|Add0~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[13]~feeder .extended_lut = "off";
defparam \Datapath0|PC[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N8
dffeas \Datapath0|PC[13] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[13]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[13] .is_wysiwyg = "true";
defparam \Datapath0|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \Datapath0|Add0~121 (
// Equation(s):
// \Datapath0|Add0~121_sumout  = SUM(( \Datapath0|PC [14] ) + ( GND ) + ( \Datapath0|Add0~126  ))
// \Datapath0|Add0~122  = CARRY(( \Datapath0|PC [14] ) + ( GND ) + ( \Datapath0|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~121_sumout ),
	.cout(\Datapath0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~121 .extended_lut = "off";
defparam \Datapath0|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \Datapath0|PC[14]~feeder (
// Equation(s):
// \Datapath0|PC[14]~feeder_combout  = ( \Datapath0|Add0~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[14]~feeder .extended_lut = "off";
defparam \Datapath0|PC[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \Datapath0|PC[14] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[14]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[14] .is_wysiwyg = "true";
defparam \Datapath0|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \Datapath0|Add0~129 (
// Equation(s):
// \Datapath0|Add0~129_sumout  = SUM(( \Datapath0|PC [15] ) + ( GND ) + ( \Datapath0|Add0~122  ))
// \Datapath0|Add0~130  = CARRY(( \Datapath0|PC [15] ) + ( GND ) + ( \Datapath0|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~129_sumout ),
	.cout(\Datapath0|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~129 .extended_lut = "off";
defparam \Datapath0|Add0~129 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \Datapath0|PC[15]~feeder (
// Equation(s):
// \Datapath0|PC[15]~feeder_combout  = ( \Datapath0|Add0~129_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[15]~feeder .extended_lut = "off";
defparam \Datapath0|PC[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N5
dffeas \Datapath0|PC[15] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[15]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux48~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[15] .is_wysiwyg = "true";
defparam \Datapath0|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \Datapath0|Add0~97 (
// Equation(s):
// \Datapath0|Add0~97_sumout  = SUM(( \Datapath0|PC [16] ) + ( GND ) + ( \Datapath0|Add0~130  ))
// \Datapath0|Add0~98  = CARRY(( \Datapath0|PC [16] ) + ( GND ) + ( \Datapath0|Add0~130  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~97_sumout ),
	.cout(\Datapath0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~97 .extended_lut = "off";
defparam \Datapath0|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \Datapath0|PC[16] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[16] .is_wysiwyg = "true";
defparam \Datapath0|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \Datapath0|Add0~93 (
// Equation(s):
// \Datapath0|Add0~93_sumout  = SUM(( \Datapath0|PC [17] ) + ( GND ) + ( \Datapath0|Add0~98  ))
// \Datapath0|Add0~94  = CARRY(( \Datapath0|PC [17] ) + ( GND ) + ( \Datapath0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~93_sumout ),
	.cout(\Datapath0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~93 .extended_lut = "off";
defparam \Datapath0|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N17
dffeas \Datapath0|PC[17] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[17] .is_wysiwyg = "true";
defparam \Datapath0|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Datapath0|Add0~89 (
// Equation(s):
// \Datapath0|Add0~89_sumout  = SUM(( \Datapath0|PC [18] ) + ( GND ) + ( \Datapath0|Add0~94  ))
// \Datapath0|Add0~90  = CARRY(( \Datapath0|PC [18] ) + ( GND ) + ( \Datapath0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~89_sumout ),
	.cout(\Datapath0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~89 .extended_lut = "off";
defparam \Datapath0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N20
dffeas \Datapath0|PC[18] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[18] .is_wysiwyg = "true";
defparam \Datapath0|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \Datapath0|Add0~85 (
// Equation(s):
// \Datapath0|Add0~85_sumout  = SUM(( \Datapath0|PC [19] ) + ( GND ) + ( \Datapath0|Add0~90  ))
// \Datapath0|Add0~86  = CARRY(( \Datapath0|PC [19] ) + ( GND ) + ( \Datapath0|Add0~90  ))

	.dataa(!\Datapath0|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~85_sumout ),
	.cout(\Datapath0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~85 .extended_lut = "off";
defparam \Datapath0|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N23
dffeas \Datapath0|PC[19] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[19] .is_wysiwyg = "true";
defparam \Datapath0|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \Datapath0|Add0~77 (
// Equation(s):
// \Datapath0|Add0~77_sumout  = SUM(( \Datapath0|PC [20] ) + ( GND ) + ( \Datapath0|Add0~86  ))
// \Datapath0|Add0~78  = CARRY(( \Datapath0|PC [20] ) + ( GND ) + ( \Datapath0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~77_sumout ),
	.cout(\Datapath0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~77 .extended_lut = "off";
defparam \Datapath0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N26
dffeas \Datapath0|PC[20] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[20] .is_wysiwyg = "true";
defparam \Datapath0|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N27
cyclonev_lcell_comb \Datapath0|Add0~25 (
// Equation(s):
// \Datapath0|Add0~25_sumout  = SUM(( \Datapath0|PC [21] ) + ( GND ) + ( \Datapath0|Add0~78  ))
// \Datapath0|Add0~26  = CARRY(( \Datapath0|PC [21] ) + ( GND ) + ( \Datapath0|Add0~78  ))

	.dataa(!\Datapath0|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~25_sumout ),
	.cout(\Datapath0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~25 .extended_lut = "off";
defparam \Datapath0|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N29
dffeas \Datapath0|PC[21] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[21] .is_wysiwyg = "true";
defparam \Datapath0|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \Datapath0|Add0~5 (
// Equation(s):
// \Datapath0|Add0~5_sumout  = SUM(( \Datapath0|PC [22] ) + ( GND ) + ( \Datapath0|Add0~26  ))
// \Datapath0|Add0~6  = CARRY(( \Datapath0|PC [22] ) + ( GND ) + ( \Datapath0|Add0~26  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~5_sumout ),
	.cout(\Datapath0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~5 .extended_lut = "off";
defparam \Datapath0|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \Datapath0|PC[22] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[22] .is_wysiwyg = "true";
defparam \Datapath0|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \Datapath0|Add0~117 (
// Equation(s):
// \Datapath0|Add0~117_sumout  = SUM(( \Datapath0|PC [23] ) + ( GND ) + ( \Datapath0|Add0~6  ))
// \Datapath0|Add0~118  = CARRY(( \Datapath0|PC [23] ) + ( GND ) + ( \Datapath0|Add0~6  ))

	.dataa(!\Datapath0|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~117_sumout ),
	.cout(\Datapath0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~117 .extended_lut = "off";
defparam \Datapath0|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N35
dffeas \Datapath0|PC[23] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[23] .is_wysiwyg = "true";
defparam \Datapath0|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \Datapath0|Add0~113 (
// Equation(s):
// \Datapath0|Add0~113_sumout  = SUM(( \Datapath0|PC [24] ) + ( GND ) + ( \Datapath0|Add0~118  ))
// \Datapath0|Add0~114  = CARRY(( \Datapath0|PC [24] ) + ( GND ) + ( \Datapath0|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~113_sumout ),
	.cout(\Datapath0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~113 .extended_lut = "off";
defparam \Datapath0|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N38
dffeas \Datapath0|PC[24] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[24] .is_wysiwyg = "true";
defparam \Datapath0|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \Datapath0|Add0~109 (
// Equation(s):
// \Datapath0|Add0~109_sumout  = SUM(( \Datapath0|PC [25] ) + ( GND ) + ( \Datapath0|Add0~114  ))
// \Datapath0|Add0~110  = CARRY(( \Datapath0|PC [25] ) + ( GND ) + ( \Datapath0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~109_sumout ),
	.cout(\Datapath0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~109 .extended_lut = "off";
defparam \Datapath0|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \Datapath0|PC[25] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[25] .is_wysiwyg = "true";
defparam \Datapath0|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \Datapath0|Add0~105 (
// Equation(s):
// \Datapath0|Add0~105_sumout  = SUM(( \Datapath0|PC [26] ) + ( GND ) + ( \Datapath0|Add0~110  ))
// \Datapath0|Add0~106  = CARRY(( \Datapath0|PC [26] ) + ( GND ) + ( \Datapath0|Add0~110  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~105_sumout ),
	.cout(\Datapath0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~105 .extended_lut = "off";
defparam \Datapath0|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N44
dffeas \Datapath0|PC[26] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[26] .is_wysiwyg = "true";
defparam \Datapath0|PC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N47
dffeas \Datapath0|PC[27] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~149_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[49]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[27] .is_wysiwyg = "true";
defparam \Datapath0|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~9 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~9_combout  = ( !\Datapath0|PC [34] & ( (!\Datapath0|PC [35] & (!\Datapath0|PC [36] & (!\Datapath0|PC [37] & !\Datapath0|PC [38]))) ) )

	.dataa(!\Datapath0|PC [35]),
	.datab(!\Datapath0|PC [36]),
	.datac(!\Datapath0|PC [37]),
	.datad(!\Datapath0|PC [38]),
	.datae(gnd),
	.dataf(!\Datapath0|PC [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~9 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~9 .lut_mask = 64'h8000800000000000;
defparam \Datapath0|memInstr|oMemData[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~7 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~7_combout  = ( !\Datapath0|PC [28] & ( (!\Datapath0|PC [32] & (!\Datapath0|PC [31] & (!\Datapath0|PC [29] & !\Datapath0|PC [30]))) ) )

	.dataa(!\Datapath0|PC [32]),
	.datab(!\Datapath0|PC [31]),
	.datac(!\Datapath0|PC [29]),
	.datad(!\Datapath0|PC [30]),
	.datae(gnd),
	.dataf(!\Datapath0|PC [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~7 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~7 .lut_mask = 64'h8000800000000000;
defparam \Datapath0|memInstr|oMemData[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~8 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~8_combout  = ( !\Datapath0|PC [41] & ( !\Datapath0|PC [43] & ( (!\Datapath0|PC [42] & (!\Datapath0|PC [44] & !\Datapath0|PC [40])) ) ) )

	.dataa(!\Datapath0|PC [42]),
	.datab(!\Datapath0|PC [44]),
	.datac(!\Datapath0|PC [40]),
	.datad(gnd),
	.datae(!\Datapath0|PC [41]),
	.dataf(!\Datapath0|PC [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~8 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~8 .lut_mask = 64'h8080000000000000;
defparam \Datapath0|memInstr|oMemData[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~10 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~10_combout  = ( !\Datapath0|PC [33] & ( \Datapath0|memInstr|oMemData[31]~8_combout  & ( (!\Datapath0|PC [27] & (\Datapath0|memInstr|oMemData[31]~9_combout  & (!\Datapath0|PC [39] & 
// \Datapath0|memInstr|oMemData[31]~7_combout ))) ) ) )

	.dataa(!\Datapath0|PC [27]),
	.datab(!\Datapath0|memInstr|oMemData[31]~9_combout ),
	.datac(!\Datapath0|PC [39]),
	.datad(!\Datapath0|memInstr|oMemData[31]~7_combout ),
	.datae(!\Datapath0|PC [33]),
	.dataf(!\Datapath0|memInstr|oMemData[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~10 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~10 .lut_mask = 64'h0000000000200000;
defparam \Datapath0|memInstr|oMemData[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~1 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~1_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & (\Datapath0|memInstr|oMemData[31]~0_combout  & \Datapath0|memInstr|oMemData[31]~6_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~1 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~1 .lut_mask = 64'h0000000000010000;
defparam \Datapath0|Controlunit|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \Datapath0|Controlunit|WideNor0~0 (
// Equation(s):
// \Datapath0|Controlunit|WideNor0~0_combout  = ( \Datapath0|Controlunit|Equal2~0_combout  & ( (!\Datapath0|Controlunit|Equal2~1_combout ) # ((!\Datapath0|Controlunit|Equal0~0_combout ) # (!\Datapath0|Controlunit|Equal0~1_combout )) ) ) # ( 
// !\Datapath0|Controlunit|Equal2~0_combout  )

	.dataa(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datab(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datac(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideNor0~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideNor0~0 .lut_mask = 64'hFFFFFFFFFEFEFEFE;
defparam \Datapath0|Controlunit|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \Datapath0|Controlunit|WideOr1 (
// Equation(s):
// \Datapath0|Controlunit|WideOr1~combout  = ( \Datapath0|Controlunit|Equal2~4_combout  & ( \Datapath0|memReg|Mux48~0_combout  ) ) # ( !\Datapath0|Controlunit|Equal2~4_combout  & ( \Datapath0|memReg|Mux48~0_combout  ) ) # ( 
// \Datapath0|Controlunit|Equal2~4_combout  & ( !\Datapath0|memReg|Mux48~0_combout  ) ) # ( !\Datapath0|Controlunit|Equal2~4_combout  & ( !\Datapath0|memReg|Mux48~0_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|Controlunit|Equal2~4_combout ),
	.dataf(!\Datapath0|memReg|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideOr1 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideOr1 .lut_mask = 64'h5555FFFFFFFFFFFF;
defparam \Datapath0|Controlunit|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \Datapath0|Controlunit|Equal1~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal1~0_combout  = ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|Controlunit|Equal2~1_combout  & 
// (\Datapath0|Controlunit|Equal2~0_combout  & (\Datapath0|Controlunit|Equal0~1_combout  & \Datapath0|Controlunit|Equal0~0_combout ))) ) ) )

	.dataa(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datac(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datad(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datae(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal1~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal1~0 .lut_mask = 64'h0000000000010000;
defparam \Datapath0|Controlunit|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \Datapath0|Controlunit|WideOr2 (
// Equation(s):
// \Datapath0|Controlunit|WideOr2~combout  = ( \Datapath0|memReg|Mux48~0_combout  & ( (\Datapath0|Controlunit|Equal2~4_combout ) # (\Datapath0|Controlunit|Equal0~2_combout ) ) ) # ( !\Datapath0|memReg|Mux48~0_combout  & ( 
// ((\Datapath0|Controlunit|Equal2~4_combout ) # (\Datapath0|Controlunit|Equal0~2_combout )) # (\Datapath0|Controlunit|WideNor0~0_combout ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\Datapath0|Controlunit|Equal0~2_combout ),
	.datad(!\Datapath0|Controlunit|Equal2~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memReg|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideOr2 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideOr2 .lut_mask = 64'h5FFF5FFF0FFF0FFF;
defparam \Datapath0|Controlunit|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
