{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_share.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "adder",
            "rtl_path": "benchmarks/verilog/EPFL/adder",
            "top_module": "top"
        },
        {
            "name": "arbiter",
            "rtl_path": "benchmarks/verilog/EPFL/arbiter",
            "top_module": "top"
        },
        {
            "name": "bar",
            "rtl_path": "benchmarks/verilog/EPFL/bar",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "benchmarks/verilog/EPFL/i2c",
            "top_module": "i2c"
        },
        {
            "name": "log2",
            "rtl_path": "benchmarks/verilog/EPFL/log2",
            "top_module": "top"
        },
        {
            "name": "max",
            "rtl_path": "benchmarks/verilog/EPFL/max",
            "top_module": "top"
        },
        {
            "name": "mem_ctrl",
            "rtl_path": "benchmarks/verilog/EPFL/mem_ctrl",
            "top_module": "top"
        },
        {
            "name": "multiplier",
            "rtl_path": "benchmarks/verilog/EPFL/multiplier",
            "top_module": "top"
        }
    ]
}
