Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,64
design__inferred_latch__count,0
design__instance__count,2500
design__instance__area,36828.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0009757778025232255
power__switching__total,0.0002238439192296937
power__leakage__total,0.0000018422398397888173
power__total,0.0012014639796689153
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.4598370980812126
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.959837125836789
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11144913085632947
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.711387635601255
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111449
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.661915
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.4551030792147481
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.9551030237035953
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6151677119601776
timing__setup__ws__corner:nom_slow_1p08V_125C,9.242221471958153
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.615168
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.734372
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.8184961828866
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.3184962383977528
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3017030044523275
timing__setup__ws__corner:nom_typ_1p20V_25C,10.167042606697153
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301703
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.590830
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,1.4551030792147481
clock__skew__worst_setup,0.959837125836789
timing__hold__ws,0.11144913085632947
timing__setup__ws,9.242221471958153
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111449
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.734372
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2500
design__instance__area__stdcell,36828.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.612696
design__instance__utilization__stdcell,0.612696
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,15
design__instance__area__class:buffer,130.637
design__instance__count__class:inverter,106
design__instance__area__class:inverter,635.04
design__instance__count__class:sequential_cell,286
design__instance__area__class:sequential_cell,13328.6
design__instance__count__class:multi_input_combinational_cell,1425
design__instance__area__class:multi_input_combinational_cell,13132.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,612
design__instance__area__class:timing_repair_buffer,9108.29
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,53890.1
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,485
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
design__instance__area__class:antenna_cell,10.8864
route__net,2785
route__net__special,2
route__drc_errors__iter:0,1105
route__wirelength__iter:0,58307
route__drc_errors__iter:1,599
route__wirelength__iter:1,57788
route__drc_errors__iter:2,493
route__wirelength__iter:2,57585
route__drc_errors__iter:3,77
route__wirelength__iter:3,57286
route__drc_errors__iter:4,22
route__wirelength__iter:4,57257
route__drc_errors__iter:5,4
route__wirelength__iter:5,57230
route__drc_errors__iter:6,0
route__wirelength__iter:6,57227
route__drc_errors,0
route__wirelength,57227
route__vias,14389
route__vias__singlecut,14389
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,516.325
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,233
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,233
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,233
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,233
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000213074
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000165918
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000704254
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000165918
design_powergrid__voltage__worst,0.0000165918
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000213074
design_powergrid__drop__worst__net:VPWR,0.0000213074
design_powergrid__voltage__worst__net:VGND,0.0000165918
design_powergrid__drop__worst__net:VGND,0.0000165918
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000073100000000000003150713197286325595314337988384068012237548828125
ir__drop__worst,0.00002129999999999999935377213711173993715419783256947994232177734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
