INFO-FLOW: Workspace C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1 opened at Tue Feb 11 19:47:49 +0800 2020
Execute     config_clock -quiet -name default -period 2.71 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.71ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Command       ap_part_info done; 1.034 sec.
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7k160t-fbg484-1 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.185 sec.
Execute     ap_part_info -data single -name xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.389 sec.
Execute   set_part xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.146 sec.
Execute   create_clock -period 2.71 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'duc.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling duc.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted duc.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "duc.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E duc.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c
Command       clang done; 1.044 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.018 sec.
INFO-FLOW: Done: GCC PP time: 2.2 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.duc.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.duc.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.duc.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.duc.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.duc.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.duc.pp.0.c.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.duc.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.duc.pp.0.c.err.log 
Command       tidy_31 done; 0.143 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.bc
Command       clang done; 1.011 sec.
INFO: [HLS 200-10] Analyzing design file 'srrc.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling srrc.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted srrc.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "srrc.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E srrc.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c
Command       clang done; 1.046 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.013 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.srrc.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.srrc.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.srrc.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.srrc.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.srrc.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.srrc.pp.0.c.err.log 
Command         ap_eval done; 0.158 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.srrc.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.srrc.pp.0.c.err.log 
Command       tidy_31 done; 0.236 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.bc
Command       clang done; 1.023 sec.
INFO: [HLS 200-10] Analyzing design file 'imf1.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling imf1.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted imf1.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "imf1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E imf1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c
Command       clang done; 1.035 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.015 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf1.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf1.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf1.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf1.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf1.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf1.pp.0.c.err.log 
Command         ap_eval done; 0.162 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.imf1.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.imf1.pp.0.c.err.log 
Command       tidy_31 done; 0.224 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.bc
Command       clang done; 1.037 sec.
INFO: [HLS 200-10] Analyzing design file 'imf2.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling imf2.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted imf2.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "imf2.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E imf2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c
Command       clang done; 1.033 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.031 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf2.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf2.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf2.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf2.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf2.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf2.pp.0.c.err.log 
Command         ap_eval done; 0.164 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.imf2.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.imf2.pp.0.c.err.log 
Command       tidy_31 done; 0.222 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.bc
Command       clang done; 1.022 sec.
INFO: [HLS 200-10] Analyzing design file 'imf3.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling imf3.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted imf3.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "imf3.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E imf3.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c
Command       clang done; 1.031 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.012 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf3.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf3.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.imf3.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf3.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf3.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.imf3.pp.0.c.err.log 
Command         ap_eval done; 0.173 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.imf3.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.imf3.pp.0.c.err.log 
Command       tidy_31 done; 0.236 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.bc
Command       clang done; 1.018 sec.
INFO: [HLS 200-10] Analyzing design file 'mixer.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling mixer.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted mixer.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "mixer.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E mixer.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c
Command       clang done; 1.032 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.013 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mixer.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mixer.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mixer.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.mixer.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.mixer.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.mixer.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mixer.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mixer.pp.0.c.err.log 
Command       tidy_31 done; 0.141 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.bc
Command       clang done; 1.008 sec.
INFO: [HLS 200-10] Analyzing design file 'dds.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dds.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted dds.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dds.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dds.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c
Command       clang done; 1.026 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.02 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.dds.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.dds.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.dds.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.dds.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.dds.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.dds.pp.0.c.err.log 
Command         ap_eval done; 0.167 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.dds.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.dds.pp.0.c.err.log 
Command       tidy_31 done; 0.224 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.bc
Command       clang done; 1.017 sec.
INFO: [HLS 200-10] Analyzing design file 'mac.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling mac.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted mac.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "mac.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E mac.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c
Command       clang done; 1.033 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c"  -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.026 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c std=gnu89 -directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mac.pp.0.c.diag.yml C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mac.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mac.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.mac.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.mac.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/tidy-3.1.mac.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mac.pp.0.c.out.log 2> C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mac.pp.0.c.err.log 
Command       tidy_31 done; 0.133 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.bc
Command       clang done; 1.021 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/srrc.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf1.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/dds.g.bc C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mac.g.bc -hls-opt -except-internalize duc -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.882 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 198.746 ; gain = 109.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 198.746 ; gain = 109.379
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.pp.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.504 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top duc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.0.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 198.746 ; gain = 109.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:21) automatically.
INFO: [XFORM 203-602] Inlining function 'mac1' into 'imf1' (imf1.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'mac2' into 'imf2' (imf2.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'mac' into 'imf3' (imf3.c:30) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 198.746 ; gain = 109.379
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.g.1.bc to C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'c.5' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:21) automatically.
INFO: [XFORM 203-602] Inlining function 'mac1' into 'imf1' (imf1.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'mac2' into 'imf2' (imf2.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'mac' into 'imf3' (imf3.c:30) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
Command         transform done; 0.202 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (srrc.c:19:18) to (srrc.c:24:3) in function 'srrc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (srrc.c:30:3) to (srrc.c:34:1) in function 'srrc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf3.c:26:18) to (imf3.c:37:5) in function 'imf3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf2.c:25:18) to (imf2.c:30:3) in function 'imf2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf2.c:38:3) to (imf2.c:44:1) in function 'imf2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf1.c:25:18) to (imf1.c:31:3) in function 'imf1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf1.c:37:3) to (imf1.c:43:1) in function 'imf1'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'srrc' into 'duc' (duc.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'imf1' into 'duc' (duc.c:31) automatically.
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 198.746 ; gain = 109.379
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.2.bc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'DI_cache' (mixer.c:46:5)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg_p0' (imf3.c:33:5)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg_p1' (imf3.c:34:5)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg_p.3' (imf2.c:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg_p' (srrc.c:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg_p.2' (imf1.c:30:3)
Command         transform done; 0.247 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 198.746 ; gain = 109.379
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.285 sec.
Command     elaborate done; 31.89 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'duc' ...
Execute       ap_set_top_model duc 
Execute       get_model_list duc -filter all-wo-channel -topdown 
Execute       preproc_iomode -model duc 
Execute       preproc_iomode -model mixer 
Execute       preproc_iomode -model imf3 
Execute       preproc_iomode -model imf2 
Execute       get_model_list duc -filter all-wo-channel 
INFO-FLOW: Model list for configure: imf2 imf3 mixer duc
INFO-FLOW: Configuring Module : imf2 ...
Execute       set_default_model imf2 
Execute       apply_spec_resource_limit imf2 
INFO-FLOW: Configuring Module : imf3 ...
Execute       set_default_model imf3 
Execute       apply_spec_resource_limit imf3 
INFO-FLOW: Configuring Module : mixer ...
Execute       set_default_model mixer 
Execute       apply_spec_resource_limit mixer 
INFO-FLOW: Configuring Module : duc ...
Execute       set_default_model duc 
Execute       apply_spec_resource_limit duc 
INFO-FLOW: Model list for preprocess: imf2 imf3 mixer duc
INFO-FLOW: Preprocessing Module: imf2 ...
Execute       set_default_model imf2 
Execute       cdfg_preprocess -model imf2 
Execute       rtl_gen_preprocess imf2 
INFO-FLOW: Preprocessing Module: imf3 ...
Execute       set_default_model imf3 
Execute       cdfg_preprocess -model imf3 
Execute       rtl_gen_preprocess imf3 
INFO-FLOW: Preprocessing Module: mixer ...
Execute       set_default_model mixer 
Execute       cdfg_preprocess -model mixer 
Execute       rtl_gen_preprocess mixer 
INFO-FLOW: Preprocessing Module: duc ...
Execute       set_default_model duc 
Execute       cdfg_preprocess -model duc 
Execute       rtl_gen_preprocess duc 
WARNING: [SYN 201-107] Renaming port name 'duc/in' to 'duc/in_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: imf2 imf3 mixer duc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imf2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model imf2 
Execute       schedule -model imf2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.932 seconds; current allocated memory: 141.940 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.verbose.sched.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.sched.adb -f 
INFO-FLOW: Finish scheduling imf2.
Execute       set_default_model imf2 
Execute       bind -model imf2 
BIND OPTION: model=imf2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 142.136 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.verbose.bind.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.bind.adb -f 
INFO-FLOW: Finish binding imf2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imf3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model imf3 
Execute       schedule -model imf3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 142.318 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.verbose.sched.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.sched.adb -f 
INFO-FLOW: Finish scheduling imf3.
Execute       set_default_model imf3 
Execute       bind -model imf3 
BIND OPTION: model=imf3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 142.562 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.verbose.bind.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.bind.adb -f 
INFO-FLOW: Finish binding imf3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mixer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mixer 
Execute       schedule -model mixer 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.71ns) exceeds the target (target clock period: 2.71ns, clock uncertainty: 0.33875ns, effective delay budget: 2.37125ns).
WARNING: [SCHED 204-21] The critical path in module 'mixer' consists of the following:
	'sub' operation of DSP[52] ('tmp', mixer.c:7->mixer.c:58) [49]  (1.62 ns)
	'mul' operation of DSP[52] ('mul_ln4', mixer.c:4->mixer.c:59) [52]  (1.09 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 142.855 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.verbose.sched.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.sched.adb -f 
INFO-FLOW: Finish scheduling mixer.
Execute       set_default_model mixer 
Execute       bind -model mixer 
BIND OPTION: model=mixer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 143.096 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.verbose.bind.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.bind.adb -f 
INFO-FLOW: Finish binding mixer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model duc 
Execute       schedule -model duc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 143.393 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.verbose.sched.rpt 
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.sched.adb -f 
INFO-FLOW: Finish scheduling duc.
Execute       set_default_model duc 
Execute       bind -model duc 
BIND OPTION: model=duc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 143.825 MB.
Execute       syn_report -verbosereport -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.verbose.bind.rpt 
Command       syn_report done; 0.103 sec.
Execute       db_write -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.bind.adb -f 
INFO-FLOW: Finish binding duc.
Execute       get_model_list duc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess imf2 
Execute       rtl_gen_preprocess imf3 
Execute       rtl_gen_preprocess mixer 
Execute       rtl_gen_preprocess duc 
INFO-FLOW: Model list for RTL generation: imf2 imf3 mixer duc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imf2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model imf2 -vendor xilinx -mg_file C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'i_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'duc_mul_mul_18s_18s_36_4_1' to 'duc_mul_mul_18s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'duc_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'imf2'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 144.325 MB.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       gen_rtl imf2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/imf2 -synmodules imf2 imf3 mixer duc 
Execute       gen_rtl imf2 -style xilinx -f -lang vhdl -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/imf2 
Execute       gen_rtl imf2 -style xilinx -f -lang vlog -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/imf2 
Execute       syn_report -csynth -model imf2 -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/imf2_csynth.rpt 
Execute       syn_report -rtlxml -model imf2 -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/imf2_csynth.xml 
Execute       syn_report -verbosereport -model imf2 -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.verbose.rpt 
Execute       db_write -model imf2 -f -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.adb 
Execute       gen_tb_info imf2 -p C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imf3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model imf3 -vendor xilinx -mg_file C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'i_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'duc_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'imf3'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 144.941 MB.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       gen_rtl imf3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/imf3 -synmodules imf2 imf3 mixer duc 
Execute       gen_rtl imf3 -style xilinx -f -lang vhdl -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/imf3 
Execute       gen_rtl imf3 -style xilinx -f -lang vlog -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/imf3 
Execute       syn_report -csynth -model imf3 -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/imf3_csynth.rpt 
Execute       syn_report -rtlxml -model imf3 -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/imf3_csynth.xml 
Execute       syn_report -verbosereport -model imf3 -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.verbose.rpt 
Execute       db_write -model imf3 -f -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.adb 
Execute       gen_tb_info imf3 -p C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mixer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mixer -vendor xilinx -mg_file C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'duc_am_submul_16s_16s_18s_32_4_1' to 'duc_am_submul_16scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'duc_ama_submuladd_18s_18s_16s_32s_32_3_1' to 'duc_ama_submuladddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'duc_ama_addmuladd_18s_18s_16s_32s_32_3_1' to 'duc_ama_addmuladdeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'duc_am_submul_16scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'duc_ama_addmuladdeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'duc_ama_submuladddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mixer'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 145.547 MB.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       gen_rtl mixer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/mixer -synmodules imf2 imf3 mixer duc 
Execute       gen_rtl mixer -style xilinx -f -lang vhdl -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/mixer 
Execute       gen_rtl mixer -style xilinx -f -lang vlog -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/mixer 
Execute       syn_report -csynth -model mixer -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/mixer_csynth.rpt 
Execute       syn_report -rtlxml -model mixer -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/mixer_csynth.xml 
Execute       syn_report -verbosereport -model mixer -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.verbose.rpt 
Execute       db_write -model mixer -f -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.adb 
Execute       gen_tb_info mixer -p C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model duc -vendor xilinx -mg_file C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/din_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/freq' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/dout_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/dout_q' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'duc' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'duc_mul_mul_18s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'duc'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 146.539 MB.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       gen_rtl duc -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/systemc/duc -synmodules imf2 imf3 mixer duc 
Execute       gen_rtl duc -istop -style xilinx -f -lang vhdl -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/vhdl/duc 
Execute       gen_rtl duc -istop -style xilinx -f -lang vlog -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/verilog/duc 
Execute       syn_report -csynth -model duc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_csynth.rpt 
Execute       syn_report -rtlxml -model duc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/syn/report/duc_csynth.xml 
Execute       syn_report -verbosereport -model duc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model duc -f -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.adb 
Execute       gen_tb_info duc -p C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc 
Execute       export_constraint_db -f -tool general -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.constraint.tcl 
Execute       syn_report -designview -model duc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model duc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model duc -o C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks duc 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain duc 
INFO-FLOW: Model list for RTL component generation: imf2 imf3 mixer duc
INFO-FLOW: Handling components in module [imf2] ... 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.compgen.tcl 
INFO-FLOW: Found component duc_mul_mul_18s_1bkb.
INFO-FLOW: Append model duc_mul_mul_18s_1bkb
INFO-FLOW: Found component imf2_c_1.
INFO-FLOW: Append model imf2_c_1
INFO-FLOW: Found component imf2_shift_reg_p_1.
INFO-FLOW: Append model imf2_shift_reg_p_1
INFO-FLOW: Handling components in module [imf3] ... 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.compgen.tcl 
INFO-FLOW: Found component imf3_c_5_0.
INFO-FLOW: Append model imf3_c_5_0
INFO-FLOW: Found component imf3_shift_reg_p0.
INFO-FLOW: Append model imf3_shift_reg_p0
INFO-FLOW: Found component imf3_c_5_1.
INFO-FLOW: Append model imf3_c_5_1
INFO-FLOW: Handling components in module [mixer] ... 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.compgen.tcl 
INFO-FLOW: Found component duc_am_submul_16scud.
INFO-FLOW: Append model duc_am_submul_16scud
INFO-FLOW: Found component duc_ama_submuladddEe.
INFO-FLOW: Append model duc_ama_submuladddEe
INFO-FLOW: Found component duc_ama_addmuladdeOg.
INFO-FLOW: Append model duc_ama_addmuladdeOg
INFO-FLOW: Found component mixer_DI_cache.
INFO-FLOW: Append model mixer_DI_cache
INFO-FLOW: Found component mixer_dds_table.
INFO-FLOW: Append model mixer_dds_table
INFO-FLOW: Handling components in module [duc] ... 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl 
INFO-FLOW: Found component duc_c.
INFO-FLOW: Append model duc_c
INFO-FLOW: Found component duc_shift_reg_p.
INFO-FLOW: Append model duc_shift_reg_p
INFO-FLOW: Found component duc_c_2.
INFO-FLOW: Append model duc_c_2
INFO-FLOW: Found component duc_shift_reg_p_2.
INFO-FLOW: Append model duc_shift_reg_p_2
INFO-FLOW: Append model imf2
INFO-FLOW: Append model imf3
INFO-FLOW: Append model mixer
INFO-FLOW: Append model duc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: duc_mul_mul_18s_1bkb imf2_c_1 imf2_shift_reg_p_1 imf3_c_5_0 imf3_shift_reg_p0 imf3_c_5_1 duc_am_submul_16scud duc_ama_submuladddEe duc_ama_addmuladdeOg mixer_DI_cache mixer_dds_table duc_c duc_shift_reg_p duc_c_2 duc_shift_reg_p_2 imf2 imf3 mixer duc
INFO-FLOW: To file: write model duc_mul_mul_18s_1bkb
INFO-FLOW: To file: write model imf2_c_1
INFO-FLOW: To file: write model imf2_shift_reg_p_1
INFO-FLOW: To file: write model imf3_c_5_0
INFO-FLOW: To file: write model imf3_shift_reg_p0
INFO-FLOW: To file: write model imf3_c_5_1
INFO-FLOW: To file: write model duc_am_submul_16scud
INFO-FLOW: To file: write model duc_ama_submuladddEe
INFO-FLOW: To file: write model duc_ama_addmuladdeOg
INFO-FLOW: To file: write model mixer_DI_cache
INFO-FLOW: To file: write model mixer_dds_table
INFO-FLOW: To file: write model duc_c
INFO-FLOW: To file: write model duc_shift_reg_p
INFO-FLOW: To file: write model duc_c_2
INFO-FLOW: To file: write model duc_shift_reg_p_2
INFO-FLOW: To file: write model imf2
INFO-FLOW: To file: write model imf3
INFO-FLOW: To file: write model mixer
INFO-FLOW: To file: write model duc
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model duc -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 369.00 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.710 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'imf2_c_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'imf2_shift_reg_p_1_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.171 sec.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'imf3_c_5_0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'imf3_shift_reg_p0_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'imf3_c_5_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.183 sec.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'mixer_DI_cache_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mixer_dds_table_rom' using distributed ROMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.297 sec.
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'duc_c_rom' using distributed ROMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'duc_shift_reg_p_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'duc_c_2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'duc_shift_reg_p_2_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.232 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=duc xml_exists=0
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.148 sec.
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.compgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.constraint.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=19 #gSsdmPorts=10
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.compgen.dataonly.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.constraint.tcl 
Execute       sc_get_clocks duc 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf2.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/imf3.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/mixer.tbgen.tcl 
Execute       source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 214.270 ; gain = 124.902
INFO: [VHDL 208-304] Generating VHDL RTL for duc.
INFO: [VLOG 209-307] Generating Verilog RTL for duc.
Command     autosyn done; 5.3 sec.
Command   csynth_design done; 37.198 sec.
Command ap_source done; 38.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1 opened at Tue Feb 11 19:49:05 +0800 2020
Execute     config_clock -quiet -name default -period 2.71 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.71ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Command       ap_part_info done; 1.043 sec.
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7k160t-fbg484-1 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.207 sec.
Execute     ap_part_info -data single -name xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.416 sec.
Execute   cosim_design 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.710 (was NA)
Execute     ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_test.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/srrc.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/imf1.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/imf2.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/imf3.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/mixer.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/dds.c 
Execute     is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/mac.c 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_test.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc_test.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.206 sec.
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/duc.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/srrc.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/srrc.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/srrc.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/srrc.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/srrc.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/srrc.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/imf1.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf1.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf1.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf1.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf1.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf1.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/imf2.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf2.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf2.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf2.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf2.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf2.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/imf3.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf3.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf3.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf3.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf3.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/imf3.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/mixer.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mixer.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mixer.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mixer.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mixer.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mixer.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/dds.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/dds.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/dds.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/dds.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/dds.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/dds.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: TB processing: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/mac.c C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mac.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mac.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mac.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mac.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/./sim/autowrap/testbench/mac.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.291 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
Execute     source C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/.autopilot/db/duc.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 43.721 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 106.813 sec.
Command ap_source done; 108.233 sec.
Execute cleanup_all 
