

================================================================
== Vivado HLS Report for 'Loop_1_proc10'
================================================================
* Date:           Mon Jun  1 11:30:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.545 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11| 0.110 us | 0.110 us |   11|   11|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |       10|       10|         5|          -|          -|     2|    no    |
        | + tiled_matvec_loadA  |        2|        2|         2|          1|          1|     2|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      84|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      96|    -|
|Register         |        -|      -|      79|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      79|     180|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_87_p2                        |     +    |      0|  0|  10|           2|           1|
    |j_fu_107_p2                       |     +    |      0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op15          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_101_p2               |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln8_fu_81_p2                 |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |A_din                             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  84|          17|          48|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_blk_n                  |   9|          2|    1|          2|
    |Atile_V_vec_0_blk_n      |   9|          2|    1|          2|
    |Atile_V_vec_1_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_i_i_i_reg_59         |   9|          2|    2|          4|
    |j_0_i_i_i_reg_70         |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         20|   10|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_i_i_reg_59         |   2|   0|    2|          0|
    |i_reg_127                |   2|   0|    2|          0|
    |icmp_ln10_reg_142        |   1|   0|    1|          0|
    |j_0_i_i_i_reg_70         |   2|   0|    2|          0|
    |tmp_vec_0_reg_132        |  32|   0|   32|          0|
    |tmp_vec_1_reg_137        |  32|   0|   32|          0|
    |trunc_ln11_reg_151       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  79|   0|   79|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_1_proc10 | return value |
|Atile_V_vec_0_dout     |  in |   32|   ap_fifo  | Atile_V_vec_0 |    pointer   |
|Atile_V_vec_0_empty_n  |  in |    1|   ap_fifo  | Atile_V_vec_0 |    pointer   |
|Atile_V_vec_0_read     | out |    1|   ap_fifo  | Atile_V_vec_0 |    pointer   |
|Atile_V_vec_1_dout     |  in |   32|   ap_fifo  | Atile_V_vec_1 |    pointer   |
|Atile_V_vec_1_empty_n  |  in |    1|   ap_fifo  | Atile_V_vec_1 |    pointer   |
|Atile_V_vec_1_read     | out |    1|   ap_fifo  | Atile_V_vec_1 |    pointer   |
|A_din                  | out |   32|   ap_fifo  |       A       |    pointer   |
|A_full_n               |  in |    1|   ap_fifo  |       A       |    pointer   |
|A_write                | out |    1|   ap_fifo  |       A       |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

