<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="25" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 54: Module &lt;<arg fmt="%s" index="1">control</arg>&gt; does not have a port named &lt;<arg fmt="%s" index="2">aluin</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="25" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 55: Module &lt;<arg fmt="%s" index="1">control</arg>&gt; does not have a port named &lt;<arg fmt="%s" index="2">din</arg>&gt;.
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 50: Port <arg fmt="%s" index="1">aluout</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1499" delta="new" >"D:\study\COD lab\lab3\TEST1\lab3\ipcore_dir\ram.v" Line 39: Empty module &lt;<arg fmt="%s" index="1">ram</arg>&gt; remains a black box.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"D:\study\COD lab\lab3\TEST1\control.v" Line 50: Result of <arg fmt="%d" index="1">3</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">2</arg>-bit target.
</msg>

<msg type="error" file="HDLCompiler" num="267" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 54: Cannot find port <arg fmt="%s" index="1">aluin</arg> on this module
</msg>

<msg type="error" file="HDLCompiler" num="267" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 55: Cannot find port <arg fmt="%s" index="1">din</arg> on this module
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 57: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">addra</arg>&gt;. Formal port size is <arg fmt="%d" index="2">32</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 58: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">addrb</arg>&gt;. Formal port size is <arg fmt="%d" index="2">32</arg>-bit while actual signal size is <arg fmt="%d" index="1">6</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1499" delta="old" >"D:\study\COD lab\lab3\TEST1\top(1).v" Line 21: Empty module &lt;<arg fmt="%s" index="1">top</arg>&gt; remains a black box.
</msg>

</messages>

