#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jul 26 15:59:04 2019
# Process ID: 29362
# Current directory: /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1
# Command line: vivado -log zsys_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_wrapper.tcl
# Log file: /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/zsys_wrapper.vds
# Journal file: /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ryunosuke/Works/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'zsys_processing_system7_0_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_processing_system7_0_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_processing_system7_0_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_processing_system7_0_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_rst_processing_system7_0_50M_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top zsys_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29379 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.352 ; gain = 69.000 ; free physical = 1543 ; free virtual = 5329
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_wrapper' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:55]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_0' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:203]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_1' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:210]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_10' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:217]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_11' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:224]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_12' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:231]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_13' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:238]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_14' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:245]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_15' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:252]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_16' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:259]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_17' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:266]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_18' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:273]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_19' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:280]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_2' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:287]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_20' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:294]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_21' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:301]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_22' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:308]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_23' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:315]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_3' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:322]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_4' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:329]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_5' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:336]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_6' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:343]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_7' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:350]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_8' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:357]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657' bound to instance 'gpio_1_tri_iobuf_9' of component 'IOBUF' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:364]
INFO: [Synth 8-3491] module 'zsys' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4552' bound to instance 'zsys_i' of component 'zsys' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:371]
INFO: [Synth 8-638] synthesizing module 'zsys' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4599]
INFO: [Synth 8-638] synthesizing module 'audio_imp_1P9NOCO' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:59]
INFO: [Synth 8-3491] module 'zsys_axi_i2s_adi_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_i2s_adi_0_0_stub.vhdl:5' bound to instance 'axi_i2s_adi_0' of component 'zsys_axi_i2s_adi_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:244]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_i2s_adi_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_i2s_adi_0_0_stub.vhdl:56]
INFO: [Synth 8-3491] module 'zsys_axis_to_i2s_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_to_i2s_0_0_stub.vhdl:5' bound to instance 'axis_to_i2s_0' of component 'zsys_axis_to_i2s_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:292]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_to_i2s_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_to_i2s_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'zsys_i2s_to_pwm_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_i2s_to_pwm_0_0_stub.vhdl:5' bound to instance 'i2s_to_pwm_0' of component 'zsys_i2s_to_pwm_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_to_pwm_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_i2s_to_pwm_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'zsys_xadc_wiz_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'zsys_xadc_wiz_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:312]
INFO: [Synth 8-638] synthesizing module 'zsys_xadc_wiz_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xadc_wiz_0_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'audio_imp_1P9NOCO' (2#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:59]
INFO: [Synth 8-3491] module 'zsys_axi_reg32_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_reg32_0_0_stub.vhdl:5' bound to instance 'axi_reg32_0' of component 'zsys_axi_reg32_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:5168]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_reg32_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_reg32_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zsys_processing_system7_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'zsys_processing_system7_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:5194]
INFO: [Synth 8-638] synthesizing module 'zsys_processing_system7_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_processing_system7_0_0_stub.vhdl:198]
INFO: [Synth 8-638] synthesizing module 'zsys_processing_system7_0_axi_periph_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:2181]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1FQ8Y7U' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1FQ8Y7U' (3#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:375]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_AXBQKS' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_AXBQKS' (4#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:471]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_P91CBB' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_P91CBB' (5#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:573]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1IYBMJL' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:684]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1IYBMJL' (6#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:684]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_19FT0DD' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_19FT0DD' (7#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:791]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_HF9FTJ' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:892]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_HF9FTJ' (8#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:892]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_YMICCV' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1454]
INFO: [Synth 8-3491] module 'zsys_auto_pc_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_YMICCV' (9#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1454]
INFO: [Synth 8-3491] module 'zsys_xbar_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:2983]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zsys_processing_system7_0_axi_periph_0' (10#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:2181]
INFO: [Synth 8-638] synthesizing module 'resets_imp_BXH7YA' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:959]
INFO: [Synth 8-3491] module 'zsys_rst_processing_system7_0_50M_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_rst_processing_system7_0_50M_0_stub.vhdl:5' bound to instance 'rst_processing_system7_0_50M' of component 'zsys_rst_processing_system7_0_50M_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:986]
INFO: [Synth 8-638] synthesizing module 'zsys_rst_processing_system7_0_50M_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_rst_processing_system7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'resets_imp_BXH7YA' (11#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:959]
INFO: [Synth 8-638] synthesizing module 'video_in_imp_1E96PH' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3175]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1749]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CTEOV5' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1047]
INFO: [Synth 8-3491] module 'zsys_auto_pc_1' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_1' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1164]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_1' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_auto_pc_1_stub.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CTEOV5' (12#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_0_0' (13#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1749]
INFO: [Synth 8-3491] module 'zsys_axi_vdma_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'zsys_axi_vdma_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3643]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_vdma_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_vdma_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'zsys_axis_data_fifo_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3690]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_data_fifo_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_3_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_data_fifo_3_0_stub.vhdl:5' bound to instance 'axis_data_fifo_3' of component 'zsys_axis_data_fifo_3_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3710]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_3_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_data_fifo_3_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_4_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_data_fifo_4_0_stub.vhdl:5' bound to instance 'axis_data_fifo_4' of component 'zsys_axis_data_fifo_4_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3728]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_4_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_data_fifo_4_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'zsys_axis_raw_demosaic_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_raw_demosaic_0_0_stub.vhdl:5' bound to instance 'axis_raw_demosaic_0' of component 'zsys_axis_raw_demosaic_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3748]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_demosaic_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_raw_demosaic_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_raw_unpack_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_raw_unpack_0_0_stub.vhdl:5' bound to instance 'axis_raw_unpack_0' of component 'zsys_axis_raw_unpack_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3764]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_unpack_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_raw_unpack_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_csi2_d_phy_rx_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_csi2_d_phy_rx_0_0_stub.vhdl:5' bound to instance 'csi2_d_phy_rx_0' of component 'zsys_csi2_d_phy_rx_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3779]
INFO: [Synth 8-638] synthesizing module 'zsys_csi2_d_phy_rx_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_csi2_d_phy_rx_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'zsys_csi_to_axis_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_csi_to_axis_0_0_stub.vhdl:5' bound to instance 'csi_to_axis_0' of component 'zsys_csi_to_axis_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3815]
INFO: [Synth 8-638] synthesizing module 'zsys_csi_to_axis_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_csi_to_axis_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'zsys_proc_sys_reset_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zsys_proc_sys_reset_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3842]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys_reset_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zsys_proc_sys_reset_1_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'zsys_proc_sys_reset_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3855]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys_reset_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'video_in_imp_1E96PH' (14#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3175]
INFO: [Synth 8-638] synthesizing module 'video_out_imp_VOY96P' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3952]
INFO: [Synth 8-3491] module 'zsys_Video_IO_2_HDMI_TMDS_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_Video_IO_2_HDMI_TMDS_0_0_stub.vhdl:5' bound to instance 'Video_IO_2_HDMI_TMDS_0' of component 'zsys_Video_IO_2_HDMI_TMDS_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4334]
INFO: [Synth 8-638] synthesizing module 'zsys_Video_IO_2_HDMI_TMDS_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_Video_IO_2_HDMI_TMDS_0_0_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_mem_intercon_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1912]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CXSKC1' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1248]
INFO: [Synth 8-3491] module 'zsys_auto_pc_2' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_2' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_2' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_auto_pc_2_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CXSKC1' (15#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1248]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_mem_intercon_0' (16#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:1912]
INFO: [Synth 8-3491] module 'zsys_axi_vdma_0_1' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_vdma_0_1_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'zsys_axi_vdma_0_1' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4387]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_vdma_0_1' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axi_vdma_0_1_stub.vhdl:52]
INFO: [Synth 8-3491] module 'zsys_axis_fb_conv_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_fb_conv_0_0_stub.vhdl:5' bound to instance 'axis_fb_conv_0' of component 'zsys_axis_fb_conv_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4431]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_fb_conv_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_axis_fb_conv_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_clk_wiz_1_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'zsys_clk_wiz_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4446]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_clk_wiz_1_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zsys_negPosInv_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_negPosInv_0_0_stub.vhdl:5' bound to instance 'negPosInv_0' of component 'zsys_negPosInv_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4472]
INFO: [Synth 8-638] synthesizing module 'zsys_negPosInv_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_negPosInv_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_v_axi4s_vid_out_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'zsys_v_axi4s_vid_out_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4479]
INFO: [Synth 8-638] synthesizing module 'zsys_v_axi4s_vid_out_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'zsys_v_tc_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'zsys_v_tc_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4512]
INFO: [Synth 8-638] synthesizing module 'zsys_v_tc_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_v_tc_0_0_stub.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'video_out_imp_VOY96P' (17#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:3952]
INFO: [Synth 8-3491] module 'zsys_xlconcat_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'zsys_xlconcat_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:5681]
INFO: [Synth 8-638] synthesizing module 'zsys_xlconcat_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'zsys_xlslice_0_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'zsys_xlslice_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:5687]
INFO: [Synth 8-638] synthesizing module 'zsys_xlslice_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'zsys_xlslice_1_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'zsys_xlslice_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:5692]
INFO: [Synth 8-638] synthesizing module 'zsys_xlslice_1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/realtime/zsys_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'zsys' (18#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys.vhd:4599]
INFO: [Synth 8-256] done synthesizing module 'zsys_wrapper' (19#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:55]
WARNING: [Synth 8-3331] design s00_couplers_imp_1CXSKC1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1CXSKC1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zsys_axi_mem_intercon_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zsys_axi_mem_intercon_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[31]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[30]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[29]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[28]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[27]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[26]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[25]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[24]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[23]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[22]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[21]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[20]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[19]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[18]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[17]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[16]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[15]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[14]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[13]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[12]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_araddr[11]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[31]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[30]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[29]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[28]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[27]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[26]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[25]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[24]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[23]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[22]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[21]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[20]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[19]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[18]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[17]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[16]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[15]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[14]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[13]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[12]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port CLKWIZ_AXI_awaddr[11]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[31]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[30]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[29]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[28]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[27]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[26]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[25]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[24]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[23]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[22]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[21]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[20]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[19]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[18]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[17]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[16]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[15]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[14]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[13]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[12]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[11]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[10]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_araddr[9]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[31]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[30]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[29]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[28]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[27]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[26]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[25]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[24]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[23]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[22]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[21]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[20]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[19]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[18]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[17]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[16]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[15]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[14]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[13]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[12]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[11]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[10]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VDMA_AXI_awaddr[9]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[31]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[30]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[29]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[28]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[27]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[26]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[25]
WARNING: [Synth 8-3331] design video_out_imp_VOY96P has unconnected port VTC_AXI_araddr[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1230.852 ; gain = 115.500 ; free physical = 1546 ; free virtual = 5333
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1230.852 ; gain = 115.500 ; free physical = 1548 ; free virtual = 5335
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp63/zsys_axi_reg32_0_0_in_context.xdc] for cell 'zsys_i/axi_reg32_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp63/zsys_axi_reg32_0_0_in_context.xdc] for cell 'zsys_i/axi_reg32_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc] for cell 'zsys_i/processing_system7_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc] for cell 'zsys_i/processing_system7_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp67/zsys_xlconcat_0_0_in_context.xdc] for cell 'zsys_i/xlconcat_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp67/zsys_xlconcat_0_0_in_context.xdc] for cell 'zsys_i/xlconcat_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp69/zsys_xlslice_0_0_in_context.xdc] for cell 'zsys_i/xlslice_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp69/zsys_xlslice_0_0_in_context.xdc] for cell 'zsys_i/xlslice_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp71/zsys_xlslice_1_0_in_context.xdc] for cell 'zsys_i/xlslice_1'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp71/zsys_xlslice_1_0_in_context.xdc] for cell 'zsys_i/xlslice_1'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc] for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc] for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp75/zsys_axi_vdma_0_1_in_context.xdc] for cell 'zsys_i/video_out/axi_vdma_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp75/zsys_axi_vdma_0_1_in_context.xdc] for cell 'zsys_i/video_out/axi_vdma_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp77/zsys_axis_fb_conv_0_0_in_context.xdc] for cell 'zsys_i/video_out/axis_fb_conv_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp77/zsys_axis_fb_conv_0_0_in_context.xdc] for cell 'zsys_i/video_out/axis_fb_conv_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp79/zsys_clk_wiz_1_0_in_context.xdc] for cell 'zsys_i/video_out/clk_wiz_1'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp79/zsys_clk_wiz_1_0_in_context.xdc] for cell 'zsys_i/video_out/clk_wiz_1'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp81/zsys_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp81/zsys_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp83/zsys_v_tc_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_tc_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp83/zsys_v_tc_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_tc_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp85/zsys_axi_vdma_0_0_in_context.xdc] for cell 'zsys_i/video_in/axi_vdma_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp85/zsys_axi_vdma_0_0_in_context.xdc] for cell 'zsys_i/video_in/axi_vdma_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp87/zsys_axis_data_fifo_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp87/zsys_axis_data_fifo_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp89/zsys_axis_data_fifo_3_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp89/zsys_axis_data_fifo_3_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp91/zsys_axis_data_fifo_4_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp91/zsys_axis_data_fifo_4_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp93/zsys_axis_raw_demosaic_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_demosaic_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp93/zsys_axis_raw_demosaic_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_demosaic_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp95/zsys_axis_raw_unpack_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_unpack_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp95/zsys_axis_raw_unpack_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_unpack_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp99/zsys_csi_to_axis_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi_to_axis_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp99/zsys_csi_to_axis_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi_to_axis_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp101/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp101/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp103/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp103/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp105/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp105/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/resets/rst_processing_system7_0_50M'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp107/zsys_xbar_0_in_context.xdc] for cell 'zsys_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp107/zsys_xbar_0_in_context.xdc] for cell 'zsys_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp109/zsys_axi_i2s_adi_0_0_in_context.xdc] for cell 'zsys_i/audio/axi_i2s_adi_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp109/zsys_axi_i2s_adi_0_0_in_context.xdc] for cell 'zsys_i/audio/axi_i2s_adi_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp111/zsys_axis_to_i2s_0_0_in_context.xdc] for cell 'zsys_i/audio/axis_to_i2s_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp111/zsys_axis_to_i2s_0_0_in_context.xdc] for cell 'zsys_i/audio/axis_to_i2s_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp113/zsys_i2s_to_pwm_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_to_pwm_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp113/zsys_i2s_to_pwm_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_to_pwm_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp115/zsys_xadc_wiz_0_0_in_context.xdc] for cell 'zsys_i/audio/xadc_wiz_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp115/zsys_xadc_wiz_0_0_in_context.xdc] for cell 'zsys_i/audio/xadc_wiz_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp117/zsys_negPosInv_0_0_in_context.xdc] for cell 'zsys_i/video_out/negPosInv_0'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp117/zsys_negPosInv_0_0_in_context.xdc] for cell 'zsys_i/video_out/negPosInv_0'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp119/zsys_auto_pc_2_in_context.xdc] for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp119/zsys_auto_pc_2_in_context.xdc] for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp121/zsys_auto_pc_1_in_context.xdc] for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp121/zsys_auto_pc_1_in_context.xdc] for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp123/zsys_auto_pc_0_in_context.xdc] for cell 'zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp123/zsys_auto_pc_0_in_context.xdc] for cell 'zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/constraints/vivado_target.xdc]
Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.066 ; gain = 0.000 ; free physical = 1304 ; free virtual = 5091
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zsys_i/video_in/axi_vdma_0' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zsys_i/video_in/axis_data_fifo_0' at clock pin 'm_axis_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zsys_i/video_in/axis_data_fifo_3' at clock pin 's_axis_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zsys_i/video_in/axis_data_fifo_4' at clock pin 'm_axis_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.250' specified during out-of-context synthesis of instance 'zsys_i/video_in/proc_sys_reset_0' at clock pin 'slowest_sync_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zsys_i/video_out/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zsys_i/video_out/clk_wiz_1' at clock pin 's_axi_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1390 ; free virtual = 5177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1390 ; free virtual = 5177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp65/zsys_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_n[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_n[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_n[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_n[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_n[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_n[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_p[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_p[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_p[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_p[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_p[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_p[2]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp73/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for csi_c_clk_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_c_clk_n. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for csi_c_clk_p. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_c_clk_p. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_n[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_n[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_n[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_n[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_p[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_p[0]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_p[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_p[1]. (constraint file  /home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/.Xil/Vivado-29362-ryunosuke-dynabook-T552-58HB/dcp97/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 12).
Applied set_property DONT_TOUCH = true for zsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/audio/axi_i2s_adi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/audio/axis_to_i2s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/audio/i2s_to_pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/audio/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/axi_reg32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/resets/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axis_data_fifo_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axis_data_fifo_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axis_raw_demosaic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/axis_raw_unpack_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/csi2_d_phy_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/csi_to_axis_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_in/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/axis_fb_conv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/negPosInv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/video_out/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1391 ; free virtual = 5178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1391 ; free virtual = 5178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1391 ; free virtual = 5177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/processing_system7_0/FCLK_CLK0' to pin 'zsys_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/processing_system7_0/FCLK_CLK1' to pin 'zsys_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/processing_system7_0/FCLK_CLK2' to pin 'zsys_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/processing_system7_0/FCLK_CLK3' to pin 'zsys_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/video_out/clk_wiz_1/clk_in1' to pin 'zsys_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/video_out/clk_wiz_1/clk_out1' to pin 'zsys_i/video_out/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zsys_i/video_out/clk_wiz_1/clk_in1' to 'zsys_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/video_out/clk_wiz_1/clk_out2' to pin 'zsys_i/video_out/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zsys_i/video_out/clk_wiz_1/clk_in1' to 'zsys_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1264 ; free virtual = 5051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1264 ; free virtual = 5051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |zsys_xbar_0                         |         1|
|2     |zsys_auto_pc_0                      |         1|
|3     |zsys_axi_reg32_0_0                  |         1|
|4     |zsys_processing_system7_0_0         |         1|
|5     |zsys_xlconcat_0_0                   |         1|
|6     |zsys_xlslice_0_0                    |         1|
|7     |zsys_xlslice_1_0                    |         1|
|8     |zsys_axi_i2s_adi_0_0                |         1|
|9     |zsys_axis_to_i2s_0_0                |         1|
|10    |zsys_i2s_to_pwm_0_0                 |         1|
|11    |zsys_xadc_wiz_0_0                   |         1|
|12    |zsys_rst_processing_system7_0_50M_0 |         1|
|13    |zsys_auto_pc_1                      |         1|
|14    |zsys_axi_vdma_0_0                   |         1|
|15    |zsys_axis_data_fifo_0_0             |         1|
|16    |zsys_axis_data_fifo_3_0             |         1|
|17    |zsys_axis_data_fifo_4_0             |         1|
|18    |zsys_axis_raw_demosaic_0_0          |         1|
|19    |zsys_axis_raw_unpack_0_0            |         1|
|20    |zsys_csi2_d_phy_rx_0_0              |         1|
|21    |zsys_csi_to_axis_0_0                |         1|
|22    |zsys_proc_sys_reset_0_0             |         1|
|23    |zsys_proc_sys_reset_1_0             |         1|
|24    |zsys_auto_pc_2                      |         1|
|25    |zsys_Video_IO_2_HDMI_TMDS_0_0       |         1|
|26    |zsys_axi_vdma_0_1                   |         1|
|27    |zsys_axis_fb_conv_0_0               |         1|
|28    |zsys_clk_wiz_1_0                    |         1|
|29    |zsys_negPosInv_0_0                  |         1|
|30    |zsys_v_axi4s_vid_out_0_0            |         1|
|31    |zsys_v_tc_0_0                       |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |zsys_Video_IO_2_HDMI_TMDS_0_0_bbox       |     1|
|2     |zsys_auto_pc_0_bbox                      |     1|
|3     |zsys_auto_pc_1_bbox                      |     1|
|4     |zsys_auto_pc_2_bbox                      |     1|
|5     |zsys_axi_i2s_adi_0_0_bbox                |     1|
|6     |zsys_axi_reg32_0_0_bbox                  |     1|
|7     |zsys_axi_vdma_0_0_bbox                   |     1|
|8     |zsys_axi_vdma_0_1_bbox                   |     1|
|9     |zsys_axis_data_fifo_0_0_bbox             |     1|
|10    |zsys_axis_data_fifo_3_0_bbox             |     1|
|11    |zsys_axis_data_fifo_4_0_bbox             |     1|
|12    |zsys_axis_fb_conv_0_0_bbox               |     1|
|13    |zsys_axis_raw_demosaic_0_0_bbox          |     1|
|14    |zsys_axis_raw_unpack_0_0_bbox            |     1|
|15    |zsys_axis_to_i2s_0_0_bbox                |     1|
|16    |zsys_clk_wiz_1_0_bbox                    |     1|
|17    |zsys_csi2_d_phy_rx_0_0_bbox              |     1|
|18    |zsys_csi_to_axis_0_0_bbox                |     1|
|19    |zsys_i2s_to_pwm_0_0_bbox                 |     1|
|20    |zsys_negPosInv_0_0_bbox                  |     1|
|21    |zsys_proc_sys_reset_0_0_bbox             |     1|
|22    |zsys_proc_sys_reset_1_0_bbox             |     1|
|23    |zsys_processing_system7_0_0_bbox         |     1|
|24    |zsys_rst_processing_system7_0_50M_0_bbox |     1|
|25    |zsys_v_axi4s_vid_out_0_0_bbox            |     1|
|26    |zsys_v_tc_0_0_bbox                       |     1|
|27    |zsys_xadc_wiz_0_0_bbox                   |     1|
|28    |zsys_xbar_0_bbox                         |     1|
|29    |zsys_xlconcat_0_0_bbox                   |     1|
|30    |zsys_xlslice_0_0_bbox                    |     1|
|31    |zsys_xlslice_1_0_bbox                    |     1|
|32    |IBUF                                     |     4|
|33    |IOBUF                                    |    24|
|34    |OBUF                                     |     2|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------------------+------+
|      |Instance                            |Module                                 |Cells |
+------+------------------------------------+---------------------------------------+------+
|1     |top                                 |                                       |  2800|
|2     |  zsys_i                            |zsys                                   |  2770|
|3     |    processing_system7_0_axi_periph |zsys_processing_system7_0_axi_periph_0 |   884|
|4     |      s00_couplers                  |s00_couplers_imp_YMICCV                |   177|
|5     |    audio                           |audio_imp_1P9NOCO                      |    90|
|6     |    resets                          |resets_imp_BXH7YA                      |     5|
|7     |    video_in                        |video_in_imp_1E96PH                    |   813|
|8     |      axi_interconnect_0            |zsys_axi_interconnect_0_0              |   135|
|9     |        s00_couplers                |s00_couplers_imp_1CTEOV5               |   135|
|10    |    video_out                       |video_out_imp_VOY96P                   |   454|
|11    |      axi_mem_intercon              |zsys_axi_mem_intercon_0                |    93|
|12    |        s00_couplers                |s00_couplers_imp_1CXSKC1               |    93|
+------+------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1262 ; free virtual = 5048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.066 ; gain = 115.500 ; free physical = 1319 ; free virtual = 5106
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1579.066 ; gain = 463.715 ; free physical = 1321 ; free virtual = 5108
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances

151 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1579.066 ; gain = 484.273 ; free physical = 1277 ; free virtual = 5064
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/pixelWiseConversion/pixelWiseConversion.runs/synth_1/zsys_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1579.066 ; gain = 0.000 ; free physical = 1277 ; free virtual = 5064
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 15:59:42 2019...
