* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Sep 18 2020 18:20:46

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev  C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI  --package  SG48  --outdir  C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc  --dst_sdc_file  C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc  --devicename  iCE5LP1K  

***** Device Info *****
Chip: iCE5LP1K
Package: SG48
Size: 24 X 20

***** Design Utilization Info *****
Design: SPI
Used Logic Cell: 1136/1100
Used Logic Tile: 225/440
Used IO Cell:    30/96
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: internalOscilatorOutputNet
Clock Source: 
Clock Driver: internalOscilator (SMCCLK)
Driver Position: (25, 0, 2)
Fanout to FF: 9
Fanout to Tile: 5

Clock Domain: myclk
Clock Source: CLK_c 
Clock Driver: My_Global_Buffer_i (ICE_GB)
Driver Position: (6, 21, 0)
Fanout to FF: 564
Fanout to Tile: 184


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 4 0 0 0 1 0 0 1 0 0 2 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 8 0 0 0 0 1 8 8 8 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 8 1 1 5 1 8 5 8 7 1 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 7 8 5 4 8 8 6 7 1 8 1 0 0 0 0 0 0 0   
14|   0 0 0 1 1 0 7 6 1 2 8 8 5 1 8 8 8 8 0 0 0 0 0 0   
13|   0 0 0 1 1 0 7 5 8 7 2 2 1 8 8 7 8 1 0 0 0 0 0 0   
12|   0 0 0 0 2 0 1 5 8 7 1 8 6 5 5 3 8 8 0 1 0 0 0 0   
11|   0 0 1 0 1 0 8 8 7 8 1 8 6 8 1 5 7 8 0 1 0 0 0 0   
10|   0 1 8 2 5 0 6 8 8 8 5 4 5 6 6 5 4 3 0 4 6 0 0 0   
 9|   0 8 7 3 6 0 8 8 8 8 8 8 7 4 7 4 6 3 0 7 5 0 0 0   
 8|   0 8 3 3 1 0 8 7 8 8 5 8 8 8 7 6 5 3 0 1 0 0 0 0   
 7|   0 2 4 1 1 0 8 8 8 8 8 8 8 8 8 8 8 6 0 2 0 0 0 0   
 6|   0 0 0 0 0 0 8 2 8 8 8 8 8 8 6 8 8 7 0 1 0 0 0 0   
 5|   0 0 0 0 0 0 4 1 6 7 8 8 8 7 6 8 2 3 0 0 0 0 0 0   
 4|   0 0 0 0 3 0 4 8 2 3 7 8 6 2 8 7 2 0 0 0 1 0 0 0   
 3|   0 0 0 0 0 0 6 1 1 0 0 1 1 2 8 4 1 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 8 8 1 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 2 8 0 1 0 1 0 1 8 0 0 2 0 1 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.05

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  3  0  0  0  0  0  0  3  1  1  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0 17  0  0  0  0  4 16 17 15  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0 17  4  1 11  3  9  5 17 16  4  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0 14  9 10 14 17 17 15 18  3  9  4  0  0  0  0  0  0  0    
14|     0  0  0  1  1  0 16 15  3  6 17 16  5  1 17 17  9 16  0  0  0  0  0  0    
13|     0  0  0  1  4  0  7 18 17 14  4  3  1 15 17 18 19  3  0  0  0  0  0  0    
12|     0  0  0  0  2  0  4 11 17 15  1  8  9  5 13  3 15 17  0  1  0  0  0  0    
11|     0  0  4  0  1  0  9 15 14 14  4  8  6  8  4  5 16 17  0  1  0  0  0  0    
10|     0  3  9  8  5  0 12 14 13 14 17 13 19  6 21 17 11 12  0 15  7  0  0  0    
 9|     0 17 22  9  6  0 17 14 25 25 18 19 12 16 13 15 21  9  0 17  8  0  0  0    
 8|     0 17  6  3  2  0 11 13 23 23 15 14 20 21 19 21 19  9  0  4  0  0  0  0    
 7|     0  6  5  4  1  0 25 18 15 25 18 17 25 14 10 16 25 10  0  7  0  0  0  0    
 6|     0  0  0  0  0  0 23  2 17 23 18 25 23 17 17 16 23 16  0  4  0  0  0  0    
 5|     0  0  0  0  0  0 13  4 11 22 17 23 18 12 12 12  2  3  0  0  0  0  0  0    
 4|     0  0  0  0  3  0  4  9  2  3 15 17 20  2 25 17  5  0  0  0  1  0  0  0    
 3|     0  0  0  0  0  0 15  3  3  0  0  4  3  2 23 10  3  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0 17 17  1  0  0  4  1  1  4  1  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  2 17  0  1  0  1  0  1  9  0  0  2  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 11.11

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  3  0  0  0  0  0  0  3  1  1  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0 19  0  0  0  0  4 18 19 25  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0 18  4  1 11  3 15  5 18 19  4  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0 23 15 11 14 19 20 15 19  3 15  4  0  0  0  0  0  0  0    
14|     0  0  0  1  1  0 20 15  3  6 18 24  5  1 19 20 15 18  0  0  0  0  0  0    
13|     0  0  0  1  4  0  7 18 19 23  8  6  1 25 18 19 20  3  0  0  0  0  0  0    
12|     0  0  0  0  2  0  4 11 18 17  1  8 23  5 15  3 25 19  0  1  0  0  0  0    
11|     0  0  4  0  1  0 15 25 16 20  4  8  6  8  4  5 19 18  0  1  0  0  0  0    
10|     0  3 15  8  5  0 12 20 32 31 19 15 19  6 23 19 13 12  0 15 18  0  0  0    
 9|     0 19 28  9  6  0 31 31 25 25 24 28 15 16 19 15 24  9  0 23 14  0  0  0    
 8|     0 18  7  3  2  0 32 28 23 23 17 32 26 25 21 23 19  9  0  4  0  0  0  0    
 7|     0  6 13  4  1  0 25 24 28 25 24 24 25 30 17 29 25 23  0  7  0  0  0  0    
 6|     0  0  0  0  0  0 23  2 32 23 24 25 23 32 24 28 23 26  0  4  0  0  0  0    
 5|     0  0  0  0  0  0 13  4 23 28 24 23 24 24 21 22  2  3  0  0  0  0  0  0    
 4|     0  0  0  0  3  0  4 15  2  3 21 24 20  2 25 26  6  0  0  0  1  0  0  0    
 3|     0  0  0  0  0  0 18  3  3  0  0  4  3  2 23 15  3  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0 21 19  1  0  0  4  1  1  4  1  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  2 18  0  1  0  1  0  1 15  0  0  2  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 14.09

***** Run Time Info *****
Run Time:  1
