Partition Merge report for FM
Mon Sep 05 13:46:46 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "FFT"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Mon Sep 05 13:46:46 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; Project_BDF                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 18,480 / 18,480 ( 100 % )                       ;
; Total registers                 ; 21478                                           ;
; Total pins                      ; 2 / 224 ( < 1 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,901,625 / 3,153,920 ( 60 % )                  ;
; Total DSP Blocks                ; 70 / 66 ( 106 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 4 ( 25 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:FFT              ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:FFT              ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 98.74% (49857 / 50491)         ; 98.74% (49857 / 50491)        ;       ;
; sld_hub:auto_hub               ; Engaged                ; 95.95% (308 / 321)             ; 66.67% (214 / 321)            ;       ;
; sld_signaltap:FFT              ; Engaged                ; 89.72% (2034 / 2267)           ; 76.93% (1744 / 2267)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (42 / 42)              ; 100.00% (42 / 42)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |Project_BDF|cordic_v3:inst18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 504                     ;
; |Project_BDF|cordic_v3:inst18|lpm_mult:Mult0_rtl_151|mult_ge01:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 208                     ;
; |Project_BDF|cordic_v3:inst18|lpm_mult:Mult1_rtl_153|mult_ge01:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 208                     ;
; |Project_BDF|cordic_v3:inst18|lpm_mult:Mult0_rtl_152|mult_fe01:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 145                     ;
; |Project_BDF|cordic_v3:inst18|lpm_mult:Mult1_rtl_154|mult_fe01:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 145                     ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 137                     ;
; |Project_BDF|Phase_Frequency_Converter:inst13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 127                     ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_kjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_lkts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_kjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 36                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_kjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 36                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_lkts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_lkts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                                                                                             ; 36                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_kjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 32                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_kjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 32                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_lkts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 32                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_lkts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 32                      ;
; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                                                                             ; 32                      ;
; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                                                                                                                                                                                                                                                                      ; 12                      ;
; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                                                                                                                                                                                                                                                      ; 12                      ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_kjts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_lkts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                              ; 2                       ;
; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                                                                                                                                                                              ; 2                       ;
; |Project_BDF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                       ;
; |Project_BDF|FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                       ;
; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 1                       ;
; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                            ; 26                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jb84:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                          ; 121                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 100                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                       ; 38                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ai:auto_generated                                                                                                                                                                                                                                                                                                                                      ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                                                               ; 14                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 7                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                                                                                           ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                        ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                                                                                                                                                                                ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                     ; 2                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                      ;
+---------------------------------+--------------------------+----------------+----------------------------------------------------------------------+
; Modified Assignments            ; Target                   ; Previous Value ; Current Value                                                        ;
+---------------------------------+--------------------------+----------------+----------------------------------------------------------------------+
; IP_COMPONENT_PARAMETER          ;                          ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTA4NTY3Mg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER          ;                          ; --             ; cGhpX2luYw==::NDEw::UGhhc2UgSW5jcmVtZW50IFZhbHVl                     ;
; IP_COMPONENT_PARAMETER          ;                          ; --             ; cmVhbF9mcmVxX291dA==::MC4wMDUwMDU=::UmVhbCBPdXRwdXQgRnJlcXVlbmN5     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; FFT_Adapter:inst33|flag  ; --             ; acq_trigger_in[2]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; FFT_Adapter:inst33|flag  ; --             ; acq_data_in[2]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[0]  ; --             ; acq_trigger_in[3]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[0]  ; --             ; acq_data_in[3]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[10] ; --             ; acq_trigger_in[4]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[10] ; --             ; acq_data_in[4]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[11] ; --             ; acq_trigger_in[5]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[11] ; --             ; acq_data_in[5]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[12] ; --             ; acq_trigger_in[6]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[12] ; --             ; acq_data_in[6]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[13] ; --             ; acq_trigger_in[7]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[13] ; --             ; acq_data_in[7]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[14] ; --             ; acq_trigger_in[8]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[14] ; --             ; acq_data_in[8]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[15] ; --             ; acq_trigger_in[9]                                                    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[15] ; --             ; acq_data_in[9]                                                       ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[16] ; --             ; acq_trigger_in[10]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[16] ; --             ; acq_data_in[10]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[17] ; --             ; acq_trigger_in[11]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[17] ; --             ; acq_data_in[11]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[18] ; --             ; acq_trigger_in[12]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[18] ; --             ; acq_data_in[12]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[19] ; --             ; acq_trigger_in[13]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[19] ; --             ; acq_data_in[13]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[1]  ; --             ; acq_trigger_in[14]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[1]  ; --             ; acq_data_in[14]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[20] ; --             ; acq_trigger_in[15]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[20] ; --             ; acq_data_in[15]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[21] ; --             ; acq_trigger_in[16]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[21] ; --             ; acq_data_in[16]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[22] ; --             ; acq_trigger_in[17]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[22] ; --             ; acq_data_in[17]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[23] ; --             ; acq_trigger_in[18]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[23] ; --             ; acq_data_in[18]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[24] ; --             ; acq_trigger_in[19]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[24] ; --             ; acq_data_in[19]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[25] ; --             ; acq_trigger_in[20]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[25] ; --             ; acq_data_in[20]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[26] ; --             ; acq_trigger_in[21]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[26] ; --             ; acq_data_in[21]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[27] ; --             ; acq_trigger_in[22]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[27] ; --             ; acq_data_in[22]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[28] ; --             ; acq_trigger_in[23]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[28] ; --             ; acq_data_in[23]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[29] ; --             ; acq_trigger_in[24]                                                   ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[29] ; --             ; acq_data_in[24]                                                      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; pow:inst6|pow_result[2]  ; --             ; acq_trigger_in[25]                                                   ;
+---------------------------------+--------------------------+----------------+----------------------------------------------------------------------+
This list only includes the top 50 out of 276 changed assignments


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "FFT"                                                                                                                                                                                                                             ;
+------------------------------------------+---------------+-----------+-------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name    ; Netlist Type Used ; Actual Connection                                                                                                                                    ; Details ;
+------------------------------------------+---------------+-----------+-------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT:inst32|fft_comp_source_endofpacket   ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~5 ; N/A     ;
; FFT:inst32|fft_comp_source_endofpacket   ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~5 ; N/A     ;
; FFT:inst32|fft_comp_source_startofpacket ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal0~2 ; N/A     ;
; FFT:inst32|fft_comp_source_startofpacket ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal0~2 ; N/A     ;
; FFT_Adapter:inst33|flag                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT_Adapter:inst33|flag                                                                                                                              ; N/A     ;
; FFT_Adapter:inst33|flag                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT_Adapter:inst33|flag                                                                                                                              ; N/A     ;
; FFT_CLK                                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; FFT_clk:inst34|tmp                                                                                                                                   ; N/A     ;
; pow:inst6|pow_result[0]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[0]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[0]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[0]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[10]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[10]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[10]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[10]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[11]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[11]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[11]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[11]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[12]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[12]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[12]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[12]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[13]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[13]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[13]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[13]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[14]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[14]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[14]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[14]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[15]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[15]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[15]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[15]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[16]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[16]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[16]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[16]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[17]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[17]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[17]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[17]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[18]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[18]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[18]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[18]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[19]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[19]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[19]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[19]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[1]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[1]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[1]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[1]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[20]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[20]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[20]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[20]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[21]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[21]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[21]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[21]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[22]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[22]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[22]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[22]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[23]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[23]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[23]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[23]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[24]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[24]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[24]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[24]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[25]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[25]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[25]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[25]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[26]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[26]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[26]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[26]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[27]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[27]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[27]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[27]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[28]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[28]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[28]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[28]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[29]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[29]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[29]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[29]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[2]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[2]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[2]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[2]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[30]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[30]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[30]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[30]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[31]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[31]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[31]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[31]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[32]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[32]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[32]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[32]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[33]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[33]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[33]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[33]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[34]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[34]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[34]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[34]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[35]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[35]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[35]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[35]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[36]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[36]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[36]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[36]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[37]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[37]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[37]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[37]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[38]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[38]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[38]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[38]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[39]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[39]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[39]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[39]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[3]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[3]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[3]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[3]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[40]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[40]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[40]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[40]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[41]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[41]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[41]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[41]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[42]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[42]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[42]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[42]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[43]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[43]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[43]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[43]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[44]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[44]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[44]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[44]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[45]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[45]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[45]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[45]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[46]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[46]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[46]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[46]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[47]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[47]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[47]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[47]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[48]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[48]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[48]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[48]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[49]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[49]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[49]                 ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[49]                                                                                                                             ; N/A     ;
; pow:inst6|pow_result[4]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[4]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[4]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[4]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[5]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[5]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[5]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[5]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[6]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[6]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[6]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[6]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[7]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[7]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[7]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[7]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[8]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[8]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[8]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[8]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[9]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[9]                                                                                                                              ; N/A     ;
; pow:inst6|pow_result[9]                  ; pre-synthesis ; connected ; Top               ; post-synthesis    ; pow:inst6|pow_result[9]                                                                                                                              ; N/A     ;
; reverse_bit:inst25|index_out[0]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[7]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[0]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[7]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[1]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[6]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[1]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[6]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[2]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[5]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[2]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[5]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[3]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[4]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[3]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[4]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[4]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[3]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[4]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[3]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[5]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[2]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[5]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[2]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[6]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[1]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[6]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[1]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[7]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[0]                                                                                                                        ; N/A     ;
; reverse_bit:inst25|index_out[7]          ; pre-synthesis ; connected ; Top               ; post-synthesis    ; reverse_bit:inst25|counter[0]                                                                                                                        ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|gnd                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~GND                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
; FFT|vcc                                  ; post-fitting  ; connected ; sld_signaltap:FFT ; post-synthesis    ; sld_signaltap:FFT|~VCC                                                                                                                               ; N/A     ;
+------------------------------------------+---------------+-----------+-------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                            ;
+-------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                            ; Partition ; Type          ; Location ; Status                                     ;
+-------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; altera_reserved_tck                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                 ;           ;               ;          ;                                            ;
; altera_reserved_tdi                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                 ;           ;               ;          ;                                            ;
; altera_reserved_tdo                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                 ;           ;               ;          ;                                            ;
; altera_reserved_tms                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                 ;           ;               ;          ;                                            ;
; clk                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk                                      ; Top       ; Input Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- clk~input                                ; Top       ; Input Buffer  ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.FFT_CLK                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_0_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_1_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_2_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_3_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_4_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_5_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_6_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_index_out_7_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst32_fft_comp_source_endofpacket   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst32_fft_comp_source_startofpacket ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst33_flag                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_0_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_10_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_11_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_12_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_13_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_14_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_15_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_16_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_17_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_18_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_19_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_1_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_20_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_21_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_22_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_23_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_24_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_25_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_26_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_27_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_28_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_29_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_2_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_30_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_31_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_32_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_33_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_34_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_35_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_36_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_37_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_38_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_39_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_3_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_40_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_41_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_42_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_43_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_44_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_45_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_46_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_47_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_48_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_49_                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_4_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_5_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_6_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_7_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_8_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; pre_syn.bp.inst6_pow_result_9_                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                 ;           ;               ;          ;                                            ;
; rst                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- rst                                      ; Top       ; Input Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- rst~input                                ; Top       ; Input Buffer  ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                 ;           ;               ;          ;                                            ;
+-------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                         ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 20237            ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 27361            ;
;     -- 7 input functions                    ; 29               ;
;     -- 6 input functions                    ; 451              ;
;     -- 5 input functions                    ; 430              ;
;     -- 4 input functions                    ; 6486             ;
;     -- <=3 input functions                  ; 19965            ;
;                                             ;                  ;
; Dedicated logic registers                   ; 21478            ;
;                                             ;                  ;
; I/O pins                                    ; 2                ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 1901625          ;
;                                             ;                  ;
; Total DSP Blocks                            ; 70               ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- Fractional PLLs                      ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; rst~inputCLKENA0 ;
; Maximum fan-out                             ; 13977            ;
; Total fan-out                               ; 184807           ;
; Average fan-out                             ; 3.52             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_rld1:auto_generated|a_dpfifo_8v51:dpfifo|altsyncram_tdn1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 50           ; 8            ; 50           ; 400    ; None                      ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_gnd1:auto_generated|a_dpfifo_o061:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 50           ; 32           ; 50           ; 1600   ; None                      ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ka04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 126          ; 34           ; 126          ; 34           ; 4284   ; None                      ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 62           ; 36           ; 62           ; 36           ; 2232   ; None                      ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 30           ; 40           ; 30           ; 40           ; 1200   ; None                      ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 42           ; 14           ; 42           ; 588    ; None                      ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hm34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 65           ; 16           ; --           ; --           ; 1040   ; FFT_FFT_Comp_opt_twr1.hex ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hm34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 65           ; 16           ; --           ; --           ; 1040   ; FFT_FFT_Comp_opt_twr1.hex ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_dm34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 17           ; 16           ; --           ; --           ; 272    ; FFT_FFT_Comp_opt_twr2.hex ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_dm34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 17           ; 16           ; --           ; --           ; 272    ; FFT_FFT_Comp_opt_twr2.hex ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pk34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 5            ; 16           ; --           ; --           ; 80     ; FFT_FFT_Comp_opt_twr3.hex ;
; FFT:inst32|FFT_FFT_Comp:fft_comp|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pk34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 5            ; 16           ; --           ; --           ; 80     ; FFT_FFT_Comp_opt_twr3.hex ;
; Hciccomp_v1:inst21|altshift_taps:sumdelay_pipeline1_rtl_0|shift_taps_huv:auto_generated|altsyncram_tfc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 5            ; 28           ; 5            ; 28           ; 140    ; None                      ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_150_NCO_150_sin.hex   ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_Data_NCO_Data_sin.hex ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 65536        ; 14           ; --           ; --           ; 917504 ; NCO_FM_NCO_FM_sin.hex     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_sin.hex     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_cos.hex     ;
; cic2:inst29|altshift_taps:ce_delayline2_rtl_0|shift_taps_9ev:auto_generated|altsyncram_hic1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 201          ; 1            ; 201          ; 1            ; 201    ; None                      ;
; cic2:inst29|altshift_taps:sumdelay_pipeline3_rtl_0|shift_taps_guv:auto_generated|altsyncram_pfc1:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 4            ; 37           ; 4            ; 37           ; 148    ; None                      ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                      ;
; sld_signaltap:FFT|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jb84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 61           ; 512          ; 61           ; 31232  ; None                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+--------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 18x18 plus 36                ; 2           ;
; Sum of two 18x18                         ; 64          ;
; Independent 27x27                        ; 4           ;
; Total number of DSP blocks               ; 70          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 23          ;
; Fixed Point Mixed Sign Multiplier        ; 111         ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon Sep 05 13:46:12 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off FM -c FM --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:FFT"
Info (35024): Successfully connected in-system debug instance "FFT" to all 155 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 41103 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 40676 logic cells
    Info (21064): Implemented 340 RAM segments
    Info (21062): Implemented 70 DSP elements
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 1 assignments for entity "altsyncram_hb84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_hb84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5840 megabytes
    Info: Processing ended: Mon Sep 05 13:46:49 2022
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:36


