VERILOG_SOURCES = $(PWD)/../ft245.v
TOPLEVEL= ft245_interface
MODULE= ft245_test
EXTRA_ARGS= -I../../../inc/
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
