#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc34aa14f10 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
P_0x7fc34aa29860 .param/l "num_cycles" 0 2 21, +C4<00000000000000000000000011001000>;
v0x7fc34aa510b0_0 .var "Clk", 0 0;
v0x7fc34aa51150_0 .var "Reset", 0 0;
v0x7fc34aa511f0_0 .var "Start", 0 0;
v0x7fc34aa512c0_0 .var "address", 26 0;
v0x7fc34aa51350_0 .var/i "counter", 31 0;
v0x7fc34aa51420_0 .net "cpu_mem_addr", 31 0, L_0x7fc34aa51ed0;  1 drivers
v0x7fc34aa514f0_0 .net "cpu_mem_data", 255 0, L_0x7fc34aa52090;  1 drivers
v0x7fc34aa515c0_0 .net "cpu_mem_enable", 0 0, L_0x7fc34aa51730;  1 drivers
v0x7fc34aa51690_0 .net "cpu_mem_write", 0 0, L_0x7fc34aa51fe0;  1 drivers
v0x7fc34aa517a0_0 .var "flag", 0 0;
v0x7fc34aa51830_0 .var/i "i", 31 0;
v0x7fc34aa518c0_0 .var "index", 3 0;
v0x7fc34aa51950_0 .var/i "j", 31 0;
v0x7fc34aa519e0_0 .net "mem_cpu_ack", 0 0, L_0x7fc34aa59620;  1 drivers
v0x7fc34aa51ab0_0 .net "mem_cpu_data", 255 0, v0x7fc34aa50a30_0;  1 drivers
v0x7fc34aa51b80_0 .var/i "outfile", 31 0;
v0x7fc34aa51c10_0 .var/i "outfile2", 31 0;
v0x7fc34aa51da0_0 .var "tag", 23 0;
v0x7fc34aa51e30_0 .var "tag_validity", 0 0;
S_0x7fc34aa04080 .scope module, "CPU" "CPU" 2 25, 3 28 0, S_0x7fc34aa14f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7fc34aa51ed0 .functor BUFZ 32, L_0x7fc34aa56a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc34aa51730 .functor BUFZ 1, v0x7fc34aa4bc70_0, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa51fe0 .functor BUFZ 1, v0x7fc34aa4bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa52090 .functor BUFZ 256, L_0x7fc34aa56b50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fc34aa52140 .functor BUFZ 256, v0x7fc34aa50a30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fc34aa52220 .functor BUFZ 1, L_0x7fc34aa59620, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa52450 .functor AND 1, L_0x7fc34aa523b0, v0x7fc34aa3b250_0, C4<1>, C4<1>;
v0x7fc34aa4c890_0 .net "ALUCtrlSig", 2 0, v0x7fc34aa39fe0_0;  1 drivers
v0x7fc34aa4c980_0 .net "ALUOp", 1 0, v0x7fc34aa3b0f0_0;  1 drivers
v0x7fc34aa4ca10_0 .net "ALUSrc", 0 0, v0x7fc34aa3b1b0_0;  1 drivers
v0x7fc34aa4cae0_0 .net/s "ALUoperand1", 31 0, v0x7fc34aa41e30_0;  1 drivers
v0x7fc34aa4cbb0_0 .net/s "ALUoperand2", 31 0, L_0x7fc34aa558d0;  1 drivers
v0x7fc34aa4ccc0_0 .net "BranchTarget", 31 0, v0x7fc34aa3ac90_0;  1 drivers
v0x7fc34aa4cd90_0 .net "ForwardA", 1 0, v0x7fc34aa3cb40_0;  1 drivers
v0x7fc34aa4ce60_0 .net "ForwardB", 1 0, v0x7fc34aa3cc00_0;  1 drivers
v0x7fc34aa4cf30_0 .net "IFpcvalue", 31 0, v0x7fc34aa401f0_0;  1 drivers
v0x7fc34aa4d040_0 .net "MemRead", 0 0, v0x7fc34aa3b2e0_0;  1 drivers
v0x7fc34aa4d110_0 .net "MemWrite", 0 0, v0x7fc34aa3b380_0;  1 drivers
v0x7fc34aa4d1e0_0 .net "MemtoReg", 0 0, v0x7fc34aa3b460_0;  1 drivers
v0x7fc34aa4d2b0_0 .net "NoOp", 0 0, L_0x7fc34aa54a60;  1 drivers
v0x7fc34aa4d380_0 .net "PCMUXvalue", 31 0, L_0x7fc34aa52580;  1 drivers
v0x7fc34aa4d410_0 .net "PCWrite", 0 0, L_0x7fc34aa54810;  1 drivers
v0x7fc34aa4d4e0_0 .net "RegWrite", 0 0, v0x7fc34aa3b650_0;  1 drivers
v0x7fc34aa4d5b0_0 .net "Sext_immed", 31 0, L_0x7fc34aa551f0;  1 drivers
v0x7fc34aa4d780_0 .net "Stall", 0 0, L_0x7fc34aa54db0;  1 drivers
v0x7fc34aa4d810_0 .net *"_ivl_14", 0 0, L_0x7fc34aa523b0;  1 drivers
v0x7fc34aa4d8a0_0 .net *"_ivl_29", 6 0, L_0x7fc34aa553c0;  1 drivers
v0x7fc34aa4d930_0 .net *"_ivl_31", 2 0, L_0x7fc34aa55460;  1 drivers
v0x7fc34aa4d9c0_0 .net "addr", 31 0, v0x7fc34aa43aa0_0;  1 drivers
v0x7fc34aa4da50_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  1 drivers
L_0x7fc349673008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa4dbe0_0 .net "const4", 31 0, L_0x7fc349673008;  1 drivers
v0x7fc34aa3e4d0_0 .net/s "data1", 31 0, L_0x7fc34aa532c0;  1 drivers
v0x7fc34aa4dc70_0 .net/s "data2", 31 0, L_0x7fc34aa53bd0;  1 drivers
v0x7fc34aa4dd40_0 .net "dcache_to_mem_addr", 31 0, L_0x7fc34aa56a50;  1 drivers
v0x7fc34aa4ddd0_0 .net "dcache_to_mem_data", 255 0, L_0x7fc34aa56b50;  1 drivers
v0x7fc34aa4de60_0 .net "dcache_to_mem_enable", 0 0, v0x7fc34aa4bc70_0;  1 drivers
v0x7fc34aa4def0_0 .net "dcache_to_mem_write", 0 0, v0x7fc34aa4bdb0_0;  1 drivers
v0x7fc34aa4df80_0 .net "exALUOp", 1 0, v0x7fc34aa3e980_0;  1 drivers
v0x7fc34aa4e050_0 .net/s "exALUResult", 31 0, v0x7fc34aa39760_0;  1 drivers
v0x7fc34aa4e120_0 .net "exALUSrc", 0 0, v0x7fc34aa3ea10_0;  1 drivers
v0x7fc34aa4d680_0 .net/s "exImm", 31 0, v0x7fc34aa3eaa0_0;  1 drivers
v0x7fc34aa4e3f0_0 .net "exMemRead", 0 0, v0x7fc34aa3eb30_0;  1 drivers
v0x7fc34aa4e480_0 .net "exMemWrite", 0 0, v0x7fc34aa3ec40_0;  1 drivers
v0x7fc34aa4e550_0 .net "exMemtoreg", 0 0, v0x7fc34aa3ecd0_0;  1 drivers
v0x7fc34aa4e620_0 .net "exRd", 4 0, v0x7fc34aa3ed60_0;  1 drivers
v0x7fc34aa4e6b0_0 .net "exRegWrite", 0 0, v0x7fc34aa3ee30_0;  1 drivers
v0x7fc34aa4e780_0 .net/s "exdata1", 31 0, v0x7fc34aa3ef40_0;  1 drivers
v0x7fc34aa4e810_0 .net/s "exdata2", 31 0, v0x7fc34aa3efd0_0;  1 drivers
v0x7fc34aa4e8e0_0 .net "exfunc10", 9 0, v0x7fc34aa3f060_0;  1 drivers
v0x7fc34aa4e9b0_0 .net/s "expreALUd2", 31 0, v0x7fc34aa424c0_0;  1 drivers
v0x7fc34aa4ea40_0 .net "exrs1", 4 0, v0x7fc34aa3f0f0_0;  1 drivers
v0x7fc34aa4eb10_0 .net "exrs2", 4 0, v0x7fc34aa3f180_0;  1 drivers
v0x7fc34aa4ebe0_0 .net "ext_immed", 31 0, L_0x7fc34aa543b0;  1 drivers
v0x7fc34aa4ec70_0 .net "instr", 31 0, L_0x7fc34aa52980;  1 drivers
v0x7fc34aa4ed00_0 .net "instr_2", 31 0, v0x7fc34aa404e0_0;  1 drivers
v0x7fc34aa4edd0_0 .net "isBranch", 0 0, v0x7fc34aa3b250_0;  1 drivers
v0x7fc34aa4ee60_0 .net/s "memALUResult", 31 0, v0x7fc34aa3c140_0;  1 drivers
v0x7fc34aa4eef0_0 .net/s "memDCdata", 31 0, L_0x7fc34aa55eb0;  1 drivers
v0x7fc34aa4efc0_0 .net "memMemRead", 0 0, v0x7fc34aa3c250_0;  1 drivers
v0x7fc34aa4f090_0 .net "memMemWrite", 0 0, v0x7fc34aa3c2f0_0;  1 drivers
v0x7fc34aa4f160_0 .net "memMemtoReg", 0 0, v0x7fc34aa3c390_0;  1 drivers
v0x7fc34aa4f230_0 .net "memRd", 4 0, v0x7fc34aa3c430_0;  1 drivers
v0x7fc34aa4f2c0_0 .net "memRegWrite", 0 0, v0x7fc34aa3c4e0_0;  1 drivers
v0x7fc34aa4f350_0 .net "memStall", 0 0, L_0x7fc34aa55dc0;  1 drivers
v0x7fc34aa4f3e0_0 .net "mem_ack_i", 0 0, L_0x7fc34aa59620;  alias, 1 drivers
v0x7fc34aa4f470_0 .net "mem_addr_o", 31 0, L_0x7fc34aa51ed0;  alias, 1 drivers
v0x7fc34aa4f500_0 .net "mem_data_i", 255 0, v0x7fc34aa50a30_0;  alias, 1 drivers
v0x7fc34aa4f590_0 .net "mem_data_o", 255 0, L_0x7fc34aa52090;  alias, 1 drivers
v0x7fc34aa4f620_0 .net "mem_enable_o", 0 0, L_0x7fc34aa51730;  alias, 1 drivers
v0x7fc34aa4f6b0_0 .net "mem_to_dcache_ack", 0 0, L_0x7fc34aa52220;  1 drivers
v0x7fc34aa4f740_0 .net "mem_to_dcache_data", 255 0, L_0x7fc34aa52140;  1 drivers
v0x7fc34aa4f7d0_0 .net "mem_write_o", 0 0, L_0x7fc34aa51fe0;  alias, 1 drivers
v0x7fc34aa4e1b0_0 .net/s "mempreALUd2", 31 0, v0x7fc34aa3c620_0;  1 drivers
v0x7fc34aa4e280_0 .net "rst_i", 0 0, v0x7fc34aa51150_0;  1 drivers
v0x7fc34aa4e310_0 .net "start_i", 0 0, v0x7fc34aa511f0_0;  1 drivers
v0x7fc34aa4f860_0 .net "toFlush", 0 0, L_0x7fc34aa52450;  1 drivers
v0x7fc34aa4f930_0 .net "update_addr", 31 0, v0x7fc34aa3a700_0;  1 drivers
v0x7fc34aa4fa00_0 .net/s "wbALUResult", 31 0, v0x7fc34aa41710_0;  1 drivers
v0x7fc34aa4fad0_0 .net/s "wbDMdata", 31 0, v0x7fc34aa417a0_0;  1 drivers
v0x7fc34aa4fba0_0 .net "wbMemtoReg", 0 0, v0x7fc34aa418b0_0;  1 drivers
v0x7fc34aa4fc70_0 .net "wbRd", 4 0, v0x7fc34aa41940_0;  1 drivers
v0x7fc34aa4fd00_0 .net "wbRegWrite", 0 0, v0x7fc34aa419f0_0;  1 drivers
v0x7fc34aa4fd90_0 .net/s "wbWriteData", 31 0, L_0x7fc34aa593c0;  1 drivers
L_0x7fc34aa523b0 .cmp/eq 32, L_0x7fc34aa532c0, L_0x7fc34aa53bd0;
L_0x7fc34aa52a30 .part v0x7fc34aa404e0_0, 0, 7;
L_0x7fc34aa53cf0 .part v0x7fc34aa404e0_0, 15, 5;
L_0x7fc34aa53e90 .part v0x7fc34aa404e0_0, 20, 5;
L_0x7fc34aa54f10 .part v0x7fc34aa404e0_0, 15, 5;
L_0x7fc34aa550b0 .part v0x7fc34aa404e0_0, 20, 5;
L_0x7fc34aa553c0 .part v0x7fc34aa404e0_0, 25, 7;
L_0x7fc34aa55460 .part v0x7fc34aa404e0_0, 12, 3;
L_0x7fc34aa55500 .concat [ 3 7 0 0], L_0x7fc34aa55460, L_0x7fc34aa553c0;
L_0x7fc34aa55690 .part v0x7fc34aa404e0_0, 15, 5;
L_0x7fc34aa55730 .part v0x7fc34aa404e0_0, 20, 5;
L_0x7fc34aa55830 .part v0x7fc34aa404e0_0, 7, 5;
S_0x7fc34aa15f20 .scope module, "ALU" "ALU" 3 274, 4 13 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc34aa16f40_0 .net "ALUCtrl_i", 2 0, v0x7fc34aa39fe0_0;  alias, 1 drivers
v0x7fc34aa395f0_0 .net/s "data1_i", 31 0, v0x7fc34aa41e30_0;  alias, 1 drivers
v0x7fc34aa396a0_0 .net/s "data2_i", 31 0, L_0x7fc34aa558d0;  alias, 1 drivers
v0x7fc34aa39760_0 .var/s "data_o", 31 0;
E_0x7fc34aa28f00 .event edge, v0x7fc34aa16f40_0, v0x7fc34aa395f0_0, v0x7fc34aa396a0_0;
S_0x7fc34aa39870 .scope module, "ALU_Control" "ALU_Control" 3 265, 5 2 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x7fc34aa39a40 .param/l "ADD" 0 5 12, C4<011>;
P_0x7fc34aa39a80 .param/l "AND" 0 5 9, C4<000>;
P_0x7fc34aa39ac0 .param/l "LS" 0 5 18, C4<011>;
P_0x7fc34aa39b00 .param/l "MUL" 0 5 14, C4<101>;
P_0x7fc34aa39b40 .param/l "NoOp" 0 5 19, C4<110>;
P_0x7fc34aa39b80 .param/l "SLL" 0 5 11, C4<010>;
P_0x7fc34aa39bc0 .param/l "SRAI" 0 5 15, C4<111>;
P_0x7fc34aa39c00 .param/l "SUB" 0 5 13, C4<100>;
P_0x7fc34aa39c40 .param/l "XOR" 0 5 10, C4<001>;
v0x7fc34aa39fe0_0 .var "ALUCtrl_o", 2 0;
v0x7fc34aa3a0b0_0 .net "ALUOp_i", 1 0, v0x7fc34aa3e980_0;  alias, 1 drivers
v0x7fc34aa3a150_0 .net "funct_i", 9 0, v0x7fc34aa3f060_0;  alias, 1 drivers
E_0x7fc34aa39fa0 .event edge, v0x7fc34aa3a0b0_0, v0x7fc34aa3a150_0;
S_0x7fc34aa3a260 .scope module, "Add_PC" "Adder" 3 129, 6 3 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc34aa3a4d0_0 .net "data1_i", 31 0, v0x7fc34aa43aa0_0;  alias, 1 drivers
v0x7fc34aa3a590_0 .net "data2_i", 31 0, L_0x7fc349673008;  alias, 1 drivers
v0x7fc34aa3a640_0 .net "data_o", 31 0, v0x7fc34aa3a700_0;  alias, 1 drivers
v0x7fc34aa3a700_0 .var "data_o_reg", 31 0;
E_0x7fc34aa3a490 .event edge, v0x7fc34aa3a4d0_0, v0x7fc34aa3a590_0;
S_0x7fc34aa3a800 .scope module, "Bh_Adder" "Adder" 3 200, 6 3 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc34aa3aa60_0 .net "data1_i", 31 0, v0x7fc34aa401f0_0;  alias, 1 drivers
v0x7fc34aa3ab20_0 .net "data2_i", 31 0, L_0x7fc34aa551f0;  alias, 1 drivers
v0x7fc34aa3abd0_0 .net "data_o", 31 0, v0x7fc34aa3ac90_0;  alias, 1 drivers
v0x7fc34aa3ac90_0 .var "data_o_reg", 31 0;
E_0x7fc34aa3aa10 .event edge, v0x7fc34aa3aa60_0, v0x7fc34aa3ab20_0;
S_0x7fc34aa3ad90 .scope module, "Control" "Control" 3 159, 7 2 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fc34aa3b0f0_0 .var "ALUOp_o", 1 0;
v0x7fc34aa3b1b0_0 .var "ALUSrc_o", 0 0;
v0x7fc34aa3b250_0 .var "Branch_o", 0 0;
v0x7fc34aa3b2e0_0 .var "MemRead_o", 0 0;
v0x7fc34aa3b380_0 .var "MemWrite_o", 0 0;
v0x7fc34aa3b460_0 .var "MemtoReg_o", 0 0;
v0x7fc34aa3b500_0 .net "NoOp_i", 0 0, L_0x7fc34aa54a60;  alias, 1 drivers
v0x7fc34aa3b5a0_0 .net "Op_i", 6 0, L_0x7fc34aa52a30;  1 drivers
v0x7fc34aa3b650_0 .var "RegWrite_o", 0 0;
E_0x7fc34aa3b0c0 .event edge, v0x7fc34aa3b5a0_0, v0x7fc34aa3b500_0;
S_0x7fc34aa3b830 .scope module, "EXMEM" "EXMEM" 3 282, 8 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "exRegWrite";
    .port_info 3 /INPUT 1 "exMemtoReg";
    .port_info 4 /INPUT 1 "exMemRead";
    .port_info 5 /INPUT 1 "exMemWrite";
    .port_info 6 /INPUT 32 "exALUresult";
    .port_info 7 /INPUT 32 "expreALUd2";
    .port_info 8 /INPUT 5 "exRd";
    .port_info 9 /OUTPUT 1 "memRegWrite";
    .port_info 10 /OUTPUT 1 "memMemtoReg";
    .port_info 11 /OUTPUT 1 "memMemRead";
    .port_info 12 /OUTPUT 1 "memMemWrite";
    .port_info 13 /OUTPUT 32 "memALUresult";
    .port_info 14 /OUTPUT 32 "mempreALUd2";
    .port_info 15 /OUTPUT 5 "memRd";
v0x7fc34aa3bbb0_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa3bc60_0 .net "exALUresult", 31 0, v0x7fc34aa39760_0;  alias, 1 drivers
v0x7fc34aa3bd20_0 .net "exMemRead", 0 0, v0x7fc34aa3eb30_0;  alias, 1 drivers
v0x7fc34aa3bdd0_0 .net "exMemWrite", 0 0, v0x7fc34aa3ec40_0;  alias, 1 drivers
v0x7fc34aa3be60_0 .net "exMemtoReg", 0 0, v0x7fc34aa3ecd0_0;  alias, 1 drivers
v0x7fc34aa3bf40_0 .net "exRd", 4 0, v0x7fc34aa3ed60_0;  alias, 1 drivers
v0x7fc34aa3bff0_0 .net "exRegWrite", 0 0, v0x7fc34aa3ee30_0;  alias, 1 drivers
v0x7fc34aa3c090_0 .net "expreALUd2", 31 0, v0x7fc34aa424c0_0;  alias, 1 drivers
v0x7fc34aa3c140_0 .var "memALUresult", 31 0;
v0x7fc34aa3c250_0 .var "memMemRead", 0 0;
v0x7fc34aa3c2f0_0 .var "memMemWrite", 0 0;
v0x7fc34aa3c390_0 .var "memMemtoReg", 0 0;
v0x7fc34aa3c430_0 .var "memRd", 4 0;
v0x7fc34aa3c4e0_0 .var "memRegWrite", 0 0;
v0x7fc34aa3c580_0 .net "memStall_i", 0 0, L_0x7fc34aa55dc0;  alias, 1 drivers
v0x7fc34aa3c620_0 .var "mempreALUd2", 31 0;
E_0x7fc34aa3b410 .event posedge, v0x7fc34aa3bbb0_0;
S_0x7fc34aa3c850 .scope module, "FW" "FWUnit" 3 351, 9 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRegWrite_i";
    .port_info 1 /INPUT 5 "memRd_i";
    .port_info 2 /INPUT 1 "wbRegWrite_i";
    .port_info 3 /INPUT 5 "wbRd_i";
    .port_info 4 /INPUT 5 "exRs1_i";
    .port_info 5 /INPUT 5 "exRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fc34aa3cb40_0 .var "ForwardA_o", 1 0;
v0x7fc34aa3cc00_0 .var "ForwardB_o", 1 0;
v0x7fc34aa3cca0_0 .net "exRs1_i", 4 0, v0x7fc34aa3f0f0_0;  alias, 1 drivers
v0x7fc34aa3cd30_0 .net "exRs2_i", 4 0, v0x7fc34aa3f180_0;  alias, 1 drivers
v0x7fc34aa3cdc0_0 .net "memRd_i", 4 0, v0x7fc34aa3c430_0;  alias, 1 drivers
v0x7fc34aa3ce90_0 .net "memRegWrite_i", 0 0, v0x7fc34aa3c4e0_0;  alias, 1 drivers
v0x7fc34aa3cf40_0 .net "wbRd_i", 4 0, v0x7fc34aa41940_0;  alias, 1 drivers
v0x7fc34aa3cfd0_0 .net "wbRegWrite_i", 0 0, v0x7fc34aa419f0_0;  alias, 1 drivers
E_0x7fc34aa3cad0/0 .event edge, v0x7fc34aa3c4e0_0, v0x7fc34aa3c430_0, v0x7fc34aa3cca0_0, v0x7fc34aa3cfd0_0;
E_0x7fc34aa3cad0/1 .event edge, v0x7fc34aa3cf40_0, v0x7fc34aa3cd30_0;
E_0x7fc34aa3cad0 .event/or E_0x7fc34aa3cad0/0, E_0x7fc34aa3cad0/1;
S_0x7fc34aa3d120 .scope module, "HzDetectionUnit" "HzDetectionUnit" 3 185, 10 2 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMemRead_i";
    .port_info 1 /INPUT 5 "EXRd_i";
    .port_info 2 /INPUT 5 "IDRs1_i";
    .port_info 3 /INPUT 5 "IDRs2_i";
    .port_info 4 /OUTPUT 1 "NoOp_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
L_0x7fc349673290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa54740 .functor XNOR 1, v0x7fc34aa3e210_0, L_0x7fc349673290, C4<0>, C4<0>;
L_0x7fc349673368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa54970 .functor XNOR 1, v0x7fc34aa3e210_0, L_0x7fc349673368, C4<0>, C4<0>;
L_0x7fc349673440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa54bc0 .functor XNOR 1, v0x7fc34aa3e210_0, L_0x7fc349673440, C4<0>, C4<0>;
v0x7fc34aa3d3f0_0 .net "EXMemRead_i", 0 0, v0x7fc34aa3eb30_0;  alias, 1 drivers
v0x7fc34aa3d4b0_0 .net "EXRd_i", 4 0, v0x7fc34aa3ed60_0;  alias, 1 drivers
v0x7fc34aa3d560_0 .net "IDRs1_i", 4 0, L_0x7fc34aa54f10;  1 drivers
v0x7fc34aa3d610_0 .net "IDRs2_i", 4 0, L_0x7fc34aa550b0;  1 drivers
v0x7fc34aa3d6c0_0 .net "NoOp_o", 0 0, L_0x7fc34aa54a60;  alias, 1 drivers
v0x7fc34aa3d790_0 .net "PCWrite_o", 0 0, L_0x7fc34aa54810;  alias, 1 drivers
v0x7fc34aa3d820_0 .net "Stall_o", 0 0, L_0x7fc34aa54db0;  alias, 1 drivers
v0x7fc34aa3d8c0_0 .net/2u *"_ivl_0", 0 0, L_0x7fc349673290;  1 drivers
v0x7fc34aa3d970_0 .net/2u *"_ivl_10", 0 0, L_0x7fc349673368;  1 drivers
v0x7fc34aa3daa0_0 .net *"_ivl_12", 0 0, L_0x7fc34aa54970;  1 drivers
L_0x7fc3496733b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa3db40_0 .net/2u *"_ivl_14", 0 0, L_0x7fc3496733b0;  1 drivers
L_0x7fc3496733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa3dbf0_0 .net/2u *"_ivl_16", 0 0, L_0x7fc3496733f8;  1 drivers
v0x7fc34aa3dca0_0 .net *"_ivl_2", 0 0, L_0x7fc34aa54740;  1 drivers
v0x7fc34aa3dd40_0 .net/2u *"_ivl_20", 0 0, L_0x7fc349673440;  1 drivers
v0x7fc34aa3ddf0_0 .net *"_ivl_22", 0 0, L_0x7fc34aa54bc0;  1 drivers
L_0x7fc349673488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa3de90_0 .net/2u *"_ivl_24", 0 0, L_0x7fc349673488;  1 drivers
L_0x7fc3496734d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa3df40_0 .net/2u *"_ivl_26", 0 0, L_0x7fc3496734d0;  1 drivers
L_0x7fc3496732d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa3e0d0_0 .net/2u *"_ivl_4", 0 0, L_0x7fc3496732d8;  1 drivers
L_0x7fc349673320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa3e160_0 .net/2u *"_ivl_6", 0 0, L_0x7fc349673320;  1 drivers
v0x7fc34aa3e210_0 .var "flag", 0 0;
E_0x7fc34aa3d390 .event edge, v0x7fc34aa3bd20_0, v0x7fc34aa3d560_0, v0x7fc34aa3bf40_0, v0x7fc34aa3d610_0;
L_0x7fc34aa54810 .functor MUXZ 1, L_0x7fc349673320, L_0x7fc3496732d8, L_0x7fc34aa54740, C4<>;
L_0x7fc34aa54a60 .functor MUXZ 1, L_0x7fc3496733f8, L_0x7fc3496733b0, L_0x7fc34aa54970, C4<>;
L_0x7fc34aa54db0 .functor MUXZ 1, L_0x7fc3496734d0, L_0x7fc349673488, L_0x7fc34aa54bc0, C4<>;
S_0x7fc34aa3e360 .scope module, "IDEX" "IDEX" 3 206, 11 2 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "idRegWrite_i";
    .port_info 2 /INPUT 1 "idMemtoReg_i";
    .port_info 3 /INPUT 1 "idMemRead_i";
    .port_info 4 /INPUT 1 "idMemWrite_i";
    .port_info 5 /INPUT 2 "idALUOp_i";
    .port_info 6 /INPUT 1 "idALUSrc_i";
    .port_info 7 /INPUT 32 "iddata1_i";
    .port_info 8 /INPUT 32 "iddata2_i";
    .port_info 9 /INPUT 32 "idImm_i";
    .port_info 10 /INPUT 10 "idfunc10_i";
    .port_info 11 /INPUT 5 "idrs1_i";
    .port_info 12 /INPUT 5 "idrs2_i";
    .port_info 13 /INPUT 5 "idRd_i";
    .port_info 14 /INPUT 1 "memStall_i";
    .port_info 15 /OUTPUT 1 "exRegWrite_o";
    .port_info 16 /OUTPUT 1 "exMemtoReg_o";
    .port_info 17 /OUTPUT 1 "exMemRead_o";
    .port_info 18 /OUTPUT 1 "exMemWrite_o";
    .port_info 19 /OUTPUT 2 "exALUOp_o";
    .port_info 20 /OUTPUT 1 "exALUSrc_o";
    .port_info 21 /OUTPUT 32 "exdata1_o";
    .port_info 22 /OUTPUT 32 "exdata2_o";
    .port_info 23 /OUTPUT 32 "exImm_o";
    .port_info 24 /OUTPUT 10 "exfunc10_o";
    .port_info 25 /OUTPUT 5 "exrs1_o";
    .port_info 26 /OUTPUT 5 "exrs2_o";
    .port_info 27 /OUTPUT 5 "exRd_o";
    .port_info 28 /NODIR 0 "";
v0x7fc34aa3e8f0_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa3e980_0 .var "exALUOp_o", 1 0;
v0x7fc34aa3ea10_0 .var "exALUSrc_o", 0 0;
v0x7fc34aa3eaa0_0 .var "exImm_o", 31 0;
v0x7fc34aa3eb30_0 .var "exMemRead_o", 0 0;
v0x7fc34aa3ec40_0 .var "exMemWrite_o", 0 0;
v0x7fc34aa3ecd0_0 .var "exMemtoReg_o", 0 0;
v0x7fc34aa3ed60_0 .var "exRd_o", 4 0;
v0x7fc34aa3ee30_0 .var "exRegWrite_o", 0 0;
v0x7fc34aa3ef40_0 .var "exdata1_o", 31 0;
v0x7fc34aa3efd0_0 .var "exdata2_o", 31 0;
v0x7fc34aa3f060_0 .var "exfunc10_o", 9 0;
v0x7fc34aa3f0f0_0 .var "exrs1_o", 4 0;
v0x7fc34aa3f180_0 .var "exrs2_o", 4 0;
v0x7fc34aa3f230_0 .net "idALUOp_i", 1 0, v0x7fc34aa3b0f0_0;  alias, 1 drivers
v0x7fc34aa3f2e0_0 .net "idALUSrc_i", 0 0, v0x7fc34aa3b1b0_0;  alias, 1 drivers
v0x7fc34aa3f390_0 .net "idImm_i", 31 0, L_0x7fc34aa543b0;  alias, 1 drivers
v0x7fc34aa3f520_0 .net "idMemRead_i", 0 0, v0x7fc34aa3b2e0_0;  alias, 1 drivers
v0x7fc34aa3f5d0_0 .net "idMemWrite_i", 0 0, v0x7fc34aa3b380_0;  alias, 1 drivers
v0x7fc34aa3f660_0 .net "idMemtoReg_i", 0 0, v0x7fc34aa3b460_0;  alias, 1 drivers
v0x7fc34aa3f6f0_0 .net "idRd_i", 4 0, L_0x7fc34aa55830;  1 drivers
v0x7fc34aa3f780_0 .net "idRegWrite_i", 0 0, v0x7fc34aa3b650_0;  alias, 1 drivers
v0x7fc34aa3f810_0 .net "iddata1_i", 31 0, L_0x7fc34aa532c0;  alias, 1 drivers
v0x7fc34aa3f8a0_0 .net "iddata2_i", 31 0, L_0x7fc34aa53bd0;  alias, 1 drivers
v0x7fc34aa3f930_0 .net "idfunc10_i", 9 0, L_0x7fc34aa55500;  1 drivers
v0x7fc34aa3f9e0_0 .net "idrs1_i", 4 0, L_0x7fc34aa55690;  1 drivers
v0x7fc34aa3fa90_0 .net "idrs2_i", 4 0, L_0x7fc34aa55730;  1 drivers
v0x7fc34aa3fb40_0 .net "memStall_i", 0 0, L_0x7fc34aa55dc0;  alias, 1 drivers
S_0x7fc34aa3fe80 .scope module, "IFID" "IFID" 3 147, 12 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Flush_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "memStall_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 32 "nowPC_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "PCval_o";
v0x7fc34aa40140_0 .net "Flush_i", 0 0, L_0x7fc34aa52450;  alias, 1 drivers
v0x7fc34aa401f0_0 .var "PCval_o", 31 0;
v0x7fc34aa3e570_0 .net "Stall_i", 0 0, L_0x7fc34aa54db0;  alias, 1 drivers
v0x7fc34aa402b0_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
L_0x7fc349673098 .functor BUFT 1, C4<00000000000000000001000000110011>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa40380_0 .net "harmless_op", 31 0, L_0x7fc349673098;  1 drivers
v0x7fc34aa40450_0 .net "instr_i", 31 0, L_0x7fc34aa52980;  alias, 1 drivers
v0x7fc34aa404e0_0 .var "instr_o", 31 0;
v0x7fc34aa40570_0 .net "memStall_i", 0 0, L_0x7fc34aa55dc0;  alias, 1 drivers
v0x7fc34aa40640_0 .net "nowPC_i", 31 0, v0x7fc34aa43aa0_0;  alias, 1 drivers
S_0x7fc34aa407b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 142, 13 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fc34aa52980 .functor BUFZ 32, L_0x7fc34aa52720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc34aa409b0_0 .net *"_ivl_0", 31 0, L_0x7fc34aa52720;  1 drivers
v0x7fc34aa40a70_0 .net *"_ivl_2", 31 0, L_0x7fc34aa52860;  1 drivers
v0x7fc34aa40b10_0 .net *"_ivl_4", 29 0, L_0x7fc34aa527c0;  1 drivers
L_0x7fc349673050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa40ba0_0 .net *"_ivl_6", 1 0, L_0x7fc349673050;  1 drivers
v0x7fc34aa40c50_0 .net "addr_i", 31 0, v0x7fc34aa43aa0_0;  alias, 1 drivers
v0x7fc34aa40d70_0 .net "instr_o", 31 0, L_0x7fc34aa52980;  alias, 1 drivers
v0x7fc34aa40e00 .array "memory", 255 0, 31 0;
L_0x7fc34aa52720 .array/port v0x7fc34aa40e00, L_0x7fc34aa52860;
L_0x7fc34aa527c0 .part v0x7fc34aa43aa0_0, 2, 30;
L_0x7fc34aa52860 .concat [ 30 2 0 0], L_0x7fc34aa527c0, L_0x7fc349673050;
S_0x7fc34aa40eb0 .scope module, "MEMWB" "MEMWB" 3 326, 14 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "memRegWrite";
    .port_info 3 /INPUT 1 "memMemtoReg";
    .port_info 4 /INPUT 32 "memALUResult";
    .port_info 5 /INPUT 32 "memDMdata";
    .port_info 6 /INPUT 5 "memRd";
    .port_info 7 /OUTPUT 1 "wbRegWrite";
    .port_info 8 /OUTPUT 1 "wbMemtoReg";
    .port_info 9 /OUTPUT 32 "wbALUResult";
    .port_info 10 /OUTPUT 5 "wbRd";
    .port_info 11 /OUTPUT 32 "wbDMdata";
v0x7fc34aa411f0_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa41280_0 .net "memALUResult", 31 0, v0x7fc34aa3c140_0;  alias, 1 drivers
v0x7fc34aa41340_0 .net "memDMdata", 31 0, L_0x7fc34aa55eb0;  alias, 1 drivers
v0x7fc34aa413f0_0 .net "memMemtoReg", 0 0, v0x7fc34aa3c390_0;  alias, 1 drivers
v0x7fc34aa414a0_0 .net "memRd", 4 0, v0x7fc34aa3c430_0;  alias, 1 drivers
v0x7fc34aa415b0_0 .net "memRegWrite", 0 0, v0x7fc34aa3c4e0_0;  alias, 1 drivers
v0x7fc34aa41680_0 .net "memStall_i", 0 0, L_0x7fc34aa55dc0;  alias, 1 drivers
v0x7fc34aa41710_0 .var "wbALUResult", 31 0;
v0x7fc34aa417a0_0 .var "wbDMdata", 31 0;
v0x7fc34aa418b0_0 .var "wbMemtoReg", 0 0;
v0x7fc34aa41940_0 .var "wbRd", 4 0;
v0x7fc34aa419f0_0 .var "wbRegWrite", 0 0;
S_0x7fc34aa41b60 .scope module, "MUX_ALU1" "MUX4" 3 243, 15 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fc34aa41e30_0 .var "data_o", 31 0;
v0x7fc34aa41f00_0 .net "exdata_i", 31 0, v0x7fc34aa3ef40_0;  alias, 1 drivers
v0x7fc34aa41f90_0 .net "memALUResult_i", 31 0, v0x7fc34aa3c140_0;  alias, 1 drivers
v0x7fc34aa42060_0 .net "select_i", 1 0, v0x7fc34aa3cb40_0;  alias, 1 drivers
v0x7fc34aa420f0_0 .net "wbWriteData_i", 31 0, L_0x7fc34aa593c0;  alias, 1 drivers
E_0x7fc34aa41dd0 .event edge, v0x7fc34aa3cb40_0, v0x7fc34aa3ef40_0, v0x7fc34aa420f0_0, v0x7fc34aa3c140_0;
S_0x7fc34aa42230 .scope module, "MUX_ALU2" "MUX4" 3 250, 15 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fc34aa424c0_0 .var "data_o", 31 0;
v0x7fc34aa42580_0 .net "exdata_i", 31 0, v0x7fc34aa3efd0_0;  alias, 1 drivers
v0x7fc34aa42630_0 .net "memALUResult_i", 31 0, v0x7fc34aa3c140_0;  alias, 1 drivers
v0x7fc34aa426e0_0 .net "select_i", 1 0, v0x7fc34aa3cc00_0;  alias, 1 drivers
v0x7fc34aa42790_0 .net "wbWriteData_i", 31 0, L_0x7fc34aa593c0;  alias, 1 drivers
E_0x7fc34aa42470 .event edge, v0x7fc34aa3cc00_0, v0x7fc34aa3efd0_0, v0x7fc34aa420f0_0, v0x7fc34aa3c140_0;
S_0x7fc34aa428d0 .scope module, "MUX_ALUSrc" "MUX32" 3 258, 16 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc34aa42b10_0 .net "data1_i", 31 0, v0x7fc34aa424c0_0;  alias, 1 drivers
v0x7fc34aa42c00_0 .net "data2_i", 31 0, v0x7fc34aa3eaa0_0;  alias, 1 drivers
v0x7fc34aa42c90_0 .net "data_o", 31 0, L_0x7fc34aa558d0;  alias, 1 drivers
v0x7fc34aa42d40_0 .net "select_i", 0 0, v0x7fc34aa3ea10_0;  alias, 1 drivers
L_0x7fc34aa558d0 .functor MUXZ 32, v0x7fc34aa424c0_0, v0x7fc34aa3eaa0_0, v0x7fc34aa3ea10_0, C4<>;
S_0x7fc34aa42e20 .scope module, "MUX_MemtoReg" "MUX32" 3 343, 16 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc34aa43040_0 .net "data1_i", 31 0, v0x7fc34aa41710_0;  alias, 1 drivers
v0x7fc34aa43110_0 .net "data2_i", 31 0, v0x7fc34aa417a0_0;  alias, 1 drivers
v0x7fc34aa431c0_0 .net "data_o", 31 0, L_0x7fc34aa593c0;  alias, 1 drivers
v0x7fc34aa432b0_0 .net "select_i", 0 0, v0x7fc34aa418b0_0;  alias, 1 drivers
L_0x7fc34aa593c0 .functor MUXZ 32, v0x7fc34aa41710_0, v0x7fc34aa417a0_0, v0x7fc34aa418b0_0, C4<>;
S_0x7fc34aa43380 .scope module, "PC" "PC" 3 117, 17 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "memStall_i";
    .port_info 5 /INPUT 1 "PCWrite_i";
    .port_info 6 /INPUT 32 "pc_i";
    .port_info 7 /OUTPUT 32 "pc_o";
    .port_info 8 /NODIR 0 "";
v0x7fc34aa43790_0 .net "PCWrite_i", 0 0, L_0x7fc34aa54810;  alias, 1 drivers
v0x7fc34aa43850_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa438e0_0 .net "memStall_i", 0 0, L_0x7fc34aa55dc0;  alias, 1 drivers
v0x7fc34aa43a10_0 .net "pc_i", 31 0, L_0x7fc34aa52580;  alias, 1 drivers
v0x7fc34aa43aa0_0 .var "pc_o", 31 0;
v0x7fc34aa43b30_0 .net "rst_i", 0 0, v0x7fc34aa51150_0;  alias, 1 drivers
v0x7fc34aa43bc0_0 .net "stall_i", 0 0, L_0x7fc34aa54db0;  alias, 1 drivers
v0x7fc34aa43c90_0 .net "start_i", 0 0, v0x7fc34aa511f0_0;  alias, 1 drivers
E_0x7fc34aa43760 .event posedge, v0x7fc34aa43b30_0, v0x7fc34aa3bbb0_0;
S_0x7fc34aa43db0 .scope module, "PCMUX" "MUX32" 3 136, 16 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc34aa43fd0_0 .net "data1_i", 31 0, v0x7fc34aa3a700_0;  alias, 1 drivers
v0x7fc34aa440a0_0 .net "data2_i", 31 0, v0x7fc34aa3ac90_0;  alias, 1 drivers
v0x7fc34aa44130_0 .net "data_o", 31 0, L_0x7fc34aa52580;  alias, 1 drivers
v0x7fc34aa441e0_0 .net "select_i", 0 0, L_0x7fc34aa52450;  alias, 1 drivers
L_0x7fc34aa52580 .functor MUXZ 32, v0x7fc34aa3a700_0, v0x7fc34aa3ac90_0, L_0x7fc34aa52450, C4<>;
S_0x7fc34aa442c0 .scope module, "Registers" "Registers" 3 170, 18 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fc34aa52c30 .functor AND 1, L_0x7fc34aa52ad0, v0x7fc34aa419f0_0, C4<1>, C4<1>;
L_0x7fc34aa52fc0 .functor AND 1, L_0x7fc34aa52c30, L_0x7fc34aa52ea0, C4<1>, C4<1>;
L_0x7fc34aa53500 .functor AND 1, L_0x7fc34aa53420, v0x7fc34aa419f0_0, C4<1>, C4<1>;
L_0x7fc34aa53860 .functor AND 1, L_0x7fc34aa53500, L_0x7fc34aa536f0, C4<1>, C4<1>;
v0x7fc34aa44580_0 .net "RDaddr_i", 4 0, v0x7fc34aa41940_0;  alias, 1 drivers
v0x7fc34aa44670_0 .net "RDdata_i", 31 0, L_0x7fc34aa593c0;  alias, 1 drivers
v0x7fc34aa44700_0 .net "RS1addr_i", 4 0, L_0x7fc34aa53cf0;  1 drivers
v0x7fc34aa44790_0 .net "RS1data_o", 31 0, L_0x7fc34aa532c0;  alias, 1 drivers
v0x7fc34aa44850_0 .net "RS2addr_i", 4 0, L_0x7fc34aa53e90;  1 drivers
v0x7fc34aa44930_0 .net "RS2data_o", 31 0, L_0x7fc34aa53bd0;  alias, 1 drivers
v0x7fc34aa449d0_0 .net "RegWrite_i", 0 0, v0x7fc34aa419f0_0;  alias, 1 drivers
v0x7fc34aa44aa0_0 .net *"_ivl_0", 0 0, L_0x7fc34aa52ad0;  1 drivers
v0x7fc34aa44b30_0 .net *"_ivl_10", 0 0, L_0x7fc34aa52ea0;  1 drivers
v0x7fc34aa44c40_0 .net *"_ivl_13", 0 0, L_0x7fc34aa52fc0;  1 drivers
v0x7fc34aa44cd0_0 .net *"_ivl_14", 31 0, L_0x7fc34aa530d0;  1 drivers
v0x7fc34aa44d80_0 .net *"_ivl_16", 6 0, L_0x7fc34aa53170;  1 drivers
L_0x7fc349673170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa44e30_0 .net *"_ivl_19", 1 0, L_0x7fc349673170;  1 drivers
v0x7fc34aa44ee0_0 .net *"_ivl_22", 0 0, L_0x7fc34aa53420;  1 drivers
v0x7fc34aa44f80_0 .net *"_ivl_25", 0 0, L_0x7fc34aa53500;  1 drivers
v0x7fc34aa45020_0 .net *"_ivl_26", 31 0, L_0x7fc34aa535b0;  1 drivers
L_0x7fc3496731b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa450d0_0 .net *"_ivl_29", 26 0, L_0x7fc3496731b8;  1 drivers
v0x7fc34aa45260_0 .net *"_ivl_3", 0 0, L_0x7fc34aa52c30;  1 drivers
L_0x7fc349673200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa452f0_0 .net/2u *"_ivl_30", 31 0, L_0x7fc349673200;  1 drivers
v0x7fc34aa45390_0 .net *"_ivl_32", 0 0, L_0x7fc34aa536f0;  1 drivers
v0x7fc34aa45430_0 .net *"_ivl_35", 0 0, L_0x7fc34aa53860;  1 drivers
v0x7fc34aa454d0_0 .net *"_ivl_36", 31 0, L_0x7fc34aa53910;  1 drivers
v0x7fc34aa45580_0 .net *"_ivl_38", 6 0, L_0x7fc34aa539b0;  1 drivers
v0x7fc34aa45630_0 .net *"_ivl_4", 31 0, L_0x7fc34aa52d60;  1 drivers
L_0x7fc349673248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa456e0_0 .net *"_ivl_41", 1 0, L_0x7fc349673248;  1 drivers
L_0x7fc3496730e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa45790_0 .net *"_ivl_7", 26 0, L_0x7fc3496730e0;  1 drivers
L_0x7fc349673128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa45840_0 .net/2u *"_ivl_8", 31 0, L_0x7fc349673128;  1 drivers
v0x7fc34aa458f0_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa45980 .array/s "register", 31 0, 31 0;
L_0x7fc34aa52ad0 .cmp/eq 5, L_0x7fc34aa53cf0, v0x7fc34aa41940_0;
L_0x7fc34aa52d60 .concat [ 5 27 0 0], L_0x7fc34aa53cf0, L_0x7fc3496730e0;
L_0x7fc34aa52ea0 .cmp/ne 32, L_0x7fc34aa52d60, L_0x7fc349673128;
L_0x7fc34aa530d0 .array/port v0x7fc34aa45980, L_0x7fc34aa53170;
L_0x7fc34aa53170 .concat [ 5 2 0 0], L_0x7fc34aa53cf0, L_0x7fc349673170;
L_0x7fc34aa532c0 .functor MUXZ 32, L_0x7fc34aa530d0, L_0x7fc34aa593c0, L_0x7fc34aa52fc0, C4<>;
L_0x7fc34aa53420 .cmp/eq 5, L_0x7fc34aa53e90, v0x7fc34aa41940_0;
L_0x7fc34aa535b0 .concat [ 5 27 0 0], L_0x7fc34aa53e90, L_0x7fc3496731b8;
L_0x7fc34aa536f0 .cmp/ne 32, L_0x7fc34aa535b0, L_0x7fc349673200;
L_0x7fc34aa53910 .array/port v0x7fc34aa45980, L_0x7fc34aa539b0;
L_0x7fc34aa539b0 .concat [ 5 2 0 0], L_0x7fc34aa53e90, L_0x7fc349673248;
L_0x7fc34aa53bd0 .functor MUXZ 32, L_0x7fc34aa53910, L_0x7fc34aa593c0, L_0x7fc34aa53860, C4<>;
S_0x7fc34aa45ae0 .scope module, "Shifter" "Shifter" 3 195, 19 14 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fc34aa45c80_0 .net *"_ivl_2", 30 0, L_0x7fc34aa55150;  1 drivers
L_0x7fc349673518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa45d20_0 .net *"_ivl_4", 0 0, L_0x7fc349673518;  1 drivers
v0x7fc34aa45dc0_0 .net "data_i", 31 0, L_0x7fc34aa543b0;  alias, 1 drivers
v0x7fc34aa45e70_0 .net "data_o", 31 0, L_0x7fc34aa551f0;  alias, 1 drivers
L_0x7fc34aa55150 .part L_0x7fc34aa543b0, 0, 31;
L_0x7fc34aa551f0 .concat [ 1 31 0 0], L_0x7fc349673518, L_0x7fc34aa55150;
S_0x7fc34aa45f30 .scope module, "Sign_Extend" "Sign_Extend" 3 181, 20 1 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fc34aa46170_0 .net *"_ivl_1", 6 0, L_0x7fc34aa53fb0;  1 drivers
v0x7fc34aa46230_0 .net *"_ivl_3", 2 0, L_0x7fc34aa54050;  1 drivers
v0x7fc34aa462e0_0 .net *"_ivl_7", 0 0, L_0x7fc34aa54190;  1 drivers
v0x7fc34aa463a0_0 .net *"_ivl_8", 19 0, L_0x7fc34aa54230;  1 drivers
v0x7fc34aa46450_0 .net "data_i", 31 0, v0x7fc34aa404e0_0;  alias, 1 drivers
v0x7fc34aa46530_0 .net "data_o", 31 0, L_0x7fc34aa543b0;  alias, 1 drivers
v0x7fc34aa46600_0 .var/s "imm", 11 0;
v0x7fc34aa466b0_0 .net "opfunc3", 9 0, L_0x7fc34aa540f0;  1 drivers
E_0x7fc34aa46120 .event edge, v0x7fc34aa466b0_0, v0x7fc34aa404e0_0;
L_0x7fc34aa53fb0 .part v0x7fc34aa404e0_0, 0, 7;
L_0x7fc34aa54050 .part v0x7fc34aa404e0_0, 12, 3;
L_0x7fc34aa540f0 .concat [ 3 7 0 0], L_0x7fc34aa54050, L_0x7fc34aa53fb0;
L_0x7fc34aa54190 .part v0x7fc34aa46600_0, 11, 1;
LS_0x7fc34aa54230_0_0 .concat [ 1 1 1 1], L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190;
LS_0x7fc34aa54230_0_4 .concat [ 1 1 1 1], L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190;
LS_0x7fc34aa54230_0_8 .concat [ 1 1 1 1], L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190;
LS_0x7fc34aa54230_0_12 .concat [ 1 1 1 1], L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190;
LS_0x7fc34aa54230_0_16 .concat [ 1 1 1 1], L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190, L_0x7fc34aa54190;
LS_0x7fc34aa54230_1_0 .concat [ 4 4 4 4], LS_0x7fc34aa54230_0_0, LS_0x7fc34aa54230_0_4, LS_0x7fc34aa54230_0_8, LS_0x7fc34aa54230_0_12;
LS_0x7fc34aa54230_1_4 .concat [ 4 0 0 0], LS_0x7fc34aa54230_0_16;
L_0x7fc34aa54230 .concat [ 16 4 0 0], LS_0x7fc34aa54230_1_0, LS_0x7fc34aa54230_1_4;
L_0x7fc34aa543b0 .concat [ 12 20 0 0], v0x7fc34aa46600_0, L_0x7fc34aa54230;
S_0x7fc34aa46790 .scope module, "dcache" "dcache_controller" 3 303, 21 3 0, S_0x7fc34aa04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7fc34aa46950 .param/l "STATE_IDLE" 0 21 68, C4<000>;
P_0x7fc34aa46990 .param/l "STATE_MISS" 0 21 72, C4<100>;
P_0x7fc34aa469d0 .param/l "STATE_READMISS" 0 21 69, C4<001>;
P_0x7fc34aa46a10 .param/l "STATE_READMISSOK" 0 21 70, C4<010>;
P_0x7fc34aa46a50 .param/l "STATE_WRITEBACK" 0 21 71, C4<011>;
L_0x7fc34aa559f0 .functor OR 1, v0x7fc34aa3c250_0, v0x7fc34aa3c2f0_0, C4<0>, C4<0>;
L_0x7fc34aa4adc0 .functor NOT 1, v0x7fc34aa49b60_0, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa55dc0 .functor AND 1, L_0x7fc34aa4adc0, L_0x7fc34aa559f0, C4<1>, C4<1>;
L_0x7fc34aa55eb0 .functor BUFZ 32, v0x7fc34aa4b440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc34aa56210 .functor BUFZ 4, L_0x7fc34aa55b00, C4<0000>, C4<0000>, C4<0000>;
L_0x7fc34aa562f0 .functor BUFZ 1, L_0x7fc34aa559f0, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa563a0 .functor OR 1, v0x7fc34aa4b030_0, L_0x7fc34aa56c80, C4<0>, C4<0>;
L_0x7fc34aa56b50 .functor BUFZ 256, v0x7fc34aa49970_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fc34aa56c80 .functor AND 1, v0x7fc34aa49b60_0, v0x7fc34aa3c2f0_0, C4<1>, C4<1>;
L_0x7fc34aa56e50 .functor BUFZ 1, L_0x7fc34aa56c80, C4<0>, C4<0>, C4<0>;
L_0x7fc349673560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa4a7c0_0 .net/2u *"_ivl_26", 0 0, L_0x7fc349673560;  1 drivers
L_0x7fc3496735a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa4a880_0 .net/2u *"_ivl_34", 4 0, L_0x7fc3496735a8;  1 drivers
v0x7fc34aa4a920_0 .net *"_ivl_36", 31 0, L_0x7fc34aa56780;  1 drivers
L_0x7fc3496735f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa4a9b0_0 .net/2u *"_ivl_38", 4 0, L_0x7fc3496735f0;  1 drivers
v0x7fc34aa4aa50_0 .net *"_ivl_40", 31 0, L_0x7fc34aa568f0;  1 drivers
v0x7fc34aa4ab40_0 .net *"_ivl_8", 0 0, L_0x7fc34aa4adc0;  1 drivers
v0x7fc34aa4abf0_0 .net "cache_dirty", 0 0, L_0x7fc34aa56e50;  1 drivers
v0x7fc34aa4ac90_0 .net "cache_sram_data", 255 0, L_0x7fc34aa56630;  1 drivers
v0x7fc34aa4ad30_0 .net "cache_sram_enable", 0 0, L_0x7fc34aa562f0;  1 drivers
v0x7fc34aa4ae60_0 .net "cache_sram_index", 3 0, L_0x7fc34aa56210;  1 drivers
v0x7fc34aa4aef0_0 .net "cache_sram_tag", 24 0, L_0x7fc34aa56490;  1 drivers
v0x7fc34aa4af80_0 .net "cache_sram_write", 0 0, L_0x7fc34aa563a0;  1 drivers
v0x7fc34aa4b030_0 .var "cache_write", 0 0;
v0x7fc34aa4b0c0_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa4b150_0 .net "cpu_MemRead_i", 0 0, v0x7fc34aa3c250_0;  alias, 1 drivers
v0x7fc34aa4b200_0 .net "cpu_MemWrite_i", 0 0, v0x7fc34aa3c2f0_0;  alias, 1 drivers
v0x7fc34aa4b2b0_0 .net "cpu_addr_i", 31 0, v0x7fc34aa3c140_0;  alias, 1 drivers
v0x7fc34aa4b440_0 .var "cpu_data", 31 0;
v0x7fc34aa4b4d0_0 .net "cpu_data_i", 31 0, v0x7fc34aa3c620_0;  alias, 1 drivers
v0x7fc34aa4b580_0 .net "cpu_data_o", 31 0, L_0x7fc34aa55eb0;  alias, 1 drivers
v0x7fc34aa4b610_0 .net "cpu_index", 3 0, L_0x7fc34aa55b00;  1 drivers
v0x7fc34aa4b6a0_0 .net "cpu_offset", 4 0, L_0x7fc34aa55ba0;  1 drivers
v0x7fc34aa4b740_0 .net "cpu_req", 0 0, L_0x7fc34aa559f0;  1 drivers
v0x7fc34aa4b7e0_0 .net "cpu_stall_o", 0 0, L_0x7fc34aa55dc0;  alias, 1 drivers
v0x7fc34aa4b870_0 .net "cpu_tag", 22 0, L_0x7fc34aa55a60;  1 drivers
v0x7fc34aa4b920_0 .net "hit", 0 0, v0x7fc34aa49b60_0;  1 drivers
v0x7fc34aa4b9d0_0 .net "mem_ack_i", 0 0, L_0x7fc34aa52220;  alias, 1 drivers
v0x7fc34aa4ba60_0 .net "mem_addr_o", 31 0, L_0x7fc34aa56a50;  alias, 1 drivers
v0x7fc34aa4bb10_0 .net "mem_data_i", 255 0, L_0x7fc34aa52140;  alias, 1 drivers
v0x7fc34aa4bbc0_0 .net "mem_data_o", 255 0, L_0x7fc34aa56b50;  alias, 1 drivers
v0x7fc34aa4bc70_0 .var "mem_enable", 0 0;
v0x7fc34aa4bd10_0 .net "mem_enable_o", 0 0, v0x7fc34aa4bc70_0;  alias, 1 drivers
v0x7fc34aa4bdb0_0 .var "mem_write", 0 0;
v0x7fc34aa4b350_0 .net "mem_write_o", 0 0, v0x7fc34aa4bdb0_0;  alias, 1 drivers
v0x7fc34aa4c040_0 .net "r_hit_data", 255 0, L_0x7fc34aa56ec0;  1 drivers
v0x7fc34aa4c0d0_0 .net "rst_i", 0 0, v0x7fc34aa51150_0;  alias, 1 drivers
v0x7fc34aa4c1a0_0 .net "sram_cache_data", 255 0, v0x7fc34aa49970_0;  1 drivers
v0x7fc34aa4c230_0 .net "sram_cache_tag", 24 0, v0x7fc34aa4a3a0_0;  1 drivers
v0x7fc34aa4c2c0_0 .net "sram_dirty", 0 0, L_0x7fc34aa56020;  1 drivers
v0x7fc34aa4c350_0 .net "sram_tag", 22 0, L_0x7fc34aa560f0;  1 drivers
v0x7fc34aa4c400_0 .net "sram_valid", 0 0, L_0x7fc34aa55f20;  1 drivers
v0x7fc34aa4c4a0_0 .var "state", 2 0;
v0x7fc34aa4c550_0 .var "w_hit_data", 255 0;
v0x7fc34aa4c600_0 .var "write_back", 0 0;
v0x7fc34aa4c6a0_0 .net "write_hit", 0 0, L_0x7fc34aa56c80;  1 drivers
E_0x7fc34aa46dc0 .event edge, v0x7fc34aa3c620_0, v0x7fc34aa4c040_0, v0x7fc34aa4b6a0_0;
E_0x7fc34aa46e10 .event edge, v0x7fc34aa4c040_0, v0x7fc34aa4b6a0_0;
L_0x7fc34aa55a60 .part v0x7fc34aa3c140_0, 9, 23;
L_0x7fc34aa55b00 .part v0x7fc34aa3c140_0, 5, 4;
L_0x7fc34aa55ba0 .part v0x7fc34aa3c140_0, 0, 5;
L_0x7fc34aa55f20 .part v0x7fc34aa4a3a0_0, 24, 1;
L_0x7fc34aa56020 .part v0x7fc34aa4a3a0_0, 23, 1;
L_0x7fc34aa560f0 .part v0x7fc34aa4a3a0_0, 0, 23;
L_0x7fc34aa56490 .concat [ 23 1 1 0], L_0x7fc34aa55a60, L_0x7fc34aa56e50, L_0x7fc349673560;
L_0x7fc34aa56630 .functor MUXZ 256, L_0x7fc34aa52140, v0x7fc34aa4c550_0, v0x7fc34aa49b60_0, C4<>;
L_0x7fc34aa56780 .concat [ 5 4 23 0], L_0x7fc3496735a8, L_0x7fc34aa55b00, L_0x7fc34aa560f0;
L_0x7fc34aa568f0 .concat [ 5 4 23 0], L_0x7fc3496735f0, L_0x7fc34aa55b00, L_0x7fc34aa55a60;
L_0x7fc34aa56a50 .functor MUXZ 32, L_0x7fc34aa568f0, L_0x7fc34aa56780, v0x7fc34aa4c600_0, C4<>;
L_0x7fc34aa56ec0 .functor MUXZ 256, L_0x7fc34aa52140, v0x7fc34aa49970_0, v0x7fc34aa49b60_0, C4<>;
S_0x7fc34aa46e50 .scope module, "dcache_sram" "dcache_sram" 21 235, 22 1 0, S_0x7fc34aa46790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /NODIR 0 "";
L_0x7fc34aa57ce0 .functor AND 1, L_0x7fc34aa573e0, L_0x7fc34aa57c40, C4<1>, C4<1>;
L_0x7fc34aa57dd0 .functor NOT 1, L_0x7fc34aa57ce0, C4<0>, C4<0>, C4<0>;
L_0x7fc34aa58680 .functor AND 1, L_0x7fc34aa573e0, L_0x7fc34aa58500, C4<1>, C4<1>;
L_0x7fc34aa59230 .functor AND 1, L_0x7fc34aa57c40, L_0x7fc34aa59190, C4<1>, C4<1>;
L_0x7fc34aa592a0 .functor OR 1, L_0x7fc34aa58680, L_0x7fc34aa59230, C4<0>, C4<0>;
v0x7fc34aa473f0_0 .net *"_ivl_0", 24 0, L_0x7fc34aa56fe0;  1 drivers
L_0x7fc3496736c8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa474b0_0 .net/2u *"_ivl_10", 8 0, L_0x7fc3496736c8;  1 drivers
v0x7fc34aa47560_0 .net *"_ivl_100", 0 0, L_0x7fc34aa59190;  1 drivers
v0x7fc34aa47610_0 .net *"_ivl_13", 8 0, L_0x7fc34aa57280;  1 drivers
v0x7fc34aa476c0_0 .net *"_ivl_16", 24 0, L_0x7fc34aa574f0;  1 drivers
v0x7fc34aa477b0_0 .net *"_ivl_18", 7 0, L_0x7fc34aa57590;  1 drivers
v0x7fc34aa47860_0 .net *"_ivl_2", 7 0, L_0x7fc34aa57080;  1 drivers
L_0x7fc349673710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa47910_0 .net *"_ivl_21", 3 0, L_0x7fc349673710;  1 drivers
v0x7fc34aa479c0_0 .net *"_ivl_22", 8 0, L_0x7fc34aa57710;  1 drivers
L_0x7fc349673758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa47ad0_0 .net *"_ivl_25", 0 0, L_0x7fc349673758;  1 drivers
L_0x7fc3496737a0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa47b80_0 .net/2u *"_ivl_26", 8 0, L_0x7fc3496737a0;  1 drivers
v0x7fc34aa47c30_0 .net *"_ivl_29", 8 0, L_0x7fc34aa57830;  1 drivers
L_0x7fc3496737e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa47ce0_0 .net *"_ivl_34", 0 0, L_0x7fc3496737e8;  1 drivers
v0x7fc34aa47d90_0 .net *"_ivl_35", 9 0, L_0x7fc34aa579c0;  1 drivers
L_0x7fc349673b00 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa47e40_0 .net/2u *"_ivl_39", 9 0, L_0x7fc349673b00;  1 drivers
v0x7fc34aa47ef0_0 .net *"_ivl_40", 9 0, L_0x7fc34aa57aa0;  1 drivers
v0x7fc34aa47fa0_0 .net *"_ivl_44", 0 0, L_0x7fc34aa57ce0;  1 drivers
v0x7fc34aa48130_0 .net *"_ivl_49", 22 0, L_0x7fc34aa57e80;  1 drivers
L_0x7fc349673638 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa481c0_0 .net *"_ivl_5", 3 0, L_0x7fc349673638;  1 drivers
v0x7fc34aa48270_0 .net *"_ivl_50", 24 0, L_0x7fc34aa57f90;  1 drivers
v0x7fc34aa48320_0 .net *"_ivl_52", 7 0, L_0x7fc34aa58030;  1 drivers
L_0x7fc349673830 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa483d0_0 .net *"_ivl_55", 3 0, L_0x7fc349673830;  1 drivers
v0x7fc34aa48480_0 .net *"_ivl_56", 8 0, L_0x7fc34aa58190;  1 drivers
L_0x7fc349673878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa48530_0 .net *"_ivl_59", 0 0, L_0x7fc349673878;  1 drivers
v0x7fc34aa485e0_0 .net *"_ivl_6", 8 0, L_0x7fc34aa57120;  1 drivers
L_0x7fc3496738c0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa48690_0 .net/2u *"_ivl_60", 8 0, L_0x7fc3496738c0;  1 drivers
v0x7fc34aa48740_0 .net *"_ivl_63", 8 0, L_0x7fc34aa58270;  1 drivers
v0x7fc34aa487f0_0 .net *"_ivl_65", 22 0, L_0x7fc34aa58460;  1 drivers
v0x7fc34aa488a0_0 .net *"_ivl_66", 0 0, L_0x7fc34aa58500;  1 drivers
v0x7fc34aa48940_0 .net *"_ivl_71", 22 0, L_0x7fc34aa586f0;  1 drivers
v0x7fc34aa489f0_0 .net *"_ivl_72", 24 0, L_0x7fc34aa58810;  1 drivers
v0x7fc34aa48aa0_0 .net *"_ivl_74", 7 0, L_0x7fc34aa585e0;  1 drivers
L_0x7fc349673908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa48b50_0 .net *"_ivl_77", 3 0, L_0x7fc349673908;  1 drivers
v0x7fc34aa48050_0 .net *"_ivl_78", 8 0, L_0x7fc34aa54c90;  1 drivers
L_0x7fc349673950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa48de0_0 .net *"_ivl_81", 0 0, L_0x7fc349673950;  1 drivers
L_0x7fc349673998 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa48e70_0 .net/2u *"_ivl_82", 8 0, L_0x7fc349673998;  1 drivers
v0x7fc34aa48f10_0 .net *"_ivl_85", 8 0, L_0x7fc34aa588b0;  1 drivers
L_0x7fc349673680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa48fc0_0 .net *"_ivl_9", 0 0, L_0x7fc349673680;  1 drivers
L_0x7fc3496739e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa49070_0 .net *"_ivl_90", 0 0, L_0x7fc3496739e0;  1 drivers
v0x7fc34aa49120_0 .net *"_ivl_91", 9 0, L_0x7fc34aa58d40;  1 drivers
L_0x7fc349673b48 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa491d0_0 .net/2u *"_ivl_95", 9 0, L_0x7fc349673b48;  1 drivers
v0x7fc34aa49280_0 .net *"_ivl_96", 9 0, L_0x7fc34aa58ba0;  1 drivers
v0x7fc34aa49330_0 .net *"_ivl_99", 22 0, L_0x7fc34aa58fd0;  1 drivers
v0x7fc34aa493e0_0 .net "addr_i", 3 0, L_0x7fc34aa56210;  alias, 1 drivers
v0x7fc34aa49490_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa49520 .array "data", 31 0, 255 0;
v0x7fc34aa498c0_0 .net "data_i", 255 0, L_0x7fc34aa56630;  alias, 1 drivers
v0x7fc34aa49970_0 .var "data_o", 255 0;
v0x7fc34aa49a20_0 .net "enable_i", 0 0, L_0x7fc34aa562f0;  alias, 1 drivers
v0x7fc34aa49ac0_0 .net "hit", 0 0, L_0x7fc34aa592a0;  1 drivers
v0x7fc34aa49b60_0 .var "hit_o", 0 0;
v0x7fc34aa49c00_0 .net "hit_w0", 0 0, L_0x7fc34aa58680;  1 drivers
v0x7fc34aa49ca0_0 .net "hit_w1", 0 0, L_0x7fc34aa59230;  1 drivers
v0x7fc34aa49d40_0 .var/i "i", 31 0;
v0x7fc34aa49df0_0 .var/i "j", 31 0;
v0x7fc34aa49ea0 .array "ref", 0 15, 0 0;
v0x7fc34aa49f30_0 .net "rst_i", 0 0, v0x7fc34aa51150_0;  alias, 1 drivers
v0x7fc34aa49fe0 .array "tag", 31 0, 24 0;
v0x7fc34aa4a2f0_0 .net "tag_i", 24 0, L_0x7fc34aa56490;  alias, 1 drivers
v0x7fc34aa4a3a0_0 .var "tag_o", 24 0;
v0x7fc34aa4a450_0 .net "validw", 0 0, L_0x7fc34aa57dd0;  1 drivers
v0x7fc34aa4a4f0_0 .net "vw0", 0 0, L_0x7fc34aa573e0;  1 drivers
v0x7fc34aa4a590_0 .net "vw1", 0 0, L_0x7fc34aa57c40;  1 drivers
v0x7fc34aa4a630_0 .net "write_i", 0 0, L_0x7fc34aa563a0;  alias, 1 drivers
E_0x7fc34aa47180/0 .event edge, v0x7fc34aa49ac0_0, v0x7fc34aa49a20_0, v0x7fc34aa49c00_0, v0x7fc34aa493e0_0;
v0x7fc34aa49fe0_0 .array/port v0x7fc34aa49fe0, 0;
v0x7fc34aa49fe0_1 .array/port v0x7fc34aa49fe0, 1;
v0x7fc34aa49fe0_2 .array/port v0x7fc34aa49fe0, 2;
v0x7fc34aa49fe0_3 .array/port v0x7fc34aa49fe0, 3;
E_0x7fc34aa47180/1 .event edge, v0x7fc34aa49fe0_0, v0x7fc34aa49fe0_1, v0x7fc34aa49fe0_2, v0x7fc34aa49fe0_3;
v0x7fc34aa49fe0_4 .array/port v0x7fc34aa49fe0, 4;
v0x7fc34aa49fe0_5 .array/port v0x7fc34aa49fe0, 5;
v0x7fc34aa49fe0_6 .array/port v0x7fc34aa49fe0, 6;
v0x7fc34aa49fe0_7 .array/port v0x7fc34aa49fe0, 7;
E_0x7fc34aa47180/2 .event edge, v0x7fc34aa49fe0_4, v0x7fc34aa49fe0_5, v0x7fc34aa49fe0_6, v0x7fc34aa49fe0_7;
v0x7fc34aa49fe0_8 .array/port v0x7fc34aa49fe0, 8;
v0x7fc34aa49fe0_9 .array/port v0x7fc34aa49fe0, 9;
v0x7fc34aa49fe0_10 .array/port v0x7fc34aa49fe0, 10;
v0x7fc34aa49fe0_11 .array/port v0x7fc34aa49fe0, 11;
E_0x7fc34aa47180/3 .event edge, v0x7fc34aa49fe0_8, v0x7fc34aa49fe0_9, v0x7fc34aa49fe0_10, v0x7fc34aa49fe0_11;
v0x7fc34aa49fe0_12 .array/port v0x7fc34aa49fe0, 12;
v0x7fc34aa49fe0_13 .array/port v0x7fc34aa49fe0, 13;
v0x7fc34aa49fe0_14 .array/port v0x7fc34aa49fe0, 14;
v0x7fc34aa49fe0_15 .array/port v0x7fc34aa49fe0, 15;
E_0x7fc34aa47180/4 .event edge, v0x7fc34aa49fe0_12, v0x7fc34aa49fe0_13, v0x7fc34aa49fe0_14, v0x7fc34aa49fe0_15;
v0x7fc34aa49fe0_16 .array/port v0x7fc34aa49fe0, 16;
v0x7fc34aa49fe0_17 .array/port v0x7fc34aa49fe0, 17;
v0x7fc34aa49fe0_18 .array/port v0x7fc34aa49fe0, 18;
v0x7fc34aa49fe0_19 .array/port v0x7fc34aa49fe0, 19;
E_0x7fc34aa47180/5 .event edge, v0x7fc34aa49fe0_16, v0x7fc34aa49fe0_17, v0x7fc34aa49fe0_18, v0x7fc34aa49fe0_19;
v0x7fc34aa49fe0_20 .array/port v0x7fc34aa49fe0, 20;
v0x7fc34aa49fe0_21 .array/port v0x7fc34aa49fe0, 21;
v0x7fc34aa49fe0_22 .array/port v0x7fc34aa49fe0, 22;
v0x7fc34aa49fe0_23 .array/port v0x7fc34aa49fe0, 23;
E_0x7fc34aa47180/6 .event edge, v0x7fc34aa49fe0_20, v0x7fc34aa49fe0_21, v0x7fc34aa49fe0_22, v0x7fc34aa49fe0_23;
v0x7fc34aa49fe0_24 .array/port v0x7fc34aa49fe0, 24;
v0x7fc34aa49fe0_25 .array/port v0x7fc34aa49fe0, 25;
v0x7fc34aa49fe0_26 .array/port v0x7fc34aa49fe0, 26;
v0x7fc34aa49fe0_27 .array/port v0x7fc34aa49fe0, 27;
E_0x7fc34aa47180/7 .event edge, v0x7fc34aa49fe0_24, v0x7fc34aa49fe0_25, v0x7fc34aa49fe0_26, v0x7fc34aa49fe0_27;
v0x7fc34aa49fe0_28 .array/port v0x7fc34aa49fe0, 28;
v0x7fc34aa49fe0_29 .array/port v0x7fc34aa49fe0, 29;
v0x7fc34aa49fe0_30 .array/port v0x7fc34aa49fe0, 30;
v0x7fc34aa49fe0_31 .array/port v0x7fc34aa49fe0, 31;
E_0x7fc34aa47180/8 .event edge, v0x7fc34aa49fe0_28, v0x7fc34aa49fe0_29, v0x7fc34aa49fe0_30, v0x7fc34aa49fe0_31;
v0x7fc34aa49520_0 .array/port v0x7fc34aa49520, 0;
v0x7fc34aa49520_1 .array/port v0x7fc34aa49520, 1;
v0x7fc34aa49520_2 .array/port v0x7fc34aa49520, 2;
v0x7fc34aa49520_3 .array/port v0x7fc34aa49520, 3;
E_0x7fc34aa47180/9 .event edge, v0x7fc34aa49520_0, v0x7fc34aa49520_1, v0x7fc34aa49520_2, v0x7fc34aa49520_3;
v0x7fc34aa49520_4 .array/port v0x7fc34aa49520, 4;
v0x7fc34aa49520_5 .array/port v0x7fc34aa49520, 5;
v0x7fc34aa49520_6 .array/port v0x7fc34aa49520, 6;
v0x7fc34aa49520_7 .array/port v0x7fc34aa49520, 7;
E_0x7fc34aa47180/10 .event edge, v0x7fc34aa49520_4, v0x7fc34aa49520_5, v0x7fc34aa49520_6, v0x7fc34aa49520_7;
v0x7fc34aa49520_8 .array/port v0x7fc34aa49520, 8;
v0x7fc34aa49520_9 .array/port v0x7fc34aa49520, 9;
v0x7fc34aa49520_10 .array/port v0x7fc34aa49520, 10;
v0x7fc34aa49520_11 .array/port v0x7fc34aa49520, 11;
E_0x7fc34aa47180/11 .event edge, v0x7fc34aa49520_8, v0x7fc34aa49520_9, v0x7fc34aa49520_10, v0x7fc34aa49520_11;
v0x7fc34aa49520_12 .array/port v0x7fc34aa49520, 12;
v0x7fc34aa49520_13 .array/port v0x7fc34aa49520, 13;
v0x7fc34aa49520_14 .array/port v0x7fc34aa49520, 14;
v0x7fc34aa49520_15 .array/port v0x7fc34aa49520, 15;
E_0x7fc34aa47180/12 .event edge, v0x7fc34aa49520_12, v0x7fc34aa49520_13, v0x7fc34aa49520_14, v0x7fc34aa49520_15;
v0x7fc34aa49520_16 .array/port v0x7fc34aa49520, 16;
v0x7fc34aa49520_17 .array/port v0x7fc34aa49520, 17;
v0x7fc34aa49520_18 .array/port v0x7fc34aa49520, 18;
v0x7fc34aa49520_19 .array/port v0x7fc34aa49520, 19;
E_0x7fc34aa47180/13 .event edge, v0x7fc34aa49520_16, v0x7fc34aa49520_17, v0x7fc34aa49520_18, v0x7fc34aa49520_19;
v0x7fc34aa49520_20 .array/port v0x7fc34aa49520, 20;
v0x7fc34aa49520_21 .array/port v0x7fc34aa49520, 21;
v0x7fc34aa49520_22 .array/port v0x7fc34aa49520, 22;
v0x7fc34aa49520_23 .array/port v0x7fc34aa49520, 23;
E_0x7fc34aa47180/14 .event edge, v0x7fc34aa49520_20, v0x7fc34aa49520_21, v0x7fc34aa49520_22, v0x7fc34aa49520_23;
v0x7fc34aa49520_24 .array/port v0x7fc34aa49520, 24;
v0x7fc34aa49520_25 .array/port v0x7fc34aa49520, 25;
v0x7fc34aa49520_26 .array/port v0x7fc34aa49520, 26;
v0x7fc34aa49520_27 .array/port v0x7fc34aa49520, 27;
E_0x7fc34aa47180/15 .event edge, v0x7fc34aa49520_24, v0x7fc34aa49520_25, v0x7fc34aa49520_26, v0x7fc34aa49520_27;
v0x7fc34aa49520_28 .array/port v0x7fc34aa49520, 28;
v0x7fc34aa49520_29 .array/port v0x7fc34aa49520, 29;
v0x7fc34aa49520_30 .array/port v0x7fc34aa49520, 30;
v0x7fc34aa49520_31 .array/port v0x7fc34aa49520, 31;
E_0x7fc34aa47180/16 .event edge, v0x7fc34aa49520_28, v0x7fc34aa49520_29, v0x7fc34aa49520_30, v0x7fc34aa49520_31;
E_0x7fc34aa47180/17 .event edge, v0x7fc34aa498c0_0, v0x7fc34aa4a2f0_0;
E_0x7fc34aa47180 .event/or E_0x7fc34aa47180/0, E_0x7fc34aa47180/1, E_0x7fc34aa47180/2, E_0x7fc34aa47180/3, E_0x7fc34aa47180/4, E_0x7fc34aa47180/5, E_0x7fc34aa47180/6, E_0x7fc34aa47180/7, E_0x7fc34aa47180/8, E_0x7fc34aa47180/9, E_0x7fc34aa47180/10, E_0x7fc34aa47180/11, E_0x7fc34aa47180/12, E_0x7fc34aa47180/13, E_0x7fc34aa47180/14, E_0x7fc34aa47180/15, E_0x7fc34aa47180/16, E_0x7fc34aa47180/17;
L_0x7fc34aa56fe0 .array/port v0x7fc34aa49fe0, L_0x7fc34aa57280;
L_0x7fc34aa57080 .concat [ 4 4 0 0], L_0x7fc34aa56210, L_0x7fc349673638;
L_0x7fc34aa57120 .concat [ 8 1 0 0], L_0x7fc34aa57080, L_0x7fc349673680;
L_0x7fc34aa57280 .arith/mult 9, L_0x7fc34aa57120, L_0x7fc3496736c8;
L_0x7fc34aa573e0 .part L_0x7fc34aa56fe0, 24, 1;
L_0x7fc34aa574f0 .array/port v0x7fc34aa49fe0, L_0x7fc34aa57aa0;
L_0x7fc34aa57590 .concat [ 4 4 0 0], L_0x7fc34aa56210, L_0x7fc349673710;
L_0x7fc34aa57710 .concat [ 8 1 0 0], L_0x7fc34aa57590, L_0x7fc349673758;
L_0x7fc34aa57830 .arith/mult 9, L_0x7fc34aa57710, L_0x7fc3496737a0;
L_0x7fc34aa579c0 .concat [ 9 1 0 0], L_0x7fc34aa57830, L_0x7fc3496737e8;
L_0x7fc34aa57aa0 .arith/sum 10, L_0x7fc34aa579c0, L_0x7fc349673b00;
L_0x7fc34aa57c40 .part L_0x7fc34aa574f0, 24, 1;
L_0x7fc34aa57e80 .part L_0x7fc34aa56490, 0, 23;
L_0x7fc34aa57f90 .array/port v0x7fc34aa49fe0, L_0x7fc34aa58270;
L_0x7fc34aa58030 .concat [ 4 4 0 0], L_0x7fc34aa56210, L_0x7fc349673830;
L_0x7fc34aa58190 .concat [ 8 1 0 0], L_0x7fc34aa58030, L_0x7fc349673878;
L_0x7fc34aa58270 .arith/mult 9, L_0x7fc34aa58190, L_0x7fc3496738c0;
L_0x7fc34aa58460 .part L_0x7fc34aa57f90, 0, 23;
L_0x7fc34aa58500 .cmp/eq 23, L_0x7fc34aa57e80, L_0x7fc34aa58460;
L_0x7fc34aa586f0 .part L_0x7fc34aa56490, 0, 23;
L_0x7fc34aa58810 .array/port v0x7fc34aa49fe0, L_0x7fc34aa58ba0;
L_0x7fc34aa585e0 .concat [ 4 4 0 0], L_0x7fc34aa56210, L_0x7fc349673908;
L_0x7fc34aa54c90 .concat [ 8 1 0 0], L_0x7fc34aa585e0, L_0x7fc349673950;
L_0x7fc34aa588b0 .arith/mult 9, L_0x7fc34aa54c90, L_0x7fc349673998;
L_0x7fc34aa58d40 .concat [ 9 1 0 0], L_0x7fc34aa588b0, L_0x7fc3496739e0;
L_0x7fc34aa58ba0 .arith/sum 10, L_0x7fc34aa58d40, L_0x7fc349673b48;
L_0x7fc34aa58fd0 .part L_0x7fc34aa58810, 0, 23;
L_0x7fc34aa59190 .cmp/eq 23, L_0x7fc34aa586f0, L_0x7fc34aa58fd0;
S_0x7fc34aa4fef0 .scope module, "Data_Memory" "Data_Memory" 2 38, 23 1 0, S_0x7fc34aa14f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7fc34aa50060 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x7fc34aa500a0 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x7fc34aa59620 .functor AND 1, L_0x7fc34aa59460, L_0x7fc34aa59540, C4<1>, C4<1>;
L_0x7fc349673a28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa50220_0 .net/2u *"_ivl_0", 1 0, L_0x7fc349673a28;  1 drivers
v0x7fc34aa502b0_0 .net *"_ivl_10", 31 0, L_0x7fc34aa59870;  1 drivers
v0x7fc34aa50340_0 .net *"_ivl_12", 26 0, L_0x7fc34aa59750;  1 drivers
L_0x7fc349673ab8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa503d0_0 .net *"_ivl_14", 4 0, L_0x7fc349673ab8;  1 drivers
v0x7fc34aa50470_0 .net *"_ivl_2", 0 0, L_0x7fc34aa59460;  1 drivers
L_0x7fc349673a70 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fc34aa50550_0 .net/2u *"_ivl_4", 3 0, L_0x7fc349673a70;  1 drivers
v0x7fc34aa50600_0 .net *"_ivl_6", 0 0, L_0x7fc34aa59540;  1 drivers
v0x7fc34aa506a0_0 .net "ack_o", 0 0, L_0x7fc34aa59620;  alias, 1 drivers
v0x7fc34aa50730_0 .net "addr", 26 0, L_0x7fc34aa59990;  1 drivers
v0x7fc34aa50850_0 .net "addr_i", 31 0, L_0x7fc34aa51ed0;  alias, 1 drivers
v0x7fc34aa50910_0 .net "clk_i", 0 0, v0x7fc34aa510b0_0;  alias, 1 drivers
v0x7fc34aa509a0_0 .var "count", 3 0;
v0x7fc34aa50a30_0 .var "data", 255 0;
v0x7fc34aa50ac0_0 .net "data_i", 255 0, L_0x7fc34aa52090;  alias, 1 drivers
v0x7fc34aa50b70_0 .net "data_o", 255 0, v0x7fc34aa50a30_0;  alias, 1 drivers
v0x7fc34aa50c20_0 .net "enable_i", 0 0, L_0x7fc34aa51730;  alias, 1 drivers
v0x7fc34aa50cd0 .array "memory", 511 0, 255 0;
v0x7fc34aa50e60_0 .net "rst_i", 0 0, v0x7fc34aa51150_0;  alias, 1 drivers
v0x7fc34aa50ef0_0 .var "state", 1 0;
v0x7fc34aa50f90_0 .net "write_i", 0 0, L_0x7fc34aa51fe0;  alias, 1 drivers
L_0x7fc34aa59460 .cmp/eq 2, v0x7fc34aa50ef0_0, L_0x7fc349673a28;
L_0x7fc34aa59540 .cmp/eq 4, v0x7fc34aa509a0_0, L_0x7fc349673a70;
L_0x7fc34aa59750 .part L_0x7fc34aa51ed0, 5, 27;
L_0x7fc34aa59870 .concat [ 27 5 0 0], L_0x7fc34aa59750, L_0x7fc349673ab8;
L_0x7fc34aa59990 .part L_0x7fc34aa59870, 0, 27;
    .scope S_0x7fc34aa43380;
T_0 ;
    %wait E_0x7fc34aa43760;
    %load/vec4 v0x7fc34aa43b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc34aa43aa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc34aa43bc0_0;
    %inv;
    %load/vec4 v0x7fc34aa438e0_0;
    %inv;
    %and;
    %load/vec4 v0x7fc34aa43790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc34aa43c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fc34aa43a10_0;
    %assign/vec4 v0x7fc34aa43aa0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc34aa43aa0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc34aa3a260;
T_1 ;
    %wait E_0x7fc34aa3a490;
    %load/vec4 v0x7fc34aa3a4d0_0;
    %load/vec4 v0x7fc34aa3a590_0;
    %add;
    %store/vec4 v0x7fc34aa3a700_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc34aa3fe80;
T_2 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa40140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fc34aa40380_0;
    %assign/vec4 v0x7fc34aa404e0_0, 0;
    %load/vec4 v0x7fc34aa40640_0;
    %assign/vec4 v0x7fc34aa401f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fc34aa3e570_0;
    %inv;
    %load/vec4 v0x7fc34aa40570_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fc34aa40450_0;
    %assign/vec4 v0x7fc34aa404e0_0, 0;
    %load/vec4 v0x7fc34aa40640_0;
    %assign/vec4 v0x7fc34aa401f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc34aa3ad90;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fc34aa3ad90;
T_4 ;
    %wait E_0x7fc34aa3b0c0;
    %load/vec4 v0x7fc34aa3b5a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc34aa3b500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3b250_0, 0, 1;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc34aa442c0;
T_5 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa449d0_0;
    %load/vec4 v0x7fc34aa44580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fc34aa44670_0;
    %load/vec4 v0x7fc34aa44580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa45980, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc34aa45f30;
T_6 ;
    %wait E_0x7fc34aa46120;
    %load/vec4 v0x7fc34aa466b0_0;
    %dup/vec4;
    %pushi/vec4 152, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 157, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 282, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fc34aa46600_0, 0, 12;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fc34aa46600_0, 0, 12;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0x7fc34aa46600_0, 0, 12;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fc34aa46600_0, 0, 12;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc34aa46600_0, 0, 12;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc34aa46450_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc34aa46600_0, 0, 12;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc34aa3d120;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3e210_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fc34aa3d120;
T_8 ;
    %wait E_0x7fc34aa3d390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3e210_0, 0, 1;
    %load/vec4 v0x7fc34aa3d3f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fc34aa3d560_0;
    %load/vec4 v0x7fc34aa3d4b0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3e210_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x7fc34aa3d610_0;
    %load/vec4 v0x7fc34aa3d4b0_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa3e210_0, 0, 1;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fc34aa3a800;
T_9 ;
    %wait E_0x7fc34aa3aa10;
    %load/vec4 v0x7fc34aa3aa60_0;
    %load/vec4 v0x7fc34aa3ab20_0;
    %add;
    %store/vec4 v0x7fc34aa3ac90_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc34aa3e360;
T_10 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa3fb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fc34aa3f780_0;
    %assign/vec4 v0x7fc34aa3ee30_0, 0;
    %load/vec4 v0x7fc34aa3f660_0;
    %assign/vec4 v0x7fc34aa3ecd0_0, 0;
    %load/vec4 v0x7fc34aa3f520_0;
    %assign/vec4 v0x7fc34aa3eb30_0, 0;
    %load/vec4 v0x7fc34aa3f5d0_0;
    %assign/vec4 v0x7fc34aa3ec40_0, 0;
    %load/vec4 v0x7fc34aa3f230_0;
    %assign/vec4 v0x7fc34aa3e980_0, 0;
    %load/vec4 v0x7fc34aa3f2e0_0;
    %assign/vec4 v0x7fc34aa3ea10_0, 0;
    %load/vec4 v0x7fc34aa3f810_0;
    %assign/vec4 v0x7fc34aa3ef40_0, 0;
    %load/vec4 v0x7fc34aa3f8a0_0;
    %assign/vec4 v0x7fc34aa3efd0_0, 0;
    %load/vec4 v0x7fc34aa3f390_0;
    %assign/vec4 v0x7fc34aa3eaa0_0, 0;
    %load/vec4 v0x7fc34aa3f930_0;
    %assign/vec4 v0x7fc34aa3f060_0, 0;
    %load/vec4 v0x7fc34aa3f9e0_0;
    %assign/vec4 v0x7fc34aa3f0f0_0, 0;
    %load/vec4 v0x7fc34aa3fa90_0;
    %assign/vec4 v0x7fc34aa3f180_0, 0;
    %load/vec4 v0x7fc34aa3f6f0_0;
    %assign/vec4 v0x7fc34aa3ed60_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc34aa41b60;
T_11 ;
    %wait E_0x7fc34aa41dd0;
    %load/vec4 v0x7fc34aa42060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x7fc34aa41f00_0;
    %store/vec4 v0x7fc34aa41e30_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fc34aa41f00_0;
    %store/vec4 v0x7fc34aa41e30_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fc34aa420f0_0;
    %store/vec4 v0x7fc34aa41e30_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fc34aa41f90_0;
    %store/vec4 v0x7fc34aa41e30_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc34aa42230;
T_12 ;
    %wait E_0x7fc34aa42470;
    %load/vec4 v0x7fc34aa426e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x7fc34aa42580_0;
    %store/vec4 v0x7fc34aa424c0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fc34aa42580_0;
    %store/vec4 v0x7fc34aa424c0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fc34aa42790_0;
    %store/vec4 v0x7fc34aa424c0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fc34aa42630_0;
    %store/vec4 v0x7fc34aa424c0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc34aa39870;
T_13 ;
    %wait E_0x7fc34aa39fa0;
    %load/vec4 v0x7fc34aa3a0b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fc34aa3a150_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc34aa3a0b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7fc34aa3a0b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7fc34aa3a0b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7fc34aa3a150_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc34aa39fe0_0, 0, 3;
T_13.15 ;
T_13.13 ;
T_13.11 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc34aa15f20;
T_14 ;
    %wait E_0x7fc34aa28f00;
    %load/vec4 v0x7fc34aa16f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %add;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %and;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %xor;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %add;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %sub;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %mul;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7fc34aa395f0_0;
    %load/vec4 v0x7fc34aa396a0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa39760_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fc34aa3b830;
T_15 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa3c580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fc34aa3bff0_0;
    %assign/vec4 v0x7fc34aa3c4e0_0, 0;
    %load/vec4 v0x7fc34aa3be60_0;
    %assign/vec4 v0x7fc34aa3c390_0, 0;
    %load/vec4 v0x7fc34aa3bd20_0;
    %assign/vec4 v0x7fc34aa3c250_0, 0;
    %load/vec4 v0x7fc34aa3bdd0_0;
    %assign/vec4 v0x7fc34aa3c2f0_0, 0;
    %load/vec4 v0x7fc34aa3bc60_0;
    %assign/vec4 v0x7fc34aa3c140_0, 0;
    %load/vec4 v0x7fc34aa3c090_0;
    %assign/vec4 v0x7fc34aa3c620_0, 0;
    %load/vec4 v0x7fc34aa3bf40_0;
    %assign/vec4 v0x7fc34aa3c430_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fc34aa46e50;
T_16 ;
    %wait E_0x7fc34aa43760;
    %load/vec4 v0x7fc34aa49ac0_0;
    %store/vec4 v0x7fc34aa49b60_0, 0, 1;
    %load/vec4 v0x7fc34aa49f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa49d40_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fc34aa49d40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fc34aa49d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa49df0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x7fc34aa49df0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fc34aa49d40_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa49df0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fc34aa49d40_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa49df0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %load/vec4 v0x7fc34aa49df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa49df0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0x7fc34aa49d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa49d40_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %load/vec4 v0x7fc34aa49a20_0;
    %load/vec4 v0x7fc34aa4a630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x7fc34aa49ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x7fc34aa4a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0x7fc34aa4a4f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v0x7fc34aa498c0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %assign/vec4 v0x7fc34aa49970_0, 0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %assign/vec4 v0x7fc34aa4a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
    %jmp T_16.14;
T_16.13 ;
    %load/vec4 v0x7fc34aa498c0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %assign/vec4 v0x7fc34aa49970_0, 0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %assign/vec4 v0x7fc34aa4a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
T_16.14 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49ea0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.15, 4;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %assign/vec4 v0x7fc34aa49970_0, 0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %assign/vec4 v0x7fc34aa4a3a0_0, 0;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %load/vec4 v0x7fc34aa498c0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %assign/vec4 v0x7fc34aa49970_0, 0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %assign/vec4 v0x7fc34aa4a3a0_0, 0;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %load/vec4 v0x7fc34aa498c0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
T_16.16 ;
T_16.12 ;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x7fc34aa49c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0x7fc34aa498c0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %assign/vec4 v0x7fc34aa49970_0, 0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %assign/vec4 v0x7fc34aa4a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x7fc34aa498c0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49520, 0, 4;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49fe0, 0, 4;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %assign/vec4 v0x7fc34aa49970_0, 0;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %assign/vec4 v0x7fc34aa4a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa49ea0, 0, 4;
T_16.18 ;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
T_16.6 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fc34aa46e50;
T_17 ;
    %wait E_0x7fc34aa47180;
    %load/vec4 v0x7fc34aa49ac0_0;
    %store/vec4 v0x7fc34aa49b60_0, 0, 1;
    %load/vec4 v0x7fc34aa49a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fc34aa49ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7fc34aa49c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %store/vec4 v0x7fc34aa4a3a0_0, 0, 25;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %store/vec4 v0x7fc34aa49970_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fc34aa49ea0, 4, 0;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %store/vec4 v0x7fc34aa4a3a0_0, 0, 25;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %store/vec4 v0x7fc34aa49970_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fc34aa493e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fc34aa49ea0, 4, 0;
T_17.6 ;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7fc34aa498c0_0;
    %store/vec4 v0x7fc34aa49970_0, 0, 256;
    %load/vec4 v0x7fc34aa4a2f0_0;
    %store/vec4 v0x7fc34aa4a3a0_0, 0, 25;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fc34aa46790;
T_18 ;
    %wait E_0x7fc34aa46e10;
    %load/vec4 v0x7fc34aa4c040_0;
    %load/vec4 v0x7fc34aa4b6a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %store/vec4 v0x7fc34aa4b440_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fc34aa46790;
T_19 ;
    %wait E_0x7fc34aa46dc0;
    %load/vec4 v0x7fc34aa4c040_0;
    %store/vec4 v0x7fc34aa4c550_0, 0, 256;
    %load/vec4 v0x7fc34aa4b4d0_0;
    %load/vec4 v0x7fc34aa4b6a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x7fc34aa4c550_0, 4, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fc34aa46790;
T_20 ;
    %wait E_0x7fc34aa43760;
    %load/vec4 v0x7fc34aa4c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4b030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4c600_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fc34aa4c4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x7fc34aa4b740_0;
    %load/vec4 v0x7fc34aa4b920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
T_20.9 ;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x7fc34aa4c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4bc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4bdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4b030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4c600_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4b030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4c600_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
T_20.11 ;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x7fc34aa4b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4b030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4c600_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
T_20.13 ;
    %jmp T_20.7;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4b030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4c600_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fc34aa4b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc34aa4bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4bdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4b030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc34aa4c600_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fc34aa4c4a0_0, 0;
T_20.15 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fc34aa40eb0;
T_21 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa41680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fc34aa415b0_0;
    %assign/vec4 v0x7fc34aa419f0_0, 0;
    %load/vec4 v0x7fc34aa413f0_0;
    %assign/vec4 v0x7fc34aa418b0_0, 0;
    %load/vec4 v0x7fc34aa41280_0;
    %assign/vec4 v0x7fc34aa41710_0, 0;
    %load/vec4 v0x7fc34aa41340_0;
    %assign/vec4 v0x7fc34aa417a0_0, 0;
    %load/vec4 v0x7fc34aa414a0_0;
    %assign/vec4 v0x7fc34aa41940_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fc34aa3c850;
T_22 ;
    %wait E_0x7fc34aa3cad0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3cb40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3cc00_0, 0, 2;
    %load/vec4 v0x7fc34aa3ce90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %load/vec4 v0x7fc34aa3cca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc34aa3cb40_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fc34aa3cfd0_0;
    %load/vec4 v0x7fc34aa3cf40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc34aa3ce90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %load/vec4 v0x7fc34aa3cca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fc34aa3cf40_0;
    %load/vec4 v0x7fc34aa3cca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc34aa3cb40_0, 0, 2;
T_22.2 ;
T_22.1 ;
    %load/vec4 v0x7fc34aa3ce90_0;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %load/vec4 v0x7fc34aa3cd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc34aa3cc00_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7fc34aa3cfd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc34aa3cf40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc34aa3ce90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc34aa3cdc0_0;
    %load/vec4 v0x7fc34aa3cd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fc34aa3cf40_0;
    %load/vec4 v0x7fc34aa3cd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc34aa3cc00_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fc34aa4fef0;
T_23 ;
    %wait E_0x7fc34aa43760;
    %load/vec4 v0x7fc34aa50e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc34aa50ef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc34aa509a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fc34aa50ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x7fc34aa50c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc34aa50ef0_0, 0;
    %load/vec4 v0x7fc34aa509a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc34aa509a0_0, 0;
T_23.5 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x7fc34aa509a0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc34aa50ef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc34aa509a0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x7fc34aa509a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc34aa509a0_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fc34aa4fef0;
T_24 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa506a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fc34aa50f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fc34aa50ac0_0;
    %ix/getv 3, v0x7fc34aa50730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc34aa50cd0, 0, 4;
    %load/vec4 v0x7fc34aa50ac0_0;
    %assign/vec4 v0x7fc34aa50a30_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %ix/getv 4, v0x7fc34aa50730_0;
    %load/vec4a v0x7fc34aa50cd0, 4;
    %store/vec4 v0x7fc34aa50a30_0, 0, 256;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fc34aa14f10;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x7fc34aa510b0_0;
    %inv;
    %store/vec4 v0x7fc34aa510b0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fc34aa14f10;
T_26 ;
    %vpi_call 2 51 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa510b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa51150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa511f0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa51150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa511f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7fc34aa51830_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc34aa51830_0;
    %store/vec4a v0x7fc34aa40e00, 4, 0;
    %load/vec4 v0x7fc34aa51830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51950_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7fc34aa51950_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x7fc34aa51830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fc34aa51830_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa51950_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fc34aa49fe0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fc34aa51830_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa51950_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fc34aa49520, 4, 0;
    %load/vec4 v0x7fc34aa51830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %load/vec4 v0x7fc34aa51950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51950_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7fc34aa4c550_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa4b440_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa4bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa4bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa4b030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa4c600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x7fc34aa51830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc34aa51830_0;
    %store/vec4a v0x7fc34aa45980, 4, 0;
    %load/vec4 v0x7fc34aa51830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa401f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa404e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3ee30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3ec40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc34aa3e980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3ea10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa3ef40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa3efd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa3eaa0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fc34aa3f060_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc34aa3f0f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc34aa3f180_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc34aa3ed60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3c4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3c250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa3c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa3c140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa3c620_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc34aa3c430_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa419f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa418b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa41710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa417a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc34aa41940_0, 0, 5;
    %vpi_call 2 124 "$readmemb", "./testdata/instruction_5_self.txt", v0x7fc34aa40e00 {0 0 0};
    %vpi_func 2 128 "$fopen" 32, "./testdata/output5.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc34aa51b80_0, 0, 32;
    %vpi_func 2 130 "$fopen" 32, "./testdata/cache5.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc34aa51c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
T_26.8 ;
    %load/vec4 v0x7fc34aa51830_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_26.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fc34aa51830_0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %load/vec4 v0x7fc34aa51830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
    %jmp T_26.8;
T_26.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x7fc34aa14f10;
T_27 ;
    %wait E_0x7fc34aa3b410;
    %load/vec4 v0x7fc34aa51350_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 153 "$fdisplay", v0x7fc34aa51b80_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51950_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7fc34aa51950_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x7fc34aa51830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_27.5, 5;
    %load/vec4 v0x7fc34aa51830_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa51950_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %pad/u 24;
    %store/vec4 v0x7fc34aa51da0_0, 0, 24;
    %load/vec4 v0x7fc34aa51830_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa51950_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fc34aa49fe0, 4;
    %parti/s 1, 23, 6;
    %store/vec4 v0x7fc34aa51e30_0, 0, 1;
    %vpi_call 2 158 "$fdisplay", v0x7fc34aa51b80_0, "tag validity: %b", v0x7fc34aa51e30_0 {0 0 0};
    %load/vec4 v0x7fc34aa51e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x7fc34aa51830_0;
    %pad/s 4;
    %store/vec4 v0x7fc34aa518c0_0, 0, 4;
    %load/vec4 v0x7fc34aa51da0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fc34aa518c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc34aa512c0_0, 0, 27;
    %load/vec4 v0x7fc34aa51830_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fc34aa51950_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fc34aa49520, 4;
    %ix/getv 4, v0x7fc34aa512c0_0;
    %store/vec4a v0x7fc34aa50cd0, 4, 0;
    %vpi_call 2 164 "$fdisplay", v0x7fc34aa51b80_0, "address: %h", v0x7fc34aa512c0_0 {0 0 0};
T_27.6 ;
    %load/vec4 v0x7fc34aa51830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51830_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %load/vec4 v0x7fc34aa51950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51950_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
T_27.0 ;
    %load/vec4 v0x7fc34aa51350_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.8, 5;
    %vpi_call 2 171 "$finish" {0 0 0};
T_27.8 ;
    %vpi_call 2 175 "$fdisplay", v0x7fc34aa51b80_0, "cycle = %0d, Start = %b\012PC = %d", v0x7fc34aa51350_0, v0x7fc34aa511f0_0, v0x7fc34aa43aa0_0 {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x7fc34aa51b80_0, "Registers" {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x7fc34aa51b80_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7fc34aa45980, 0>, &A<v0x7fc34aa45980, 8>, &A<v0x7fc34aa45980, 16>, &A<v0x7fc34aa45980, 24> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x7fc34aa51b80_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7fc34aa45980, 1>, &A<v0x7fc34aa45980, 9>, &A<v0x7fc34aa45980, 17>, &A<v0x7fc34aa45980, 25> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x7fc34aa51b80_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7fc34aa45980, 2>, &A<v0x7fc34aa45980, 10>, &A<v0x7fc34aa45980, 18>, &A<v0x7fc34aa45980, 26> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x7fc34aa51b80_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7fc34aa45980, 3>, &A<v0x7fc34aa45980, 11>, &A<v0x7fc34aa45980, 19>, &A<v0x7fc34aa45980, 27> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x7fc34aa51b80_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7fc34aa45980, 4>, &A<v0x7fc34aa45980, 12>, &A<v0x7fc34aa45980, 20>, &A<v0x7fc34aa45980, 28> {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x7fc34aa51b80_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7fc34aa45980, 5>, &A<v0x7fc34aa45980, 13>, &A<v0x7fc34aa45980, 21>, &A<v0x7fc34aa45980, 29> {0 0 0};
    %vpi_call 2 186 "$fdisplay", v0x7fc34aa51b80_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7fc34aa45980, 6>, &A<v0x7fc34aa45980, 14>, &A<v0x7fc34aa45980, 22>, &A<v0x7fc34aa45980, 30> {0 0 0};
    %vpi_call 2 187 "$fdisplay", v0x7fc34aa51b80_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7fc34aa45980, 7>, &A<v0x7fc34aa45980, 15>, &A<v0x7fc34aa45980, 23>, &A<v0x7fc34aa45980, 31> {0 0 0};
    %vpi_call 2 191 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0000 = %h", &A<v0x7fc34aa50cd0, 0> {0 0 0};
    %vpi_call 2 192 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0020 = %h", &A<v0x7fc34aa50cd0, 1> {0 0 0};
    %vpi_call 2 193 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0040 = %h", &A<v0x7fc34aa50cd0, 2> {0 0 0};
    %vpi_call 2 194 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0200 = %h", &A<v0x7fc34aa50cd0, 16> {0 0 0};
    %vpi_call 2 195 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0220 = %h", &A<v0x7fc34aa50cd0, 17> {0 0 0};
    %vpi_call 2 196 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0240 = %h", &A<v0x7fc34aa50cd0, 18> {0 0 0};
    %vpi_call 2 197 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0400 = %h", &A<v0x7fc34aa50cd0, 32> {0 0 0};
    %vpi_call 2 198 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0420 = %h", &A<v0x7fc34aa50cd0, 33> {0 0 0};
    %vpi_call 2 199 "$fdisplay", v0x7fc34aa51b80_0, "Data Memory: 0x0440 = %h", &A<v0x7fc34aa50cd0, 34> {0 0 0};
    %vpi_call 2 201 "$fdisplay", v0x7fc34aa51b80_0, "\012" {0 0 0};
    %load/vec4 v0x7fc34aa4b7e0_0;
    %load/vec4 v0x7fc34aa4c4a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x7fc34aa4c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x7fc34aa4b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %vpi_call 2 216 "$fdisplay", v0x7fc34aa51c10_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fc34aa51350_0, v0x7fc34aa4b2b0_0, v0x7fc34aa4b4d0_0 {0 0 0};
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0x7fc34aa4b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %vpi_call 2 218 "$fdisplay", v0x7fc34aa51c10_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fc34aa51350_0, v0x7fc34aa4b2b0_0, v0x7fc34aa4b580_0 {0 0 0};
T_27.16 ;
T_27.15 ;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x7fc34aa4b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %vpi_call 2 223 "$fdisplay", v0x7fc34aa51c10_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fc34aa51350_0, v0x7fc34aa4b2b0_0, v0x7fc34aa4b4d0_0 {0 0 0};
    %jmp T_27.19;
T_27.18 ;
    %load/vec4 v0x7fc34aa4b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %vpi_call 2 226 "$fdisplay", v0x7fc34aa51c10_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fc34aa51350_0, v0x7fc34aa4b2b0_0, v0x7fc34aa4b580_0 {0 0 0};
T_27.20 ;
T_27.19 ;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc34aa517a0_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x7fc34aa4b7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x7fc34aa517a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %load/vec4 v0x7fc34aa4b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.26, 8;
    %vpi_call 2 234 "$fdisplay", v0x7fc34aa51c10_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fc34aa51350_0, v0x7fc34aa4b2b0_0, v0x7fc34aa4b4d0_0 {0 0 0};
    %jmp T_27.27;
T_27.26 ;
    %load/vec4 v0x7fc34aa4b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.28, 8;
    %vpi_call 2 238 "$fdisplay", v0x7fc34aa51c10_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fc34aa51350_0, v0x7fc34aa4b2b0_0, v0x7fc34aa4b580_0 {0 0 0};
T_27.28 ;
T_27.27 ;
T_27.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc34aa517a0_0, 0, 1;
T_27.22 ;
T_27.11 ;
    %load/vec4 v0x7fc34aa51350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc34aa51350_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./CPU/testbench.v";
    "././CPU/CPU.v";
    "././CPU/ALU.v";
    "././CPU/ALU_Control.v";
    "././CPU/Adder.v";
    "././CPU/Control.v";
    "././CPU/EXMEM.v";
    "././CPU/ForwardingUnit.v";
    "././CPU/HzDetectionUnit.v";
    "././CPU/IDEX.v";
    "././CPU/IFID.v";
    "././TA_modules/Instruction_Memory.v";
    "././CPU/MEMWB.v";
    "././CPU/MUX4.v";
    "././CPU/MUX32.v";
    "././TA_modules/PC.v";
    "././TA_modules/Registers.v";
    "././CPU/Utils.v";
    "././CPU/Sign_Extend.v";
    "././dcache_controller.v";
    "././dcache_sram.v";
    "././TA_modules/Data_memory.v";
