<stg><name>pad<16, 8></name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln22 = icmp eq i5 %m_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %m = add i5 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln22, label %2, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:1  %zext_ln25 = zext i8 %tmp to i9

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader1.preheader:2  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="6">
<![CDATA[
.preheader1.preheader:3  %zext_ln25_1 = zext i6 %tmp_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:4  %add_ln25 = add i9 %zext_ln25_1, %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:5  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %x_0 = phi i4 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln23 = icmp eq i4 %x_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %x = add i4 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln23, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln23 = zext i4 %x_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %zext_ln24 = zext i4 %x to i12

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %y_0 = phi i4 [ %y, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln24 = icmp eq i4 %y_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %y = add i4 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln24, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln25_2 = zext i4 %y_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln25_2 = add i9 %zext_ln25_2, %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:2  %tmp_4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln25_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_3 = add i12 %zext_ln23, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln25_3 = zext i12 %add_ln25_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [1024 x i1]* %input_r, i64 0, i64 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10">
<![CDATA[
:6  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="4">
<![CDATA[
:7  %zext_ln25_4 = zext i4 %y to i9

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %add_ln25_5 = add i9 %zext_ln25_4, %add_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:9  %p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln25_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:10  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln25_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="10">
<![CDATA[
:11  %zext_ln25_5 = zext i10 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %add_ln25_6 = add i12 %p_shl2_cast, %zext_ln25_5

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %add_ln25_7 = add i12 %zext_ln24, %add_ln25_6

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10">
<![CDATA[
:6  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
:14  %zext_ln25_6 = zext i12 %add_ln25_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %output_addr = getelementptr [1600 x i1]* %output_r, i64 0, i64 %zext_ln25_6

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:16  store i1 %input_load, i1* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="m_0" fromId="63" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln22" to="m_0" fromId="6" toId="7">
</dataflow>
<dataflow id="66" from="m" to="m_0" fromId="10" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln0" to="m_0" fromId="27" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="68" from="m_0" to="icmp_ln22" fromId="7" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln22" fromId="69" toId="8">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="71" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_73" to="empty" fromId="73" toId="9">
</dataflow>
<dataflow id="77" from="m_0" to="m" fromId="7" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="m" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="icmp_ln22" to="br_ln22" fromId="8" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="m_0" to="tmp" fromId="7" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_84" to="tmp" fromId="84" toId="12">
</dataflow>
<dataflow id="86" from="tmp" to="zext_ln25" fromId="12" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_2" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="m_0" to="tmp_2" fromId="7" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp_2" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="tmp_2" to="zext_ln25_1" fromId="14" toId="15">
</dataflow>
<dataflow id="93" from="zext_ln25_1" to="add_ln25" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="zext_ln25" to="add_ln25" fromId="13" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_95" to="x_0" fromId="95" toId="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln23" to="x_0" fromId="17" toId="19">
</dataflow>
<dataflow id="98" from="x" to="x_0" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln0" to="x_0" fromId="47" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="100" from="x_0" to="icmp_ln23" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln23" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="71" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="empty_4" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_104" to="empty_4" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_104" to="empty_4" fromId="104" toId="21">
</dataflow>
<dataflow id="108" from="x_0" to="x" fromId="19" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="x" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="icmp_ln23" to="br_ln23" fromId="20" toId="23">
</dataflow>
<dataflow id="112" from="x_0" to="zext_ln23" fromId="19" toId="24">
</dataflow>
<dataflow id="113" from="x" to="zext_ln24" fromId="22" toId="25">
</dataflow>
<dataflow id="114" from="y" to="y_0" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln24" to="y_0" fromId="52" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="116" from="StgValue_95" to="y_0" fromId="95" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln24" to="y_0" fromId="26" toId="28">
</dataflow>
<dataflow id="118" from="y_0" to="icmp_ln24" fromId="28" toId="29">
</dataflow>
<dataflow id="119" from="StgValue_101" to="icmp_ln24" fromId="101" toId="29">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="71" toId="30">
</dataflow>
<dataflow id="121" from="StgValue_104" to="empty_5" fromId="104" toId="30">
</dataflow>
<dataflow id="122" from="StgValue_104" to="empty_5" fromId="104" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_104" to="empty_5" fromId="104" toId="30">
</dataflow>
<dataflow id="124" from="y_0" to="y" fromId="28" toId="31">
</dataflow>
<dataflow id="125" from="StgValue_109" to="y" fromId="109" toId="31">
</dataflow>
<dataflow id="126" from="icmp_ln24" to="br_ln24" fromId="29" toId="32">
</dataflow>
<dataflow id="127" from="y_0" to="zext_ln25_2" fromId="28" toId="33">
</dataflow>
<dataflow id="128" from="zext_ln25_2" to="add_ln25_2" fromId="33" toId="34">
</dataflow>
<dataflow id="129" from="zext_ln25" to="add_ln25_2" fromId="13" toId="34">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="tmp_4_cast" fromId="130" toId="35">
</dataflow>
<dataflow id="132" from="add_ln25_2" to="tmp_4_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="133" from="StgValue_84" to="tmp_4_cast" fromId="84" toId="35">
</dataflow>
<dataflow id="134" from="zext_ln23" to="add_ln25_3" fromId="24" toId="36">
</dataflow>
<dataflow id="135" from="tmp_4_cast" to="add_ln25_3" fromId="35" toId="36">
</dataflow>
<dataflow id="136" from="add_ln25_3" to="zext_ln25_3" fromId="36" toId="37">
</dataflow>
<dataflow id="137" from="input_r" to="input_addr" fromId="61" toId="38">
</dataflow>
<dataflow id="139" from="StgValue_138" to="input_addr" fromId="138" toId="38">
</dataflow>
<dataflow id="140" from="zext_ln25_3" to="input_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="141" from="input_addr" to="input_load" fromId="38" toId="39">
</dataflow>
<dataflow id="142" from="y" to="zext_ln25_4" fromId="31" toId="40">
</dataflow>
<dataflow id="143" from="zext_ln25_4" to="add_ln25_5" fromId="40" toId="41">
</dataflow>
<dataflow id="144" from="add_ln25" to="add_ln25_5" fromId="16" toId="41">
</dataflow>
<dataflow id="145" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="p_shl2_cast" fromId="130" toId="42">
</dataflow>
<dataflow id="146" from="add_ln25_5" to="p_shl2_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="147" from="StgValue_84" to="p_shl2_cast" fromId="84" toId="42">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_1" fromId="148" toId="43">
</dataflow>
<dataflow id="150" from="add_ln25_5" to="tmp_1" fromId="41" toId="43">
</dataflow>
<dataflow id="151" from="StgValue_90" to="tmp_1" fromId="90" toId="43">
</dataflow>
<dataflow id="152" from="tmp_1" to="zext_ln25_5" fromId="43" toId="44">
</dataflow>
<dataflow id="153" from="p_shl2_cast" to="add_ln25_6" fromId="42" toId="45">
</dataflow>
<dataflow id="154" from="zext_ln25_5" to="add_ln25_6" fromId="44" toId="45">
</dataflow>
<dataflow id="155" from="zext_ln24" to="add_ln25_7" fromId="25" toId="46">
</dataflow>
<dataflow id="156" from="add_ln25_6" to="add_ln25_7" fromId="45" toId="46">
</dataflow>
<dataflow id="157" from="input_addr" to="input_load" fromId="38" toId="48">
</dataflow>
<dataflow id="158" from="add_ln25_7" to="zext_ln25_6" fromId="46" toId="49">
</dataflow>
<dataflow id="159" from="output_r" to="output_addr" fromId="62" toId="50">
</dataflow>
<dataflow id="160" from="StgValue_138" to="output_addr" fromId="138" toId="50">
</dataflow>
<dataflow id="161" from="zext_ln25_6" to="output_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="162" from="input_load" to="store_ln25" fromId="48" toId="51">
</dataflow>
<dataflow id="163" from="output_addr" to="store_ln25" fromId="50" toId="51">
</dataflow>
<dataflow id="164" from="icmp_ln22" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="165" from="icmp_ln23" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="166" from="icmp_ln24" to="StgValue_4" fromId="29" toId="4">
</dataflow>
</dataflows>


</stg>
