library verilog;
use verilog.vl_types.all;
entity test_f2_and_or is
end test_f2_and_or;
