;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 19
	SPL 30, <19
	JMN @0, <792
	DAT #0, <792
	ADD #-30, 9
	SUB #-30, 9
	JMP @72, #200
	SUB 30, 39
	SPL 910, 200
	SPL 0, <2
	SPL 0, <2
	SPL 0, <2
	ADD #270, <0
	JMZ 210, 60
	SPL 0, #-0
	SUB #-30, 9
	CMP @0, @2
	SPL 910, 200
	CMP @800, @6
	CMP 20, @12
	CMP 20, @12
	ADD 210, 60
	SUB 210, 60
	DAT <0, <2
	JMN @0, <792
	SPL 910, 200
	SUB @-127, 100
	SPL 0, #2
	SUB @1, 2
	SUB @0, @2
	SUB @-127, 100
	SUB 0, 332
	SUB 0, @-0
	ADD 12, @10
	JMZ 91, 22
	ADD 210, 60
	ADD 210, 60
	SUB @0, @2
	SLT <300, 90
	SPL 0, <332
	SPL -100, -600
	SPL -100, -600
	SUB 910, 200
	CMP -207, <-100
	MOV -1, <-20
	SUB #72, @200
