** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=11e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=10e-6 W=19e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=119e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=29e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=448e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=7e-6 W=476e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=8e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=14e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=8e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=13e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=10e-6 W=57e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=121e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=43e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=67e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=43e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=5e-6 W=5e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=5e-6 W=5e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 87 dB
** Power consumption: 4.45701 mW
** Area: 9265 (mu_m)^2
** Transit frequency: 3.51901 MHz
** Transit frequency with error factor: 3.51715 MHz
** Slew rate: 5.01235 V/mu_s
** Phase margin: 73.3387Â°
** CMRR: 95 dB
** negPSRR: 96 dB
** posPSRR: 92 dB
** VoutMax: 4.38001 V
** VoutMin: 0.270001 V
** VcmMax: 4.83001 V
** VcmMin: 1.46001 V


** Expected Currents: 
** NormalTransistorNmos: 12.7451 muA
** NormalTransistorNmos: 402.751 muA
** NormalTransistorPmos: -29.1719 muA
** NormalTransistorPmos: -5.80099 muA
** NormalTransistorPmos: -5.80199 muA
** NormalTransistorPmos: -5.80099 muA
** NormalTransistorPmos: -5.80199 muA
** NormalTransistorNmos: 11.6001 muA
** NormalTransistorNmos: 11.6011 muA
** NormalTransistorNmos: 5.80001 muA
** NormalTransistorNmos: 5.80001 muA
** NormalTransistorNmos: 425.22 muA
** NormalTransistorPmos: -425.219 muA
** DiodeTransistorNmos: 29.1711 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -12.7459 muA
** DiodeTransistorPmos: -402.75 muA


** Expected Voltages: 
** ibias: 0.678001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.81201  V
** outVoltageBiasXXnXX1: 0.833001  V
** outVoltageBiasXXpXX0: 3.99301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.86401  V
** innerStageBias: 0.273001  V
** innerTransistorStack1Load1: 4.40001  V
** innerTransistorStack2Load1: 4.40001  V
** sourceTransconductance: 1.86801  V


.END