#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000194f470aa10 .scope module, "show_wave" "show_wave" 2 9;
 .timescale -9 -9;
L_00000194f47cf140 .functor BUFZ 1, L_00000194f477f310, C4<0>, C4<0>, C4<0>;
v00000194f4776d30_0 .var "CLR", 0 0;
v00000194f4776fb0_0 .var "DATA_IN", 7 0;
v00000194f47781d0_0 .net "DATA_OUT", 7 0, L_00000194f477cb10;  1 drivers
v00000194f47774b0_0 .net "MISO", 0 0, L_00000194f47cf140;  1 drivers
v00000194f4776970_0 .net "MOSI", 0 0, L_00000194f477f310;  1 drivers
v00000194f4777410_0 .var "RE", 0 0;
v00000194f4777d70_0 .var "READ", 0 0;
v00000194f47775f0_0 .net "R_EMPTY_STATE", 0 0, L_00000194f477d650;  1 drivers
v00000194f4778130_0 .net "R_FULL_STATE", 0 0, L_00000194f477ce30;  1 drivers
v00000194f4779030_0 .net "S_EMPTY_STATE", 0 0, L_00000194f477f770;  1 drivers
v00000194f4777730_0 .net "S_FULL_STATE", 0 0, L_00000194f477f1d0;  1 drivers
v00000194f4776ab0_0 .var "TE", 0 0;
v00000194f4776a10_0 .var "WRITE", 0 0;
v00000194f4777050_0 .net "clk_out", 0 0, L_00000194f47777d0;  1 drivers
S_00000194f4710d90 .scope module, "clk_gen_ins" "clk_gen" 2 25, 3 2 0, S_00000194f470aa10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v00000194f4701c00_0 .var "c", 7 0;
v00000194f4703140_0 .net "clk", 0 0, L_00000194f47777d0;  alias, 1 drivers
L_00000194f47777d0 .part v00000194f4701c00_0, 0, 1;
S_00000194f46942d0 .scope module, "receiver_test" "receiver" 2 37, 4 94 0, S_00000194f470aa10;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "MISO";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
v00000194f473ca00_0 .net "CLK", 0 0, L_00000194f47777d0;  alias, 1 drivers
v00000194f473d220_0 .net "CLR", 0 0, v00000194f4776d30_0;  1 drivers
v00000194f473cf00_0 .var "COUNT_RECEIVED", 3 0;
v00000194f473cbe0_0 .net "DATA", 7 0, L_00000194f477cb10;  alias, 1 drivers
v00000194f473c8c0_0 .net "EMPTY_STATE", 0 0, L_00000194f477d650;  alias, 1 drivers
v00000194f473db80_0 .net "FULL_STATE", 0 0, L_00000194f477ce30;  alias, 1 drivers
L_00000194f477fab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000194f473d360_0 .net "HIGH", 0 0, L_00000194f477fab0;  1 drivers
L_00000194f477fa68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000194f473cfa0_0 .net "LOW", 0 0, L_00000194f477fa68;  1 drivers
v00000194f473da40_0 .net "MISO", 0 0, L_00000194f47cf140;  alias, 1 drivers
v00000194f473d860_0 .net "P_DATA_OUT", 7 0, L_00000194f477c250;  1 drivers
v00000194f473dae0_0 .net "RE", 0 0, v00000194f4777410_0;  1 drivers
v00000194f473d400_0 .net "READ", 0 0, v00000194f4777d70_0;  1 drivers
v00000194f473c460_0 .var "SHIFT_CLK", 0 0;
L_00000194f477fb40 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v00000194f473cb40_0 .net/2u *"_ivl_12", 3 0, L_00000194f477fb40;  1 drivers
v00000194f473c500_0 .net *"_ivl_14", 0 0, L_00000194f477d6f0;  1 drivers
v00000194f473dea0_0 .net *"_ivl_18", 31 0, L_00000194f477c430;  1 drivers
L_00000194f477fb88 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000194f473c960_0 .net *"_ivl_21", 30 0, L_00000194f477fb88;  1 drivers
L_00000194f477fbd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000194f473c1e0_0 .net/2u *"_ivl_22", 31 0, L_00000194f477fbd0;  1 drivers
v00000194f473c5a0_0 .net *"_ivl_24", 0 0, L_00000194f477c9d0;  1 drivers
o00000194f47424b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000194f473c640_0 name=_ivl_26
v00000194f473d180_0 .var *"_ivl_34", 0 0; Local signal
L_00000194f477faf8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000194f473d540_0 .net/2u *"_ivl_6", 3 0, L_00000194f477faf8;  1 drivers
v00000194f473c320_0 .net *"_ivl_8", 0 0, L_00000194f477c2f0;  1 drivers
E_00000194f4708370 .event anyedge, v00000194f4703140_0;
E_00000194f4707bf0 .event anyedge, v00000194f473d400_0, v00000194f4702560_0, v00000194f4702a60_0;
L_00000194f477c2f0 .cmp/eq 4, v00000194f473cf00_0, L_00000194f477faf8;
L_00000194f477d650 .functor MUXZ 1, L_00000194f477fa68, L_00000194f477fab0, L_00000194f477c2f0, C4<>;
L_00000194f477d6f0 .cmp/eq 4, v00000194f473cf00_0, L_00000194f477fb40;
L_00000194f477ce30 .functor MUXZ 1, L_00000194f477fa68, L_00000194f477fab0, L_00000194f477d6f0, C4<>;
L_00000194f477c430 .concat [ 1 31 0 0], v00000194f4777d70_0, L_00000194f477fb88;
L_00000194f477c9d0 .cmp/eq 32, L_00000194f477c430, L_00000194f477fbd0;
L_00000194f477cb10 .functor MUXZ 8, o00000194f47424b8, L_00000194f477c250, L_00000194f477c9d0, C4<>;
S_00000194f4694460 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 4 113, 5 17 0, S_00000194f46942d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v00000194f473c820_0 .net "CLK", 0 0, v00000194f473c460_0;  1 drivers
v00000194f473de00_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
o00000194f47420c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000194f473ce60_0 .net "P_DATA_IN", 7 0, o00000194f47420c8;  0 drivers
v00000194f473d720_0 .net "P_DATA_OUT", 7 0, L_00000194f477c250;  alias, 1 drivers
v00000194f473d2c0_0 .net "SH_LD", 0 0, L_00000194f477fab0;  alias, 1 drivers
v00000194f473dc20_0 .net "S_DATA_IN", 0 0, L_00000194f47cf140;  alias, 1 drivers
L_00000194f477df10 .part o00000194f47420c8, 4, 4;
L_00000194f477c110 .part o00000194f47420c8, 0, 4;
L_00000194f477c1b0 .part L_00000194f477c250, 4, 1;
L_00000194f477c250 .concat8 [ 4 4 0 0], L_00000194f477c930, L_00000194f477eaf0;
S_00000194f469ab50 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 26, 6 17 0, S_00000194f4694460;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_00000194f47c8500 .functor NOT 1, L_00000194f477fab0, C4<0>, C4<0>, C4<0>;
L_00000194f47c81f0 .functor NOT 1, v00000194f4776d30_0, C4<0>, C4<0>, C4<0>;
L_00000194f47c8260 .functor AND 1, L_00000194f47c8500, L_00000194f477dc90, C4<1>, C4<1>;
L_00000194f47c7d90 .functor NOR 1, L_00000194f477fab0, L_00000194f477bfd0, C4<0>, C4<0>;
L_00000194f47c85e0 .functor AND 1, L_00000194f47c8500, L_00000194f477c4d0, C4<1>, C4<1>;
L_00000194f47c79a0 .functor NOR 1, L_00000194f477fab0, L_00000194f477cc50, C4<0>, C4<0>;
L_00000194f47c7b60 .functor AND 1, L_00000194f47c8500, L_00000194f477c570, C4<1>, C4<1>;
L_00000194f47c7a80 .functor NOR 1, L_00000194f477fab0, L_00000194f477c7f0, C4<0>, C4<0>;
L_00000194f47c7af0 .functor AND 1, L_00000194f47c8500, L_00000194f477c750, C4<1>, C4<1>;
L_00000194f47c7e00 .functor NOR 1, L_00000194f477fab0, L_00000194f477bb70, C4<0>, C4<0>;
L_00000194f47c87a0 .functor AND 1, L_00000194f477e0f0, L_00000194f47c81f0, C4<1>, C4<1>;
L_00000194f47c8880 .functor OR 1, L_00000194f477da10, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47c8650 .functor AND 1, L_00000194f477d1f0, L_00000194f47c81f0, C4<1>, C4<1>;
L_00000194f47c8730 .functor OR 1, L_00000194f477d150, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47c80a0 .functor AND 1, L_00000194f477d5b0, L_00000194f47c81f0, C4<1>, C4<1>;
L_00000194f47c8810 .functor OR 1, L_00000194f477de70, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47c7bd0 .functor AND 1, L_00000194f477ca70, L_00000194f47c81f0, C4<1>, C4<1>;
L_00000194f47c82d0 .functor OR 1, L_00000194f477ccf0, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47c86c0 .functor BUFZ 4, L_00000194f477df10, C4<0000>, C4<0000>, C4<0000>;
v00000194f4701e80_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f4702560_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
v00000194f46f64a0_0 .net "D_CLR", 3 0, L_00000194f477c610;  1 drivers
v00000194f46f4ba0_0 .net "D_DATA", 3 0, L_00000194f47c86c0;  1 drivers
v00000194f46f51e0_0 .net "D_PRE", 3 0, L_00000194f477bcb0;  1 drivers
v00000194f46e3c30_0 .net "P_DATA_IN", 3 0, L_00000194f477df10;  1 drivers
v00000194f46d9250_0 .net "P_DATA_OUT", 3 0, L_00000194f477eaf0;  1 drivers
v00000194f4739c00_0 .net "SH_LD", 0 0, L_00000194f477fab0;  alias, 1 drivers
v00000194f4738da0_0 .net "S_CLR", 3 0, L_00000194f477ddd0;  1 drivers
v00000194f47386c0_0 .net "S_DATA_IN", 0 0, L_00000194f47cf140;  alias, 1 drivers
v00000194f4738800_0 .net "S_PRE", 3 0, L_00000194f477bc10;  1 drivers
v00000194f4739b60_0 .net *"_ivl_101", 0 0, L_00000194f47c8810;  1 drivers
v00000194f4738f80_0 .net *"_ivl_104", 0 0, L_00000194f477de70;  1 drivers
v00000194f4739700_0 .net *"_ivl_106", 0 0, L_00000194f47c7bd0;  1 drivers
v00000194f4739520_0 .net *"_ivl_110", 0 0, L_00000194f477ca70;  1 drivers
v00000194f4739200_0 .net *"_ivl_112", 0 0, L_00000194f47c82d0;  1 drivers
v00000194f4738a80_0 .net *"_ivl_116", 0 0, L_00000194f477ccf0;  1 drivers
v00000194f47390c0_0 .net *"_ivl_34", 0 0, L_00000194f47c8260;  1 drivers
v00000194f4739ac0_0 .net *"_ivl_37", 0 0, L_00000194f477dc90;  1 drivers
v00000194f4738e40_0 .net *"_ivl_39", 0 0, L_00000194f47c7d90;  1 drivers
v00000194f47381c0_0 .net *"_ivl_42", 0 0, L_00000194f477bfd0;  1 drivers
v00000194f4738580_0 .net *"_ivl_44", 0 0, L_00000194f47c85e0;  1 drivers
v00000194f4738d00_0 .net *"_ivl_47", 0 0, L_00000194f477c4d0;  1 drivers
v00000194f4739660_0 .net *"_ivl_49", 0 0, L_00000194f47c79a0;  1 drivers
v00000194f47397a0_0 .net *"_ivl_52", 0 0, L_00000194f477cc50;  1 drivers
v00000194f4738080_0 .net *"_ivl_54", 0 0, L_00000194f47c7b60;  1 drivers
v00000194f4739020_0 .net *"_ivl_57", 0 0, L_00000194f477c570;  1 drivers
v00000194f4738440_0 .net *"_ivl_59", 0 0, L_00000194f47c7a80;  1 drivers
v00000194f4739840_0 .net *"_ivl_62", 0 0, L_00000194f477c7f0;  1 drivers
v00000194f4738b20_0 .net *"_ivl_64", 0 0, L_00000194f47c7af0;  1 drivers
v00000194f4739160_0 .net *"_ivl_68", 0 0, L_00000194f477c750;  1 drivers
v00000194f47384e0_0 .net *"_ivl_70", 0 0, L_00000194f47c7e00;  1 drivers
v00000194f4738300_0 .net *"_ivl_74", 0 0, L_00000194f477bb70;  1 drivers
v00000194f47392a0_0 .net *"_ivl_76", 0 0, L_00000194f47c87a0;  1 drivers
v00000194f47393e0_0 .net *"_ivl_79", 0 0, L_00000194f477e0f0;  1 drivers
v00000194f4738ee0_0 .net *"_ivl_81", 0 0, L_00000194f47c8880;  1 drivers
v00000194f4739ca0_0 .net *"_ivl_84", 0 0, L_00000194f477da10;  1 drivers
v00000194f4739d40_0 .net *"_ivl_86", 0 0, L_00000194f47c8650;  1 drivers
v00000194f4738620_0 .net *"_ivl_89", 0 0, L_00000194f477d1f0;  1 drivers
v00000194f47395c0_0 .net *"_ivl_91", 0 0, L_00000194f47c8730;  1 drivers
v00000194f4738760_0 .net *"_ivl_94", 0 0, L_00000194f477d150;  1 drivers
v00000194f4739340_0 .net *"_ivl_96", 0 0, L_00000194f47c80a0;  1 drivers
v00000194f4739480_0 .net *"_ivl_99", 0 0, L_00000194f477d5b0;  1 drivers
v00000194f4739de0_0 .net "notCLR", 0 0, L_00000194f47c81f0;  1 drivers
v00000194f47398e0_0 .net "notSH_LD", 0 0, L_00000194f47c8500;  1 drivers
L_00000194f477f450 .part L_00000194f477c610, 0, 1;
L_00000194f477f4f0 .part L_00000194f477bcb0, 0, 1;
L_00000194f477f130 .part L_00000194f477eaf0, 3, 1;
L_00000194f477e690 .part L_00000194f477c610, 1, 1;
L_00000194f477e730 .part L_00000194f477bcb0, 1, 1;
L_00000194f477e910 .part L_00000194f477eaf0, 2, 1;
L_00000194f477ea50 .part L_00000194f477c610, 2, 1;
L_00000194f477f270 .part L_00000194f477bcb0, 2, 1;
L_00000194f477eaf0 .concat8 [ 1 1 1 1], v00000194f4701de0_0, v00000194f4702060_0, v00000194f4701f20_0, v00000194f47027e0_0;
L_00000194f477f3b0 .part L_00000194f477eaf0, 1, 1;
L_00000194f477ecd0 .part L_00000194f477c610, 3, 1;
L_00000194f477f590 .part L_00000194f477bcb0, 3, 1;
L_00000194f477dc90 .part L_00000194f47c86c0, 3, 1;
L_00000194f477bfd0 .part L_00000194f47c86c0, 3, 1;
L_00000194f477c4d0 .part L_00000194f47c86c0, 2, 1;
L_00000194f477cc50 .part L_00000194f47c86c0, 2, 1;
L_00000194f477c570 .part L_00000194f47c86c0, 1, 1;
L_00000194f477c7f0 .part L_00000194f47c86c0, 1, 1;
L_00000194f477bc10 .concat8 [ 1 1 1 1], L_00000194f47c8260, L_00000194f47c85e0, L_00000194f47c7b60, L_00000194f47c7af0;
L_00000194f477c750 .part L_00000194f47c86c0, 0, 1;
L_00000194f477ddd0 .concat8 [ 1 1 1 1], L_00000194f47c7d90, L_00000194f47c79a0, L_00000194f47c7a80, L_00000194f47c7e00;
L_00000194f477bb70 .part L_00000194f47c86c0, 0, 1;
L_00000194f477e0f0 .part L_00000194f477bc10, 0, 1;
L_00000194f477da10 .part L_00000194f477ddd0, 0, 1;
L_00000194f477d1f0 .part L_00000194f477bc10, 1, 1;
L_00000194f477d150 .part L_00000194f477ddd0, 1, 1;
L_00000194f477d5b0 .part L_00000194f477bc10, 2, 1;
L_00000194f477de70 .part L_00000194f477ddd0, 2, 1;
L_00000194f477bcb0 .concat8 [ 1 1 1 1], L_00000194f47c87a0, L_00000194f47c8650, L_00000194f47c80a0, L_00000194f47c7bd0;
L_00000194f477ca70 .part L_00000194f477bc10, 3, 1;
L_00000194f477c610 .concat8 [ 1 1 1 1], L_00000194f47c8880, L_00000194f47c8730, L_00000194f47c8810, L_00000194f47c82d0;
L_00000194f477ccf0 .part L_00000194f477ddd0, 3, 1;
S_00000194f469ace0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_00000194f469ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4702a60_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f4702d80_0 .net "CLR", 0 0, L_00000194f477f450;  1 drivers
v00000194f4702740_0 .net "DATA", 0 0, L_00000194f47cf140;  alias, 1 drivers
v00000194f4703640_0 .net "PRE", 0 0, L_00000194f477f4f0;  1 drivers
v00000194f47027e0_0 .var "Q", 0 0;
E_00000194f4707c30 .event anyedge, v00000194f4703640_0, v00000194f4702d80_0, v00000194f4702a60_0;
S_00000194f46a0b60 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_00000194f469ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4702e20_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f47036e0_0 .net "CLR", 0 0, L_00000194f477e690;  1 drivers
v00000194f4702c40_0 .net "DATA", 0 0, L_00000194f477f130;  1 drivers
v00000194f4702f60_0 .net "PRE", 0 0, L_00000194f477e730;  1 drivers
v00000194f4701f20_0 .var "Q", 0 0;
E_00000194f4708470 .event anyedge, v00000194f4702f60_0, v00000194f47036e0_0, v00000194f4702a60_0;
S_00000194f46a0cf0 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_00000194f469ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4702920_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f47029c0_0 .net "CLR", 0 0, L_00000194f477ea50;  1 drivers
v00000194f47031e0_0 .net "DATA", 0 0, L_00000194f477e910;  1 drivers
v00000194f4703280_0 .net "PRE", 0 0, L_00000194f477f270;  1 drivers
v00000194f4702060_0 .var "Q", 0 0;
E_00000194f4708030 .event anyedge, v00000194f4703280_0, v00000194f47029c0_0, v00000194f4702a60_0;
S_00000194f4691b90 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_00000194f469ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4701ca0_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f4701a20_0 .net "CLR", 0 0, L_00000194f477ecd0;  1 drivers
v00000194f4701ac0_0 .net "DATA", 0 0, L_00000194f477f3b0;  1 drivers
v00000194f4701d40_0 .net "PRE", 0 0, L_00000194f477f590;  1 drivers
v00000194f4701de0_0 .var "Q", 0 0;
E_00000194f47086f0 .event anyedge, v00000194f4701d40_0, v00000194f4701a20_0, v00000194f4702a60_0;
S_00000194f452d940 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 34, 6 17 0, S_00000194f4694460;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_00000194f47c7c40 .functor NOT 1, L_00000194f477fab0, C4<0>, C4<0>, C4<0>;
L_00000194f47c7cb0 .functor NOT 1, v00000194f4776d30_0, C4<0>, C4<0>, C4<0>;
L_00000194f47c7ee0 .functor AND 1, L_00000194f47c7c40, L_00000194f477d470, C4<1>, C4<1>;
L_00000194f47c7a10 .functor NOR 1, L_00000194f477fab0, L_00000194f477dab0, C4<0>, C4<0>;
L_00000194f47c8340 .functor AND 1, L_00000194f47c7c40, L_00000194f477dfb0, C4<1>, C4<1>;
L_00000194f47c7d20 .functor NOR 1, L_00000194f477fab0, L_00000194f477cd90, C4<0>, C4<0>;
L_00000194f47c7f50 .functor AND 1, L_00000194f47c7c40, L_00000194f477b990, C4<1>, C4<1>;
L_00000194f47c7e70 .functor NOR 1, L_00000194f477fab0, L_00000194f477d290, C4<0>, C4<0>;
L_00000194f47c8420 .functor AND 1, L_00000194f47c7c40, L_00000194f477d330, C4<1>, C4<1>;
L_00000194f47c7fc0 .functor NOR 1, L_00000194f477fab0, L_00000194f477d790, C4<0>, C4<0>;
L_00000194f47c8030 .functor AND 1, L_00000194f477d970, L_00000194f47c7cb0, C4<1>, C4<1>;
L_00000194f47c8110 .functor OR 1, L_00000194f477cf70, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47c83b0 .functor AND 1, L_00000194f477db50, L_00000194f47c7cb0, C4<1>, C4<1>;
L_00000194f47c8180 .functor OR 1, L_00000194f477dd30, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47c8490 .functor AND 1, L_00000194f477be90, L_00000194f47c7cb0, C4<1>, C4<1>;
L_00000194f47ceb20 .functor OR 1, L_00000194f477bf30, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47cedc0 .functor AND 1, L_00000194f477c390, L_00000194f47c7cb0, C4<1>, C4<1>;
L_00000194f47cf610 .functor OR 1, L_00000194f477d510, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f47cf680 .functor BUFZ 4, L_00000194f477c110, C4<0000>, C4<0000>, C4<0000>;
v00000194f473b530_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f473ab30_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
v00000194f473a310_0 .net "D_CLR", 3 0, L_00000194f477d3d0;  1 drivers
v00000194f473b990_0 .net "D_DATA", 3 0, L_00000194f47cf680;  1 drivers
v00000194f473aa90_0 .net "D_PRE", 3 0, L_00000194f477c070;  1 drivers
v00000194f473adb0_0 .net "P_DATA_IN", 3 0, L_00000194f477c110;  1 drivers
v00000194f473b3f0_0 .net "P_DATA_OUT", 3 0, L_00000194f477c930;  1 drivers
v00000194f473bb70_0 .net "SH_LD", 0 0, L_00000194f477fab0;  alias, 1 drivers
v00000194f473b030_0 .net "S_CLR", 3 0, L_00000194f477ced0;  1 drivers
v00000194f473b5d0_0 .net "S_DATA_IN", 0 0, L_00000194f477c1b0;  1 drivers
v00000194f473a590_0 .net "S_PRE", 3 0, L_00000194f477ba30;  1 drivers
v00000194f473be90_0 .net *"_ivl_101", 0 0, L_00000194f47ceb20;  1 drivers
v00000194f473a3b0_0 .net *"_ivl_104", 0 0, L_00000194f477bf30;  1 drivers
v00000194f473a130_0 .net *"_ivl_106", 0 0, L_00000194f47cedc0;  1 drivers
v00000194f473bf30_0 .net *"_ivl_110", 0 0, L_00000194f477c390;  1 drivers
v00000194f473aef0_0 .net *"_ivl_112", 0 0, L_00000194f47cf610;  1 drivers
v00000194f473b0d0_0 .net *"_ivl_116", 0 0, L_00000194f477d510;  1 drivers
v00000194f473b170_0 .net *"_ivl_34", 0 0, L_00000194f47c7ee0;  1 drivers
v00000194f473a4f0_0 .net *"_ivl_37", 0 0, L_00000194f477d470;  1 drivers
v00000194f473a1d0_0 .net *"_ivl_39", 0 0, L_00000194f47c7a10;  1 drivers
v00000194f473b490_0 .net *"_ivl_42", 0 0, L_00000194f477dab0;  1 drivers
v00000194f473a630_0 .net *"_ivl_44", 0 0, L_00000194f47c8340;  1 drivers
v00000194f473a6d0_0 .net *"_ivl_47", 0 0, L_00000194f477dfb0;  1 drivers
v00000194f473bdf0_0 .net *"_ivl_49", 0 0, L_00000194f47c7d20;  1 drivers
v00000194f473a810_0 .net *"_ivl_52", 0 0, L_00000194f477cd90;  1 drivers
v00000194f473bc10_0 .net *"_ivl_54", 0 0, L_00000194f47c7f50;  1 drivers
v00000194f473a770_0 .net *"_ivl_57", 0 0, L_00000194f477b990;  1 drivers
v00000194f473b710_0 .net *"_ivl_59", 0 0, L_00000194f47c7e70;  1 drivers
v00000194f473b2b0_0 .net *"_ivl_62", 0 0, L_00000194f477d290;  1 drivers
v00000194f473a8b0_0 .net *"_ivl_64", 0 0, L_00000194f47c8420;  1 drivers
v00000194f473ae50_0 .net *"_ivl_68", 0 0, L_00000194f477d330;  1 drivers
v00000194f473a950_0 .net *"_ivl_70", 0 0, L_00000194f47c7fc0;  1 drivers
v00000194f473abd0_0 .net *"_ivl_74", 0 0, L_00000194f477d790;  1 drivers
v00000194f473ac70_0 .net *"_ivl_76", 0 0, L_00000194f47c8030;  1 drivers
v00000194f473b8f0_0 .net *"_ivl_79", 0 0, L_00000194f477d970;  1 drivers
v00000194f473b7b0_0 .net *"_ivl_81", 0 0, L_00000194f47c8110;  1 drivers
v00000194f473a090_0 .net *"_ivl_84", 0 0, L_00000194f477cf70;  1 drivers
v00000194f473b850_0 .net *"_ivl_86", 0 0, L_00000194f47c83b0;  1 drivers
v00000194f473ad10_0 .net *"_ivl_89", 0 0, L_00000194f477db50;  1 drivers
v00000194f473ba30_0 .net *"_ivl_91", 0 0, L_00000194f47c8180;  1 drivers
v00000194f473bcb0_0 .net *"_ivl_94", 0 0, L_00000194f477dd30;  1 drivers
v00000194f473bd50_0 .net *"_ivl_96", 0 0, L_00000194f47c8490;  1 drivers
v00000194f473caa0_0 .net *"_ivl_99", 0 0, L_00000194f477be90;  1 drivers
v00000194f473d9a0_0 .net "notCLR", 0 0, L_00000194f47c7cb0;  1 drivers
v00000194f473d040_0 .net "notSH_LD", 0 0, L_00000194f47c7c40;  1 drivers
L_00000194f477d010 .part L_00000194f477d3d0, 0, 1;
L_00000194f477d0b0 .part L_00000194f477c070, 0, 1;
L_00000194f477c6b0 .part L_00000194f477c930, 3, 1;
L_00000194f477d830 .part L_00000194f477d3d0, 1, 1;
L_00000194f477bd50 .part L_00000194f477c070, 1, 1;
L_00000194f477d8d0 .part L_00000194f477c930, 2, 1;
L_00000194f477dbf0 .part L_00000194f477d3d0, 2, 1;
L_00000194f477c890 .part L_00000194f477c070, 2, 1;
L_00000194f477c930 .concat8 [ 1 1 1 1], v00000194f473bad0_0, v00000194f473b210_0, v00000194f47383a0_0, v00000194f4739e80_0;
L_00000194f477bdf0 .part L_00000194f477c930, 1, 1;
L_00000194f477e050 .part L_00000194f477d3d0, 3, 1;
L_00000194f477bad0 .part L_00000194f477c070, 3, 1;
L_00000194f477d470 .part L_00000194f47cf680, 3, 1;
L_00000194f477dab0 .part L_00000194f47cf680, 3, 1;
L_00000194f477dfb0 .part L_00000194f47cf680, 2, 1;
L_00000194f477cd90 .part L_00000194f47cf680, 2, 1;
L_00000194f477b990 .part L_00000194f47cf680, 1, 1;
L_00000194f477d290 .part L_00000194f47cf680, 1, 1;
L_00000194f477ba30 .concat8 [ 1 1 1 1], L_00000194f47c7ee0, L_00000194f47c8340, L_00000194f47c7f50, L_00000194f47c8420;
L_00000194f477d330 .part L_00000194f47cf680, 0, 1;
L_00000194f477ced0 .concat8 [ 1 1 1 1], L_00000194f47c7a10, L_00000194f47c7d20, L_00000194f47c7e70, L_00000194f47c7fc0;
L_00000194f477d790 .part L_00000194f47cf680, 0, 1;
L_00000194f477d970 .part L_00000194f477ba30, 0, 1;
L_00000194f477cf70 .part L_00000194f477ced0, 0, 1;
L_00000194f477db50 .part L_00000194f477ba30, 1, 1;
L_00000194f477dd30 .part L_00000194f477ced0, 1, 1;
L_00000194f477be90 .part L_00000194f477ba30, 2, 1;
L_00000194f477bf30 .part L_00000194f477ced0, 2, 1;
L_00000194f477c070 .concat8 [ 1 1 1 1], L_00000194f47c8030, L_00000194f47c83b0, L_00000194f47c8490, L_00000194f47cedc0;
L_00000194f477c390 .part L_00000194f477ba30, 3, 1;
L_00000194f477d3d0 .concat8 [ 1 1 1 1], L_00000194f47c8110, L_00000194f47c8180, L_00000194f47ceb20, L_00000194f47cf610;
L_00000194f477d510 .part L_00000194f477ced0, 3, 1;
S_00000194f452dad0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_00000194f452d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4739980_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f47388a0_0 .net "CLR", 0 0, L_00000194f477d010;  1 drivers
v00000194f47389e0_0 .net "DATA", 0 0, L_00000194f477c1b0;  alias, 1 drivers
v00000194f4739a20_0 .net "PRE", 0 0, L_00000194f477d0b0;  1 drivers
v00000194f4739e80_0 .var "Q", 0 0;
E_00000194f4708070 .event anyedge, v00000194f4739a20_0, v00000194f47388a0_0, v00000194f4702a60_0;
S_00000194f4652de0 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_00000194f452d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4739f20_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f4738120_0 .net "CLR", 0 0, L_00000194f477d830;  1 drivers
v00000194f4738260_0 .net "DATA", 0 0, L_00000194f477c6b0;  1 drivers
v00000194f4738940_0 .net "PRE", 0 0, L_00000194f477bd50;  1 drivers
v00000194f47383a0_0 .var "Q", 0 0;
E_00000194f4707e70 .event anyedge, v00000194f4738940_0, v00000194f4738120_0, v00000194f4702a60_0;
S_00000194f4652f70 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_00000194f452d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4738bc0_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f4738c60_0 .net "CLR", 0 0, L_00000194f477dbf0;  1 drivers
v00000194f473b350_0 .net "DATA", 0 0, L_00000194f477d8d0;  1 drivers
v00000194f473b670_0 .net "PRE", 0 0, L_00000194f477c890;  1 drivers
v00000194f473b210_0 .var "Q", 0 0;
E_00000194f47080f0 .event anyedge, v00000194f473b670_0, v00000194f4738c60_0, v00000194f4702a60_0;
S_00000194f47710a0 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_00000194f452d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f473a9f0_0 .net "CLK", 0 0, v00000194f473c460_0;  alias, 1 drivers
v00000194f473af90_0 .net "CLR", 0 0, L_00000194f477e050;  1 drivers
v00000194f473a450_0 .net "DATA", 0 0, L_00000194f477bdf0;  1 drivers
v00000194f473a270_0 .net "PRE", 0 0, L_00000194f477bad0;  1 drivers
v00000194f473bad0_0 .var "Q", 0 0;
E_00000194f4708930 .event anyedge, v00000194f473a270_0, v00000194f473af90_0, v00000194f4702a60_0;
S_00000194f4771440 .scope module, "sender_test" "sender" 2 27, 4 25 0, S_00000194f470aa10;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_00000194f46f8ac0 .functor NOT 1, v00000194f4776a10_0, C4<0>, C4<0>, C4<0>;
L_00000194f477f990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000194f47c8570 .functor XNOR 1, v00000194f4776ab0_0, L_00000194f477f990, C4<0>, C4<0>;
v00000194f4777e10_0 .net "CLK", 0 0, L_00000194f47777d0;  alias, 1 drivers
v00000194f47772d0_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
v00000194f4778bd0_0 .var "COUNT_SENT", 3 0;
v00000194f4778db0_0 .net "DATA", 7 0, v00000194f4776fb0_0;  1 drivers
v00000194f4776c90_0 .net "EMPTY_STATE", 0 0, L_00000194f477f770;  alias, 1 drivers
v00000194f4777690_0 .net "FULL_STATE", 0 0, L_00000194f477f1d0;  alias, 1 drivers
v00000194f4778270_0 .net "HIGH", 0 0, L_00000194f477f990;  1 drivers
L_00000194f477f948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000194f4777ff0_0 .net "LOW", 0 0, L_00000194f477f948;  1 drivers
v00000194f4778d10_0 .net "MOSI", 0 0, L_00000194f477f310;  alias, 1 drivers
v00000194f4777c30_0 .net "P_DATA_OUT", 7 0, L_00000194f477e190;  1 drivers
v00000194f4777230_0 .var "SHIFT_CLK", 0 0;
v00000194f4776bf0_0 .net "TE", 0 0, v00000194f4776ab0_0;  1 drivers
v00000194f4777910_0 .net "WRITE", 0 0, v00000194f4776a10_0;  1 drivers
L_00000194f477f9d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v00000194f4778c70_0 .net/2u *"_ivl_12", 3 0, L_00000194f477f9d8;  1 drivers
v00000194f4777cd0_0 .net *"_ivl_14", 0 0, L_00000194f477ee10;  1 drivers
L_00000194f477fa20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000194f4778e50_0 .net/2u *"_ivl_18", 3 0, L_00000194f477fa20;  1 drivers
v00000194f4778ef0_0 .net *"_ivl_20", 0 0, L_00000194f477f090;  1 drivers
v00000194f4778f90_0 .var *"_ivl_28", 0 0; Local signal
v00000194f4776f10_0 .net *"_ivl_6", 0 0, L_00000194f47c8570;  1 drivers
v00000194f4778090_0 .net *"_ivl_9", 0 0, L_00000194f477e9b0;  1 drivers
E_00000194f47083b0 .event anyedge, v00000194f4777910_0, v00000194f4702560_0, v00000194f473c280_0;
L_00000194f477e9b0 .part L_00000194f477e190, 0, 1;
L_00000194f477f310 .functor MUXZ 1, L_00000194f477f948, L_00000194f477e9b0, L_00000194f47c8570, C4<>;
L_00000194f477ee10 .cmp/eq 4, v00000194f4778bd0_0, L_00000194f477f9d8;
L_00000194f477f770 .functor MUXZ 1, L_00000194f477f948, L_00000194f477f990, L_00000194f477ee10, C4<>;
L_00000194f477f090 .cmp/eq 4, v00000194f4778bd0_0, L_00000194f477fa20;
L_00000194f477f1d0 .functor MUXZ 1, L_00000194f477f948, L_00000194f477f990, L_00000194f477f090, C4<>;
S_00000194f47715d0 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 4 44, 5 17 0, S_00000194f4771440;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v00000194f4777870_0 .net "CLK", 0 0, v00000194f4777230_0;  1 drivers
v00000194f4776dd0_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
v00000194f47789f0_0 .net "P_DATA_IN", 7 0, v00000194f4776fb0_0;  alias, 1 drivers
v00000194f4778770_0 .net "P_DATA_OUT", 7 0, L_00000194f477e190;  alias, 1 drivers
v00000194f4778a90_0 .net "SH_LD", 0 0, L_00000194f46f8ac0;  1 drivers
v00000194f4778b30_0 .net "S_DATA_IN", 0 0, L_00000194f477f948;  alias, 1 drivers
L_00000194f47792b0 .part v00000194f4776fb0_0, 4, 4;
L_00000194f477e5f0 .part v00000194f4776fb0_0, 0, 4;
L_00000194f477eb90 .part L_00000194f477e190, 4, 1;
L_00000194f477e190 .concat8 [ 4 4 0 0], L_00000194f4779c10, L_00000194f4778590;
S_00000194f4771760 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 26, 6 17 0, S_00000194f47715d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_00000194f46f8a50 .functor NOT 1, L_00000194f46f8ac0, C4<0>, C4<0>, C4<0>;
L_00000194f46f8e40 .functor NOT 1, v00000194f4776d30_0, C4<0>, C4<0>, C4<0>;
L_00000194f46dbf60 .functor AND 1, L_00000194f46f8a50, L_00000194f4779e90, C4<1>, C4<1>;
L_00000194f477b690 .functor NOR 1, L_00000194f46f8ac0, L_00000194f477a7f0, C4<0>, C4<0>;
L_00000194f477b4d0 .functor AND 1, L_00000194f46f8a50, L_00000194f4779670, C4<1>, C4<1>;
L_00000194f477b380 .functor NOR 1, L_00000194f46f8ac0, L_00000194f477a250, C4<0>, C4<0>;
L_00000194f477b000 .functor AND 1, L_00000194f46f8a50, L_00000194f4779710, C4<1>, C4<1>;
L_00000194f477b540 .functor NOR 1, L_00000194f46f8ac0, L_00000194f47797b0, C4<0>, C4<0>;
L_00000194f477b850 .functor AND 1, L_00000194f46f8a50, L_00000194f477a070, C4<1>, C4<1>;
L_00000194f477b3f0 .functor NOR 1, L_00000194f46f8ac0, L_00000194f477a2f0, C4<0>, C4<0>;
L_00000194f477b5b0 .functor AND 1, L_00000194f4779210, L_00000194f46f8e40, C4<1>, C4<1>;
L_00000194f477b070 .functor OR 1, L_00000194f477a390, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477b700 .functor AND 1, L_00000194f477a430, L_00000194f46f8e40, C4<1>, C4<1>;
L_00000194f477aac0 .functor OR 1, L_00000194f4779990, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477a9e0 .functor AND 1, L_00000194f4779cb0, L_00000194f46f8e40, C4<1>, C4<1>;
L_00000194f477ac80 .functor OR 1, L_00000194f4779fd0, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477b770 .functor AND 1, L_00000194f4779f30, L_00000194f46f8e40, C4<1>, C4<1>;
L_00000194f477add0 .functor OR 1, L_00000194f477a4d0, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477ad60 .functor BUFZ 4, L_00000194f47792b0, C4<0000>, C4<0000>, C4<0000>;
v00000194f47741c0_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f4774580_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
v00000194f4772960_0 .net "D_CLR", 3 0, L_00000194f4779530;  1 drivers
v00000194f4773c20_0 .net "D_DATA", 3 0, L_00000194f477ad60;  1 drivers
v00000194f4773540_0 .net "D_PRE", 3 0, L_00000194f477a110;  1 drivers
v00000194f47744e0_0 .net "P_DATA_IN", 3 0, L_00000194f47792b0;  1 drivers
v00000194f47735e0_0 .net "P_DATA_OUT", 3 0, L_00000194f4778590;  1 drivers
v00000194f4773cc0_0 .net "SH_LD", 0 0, L_00000194f46f8ac0;  alias, 1 drivers
v00000194f4773680_0 .net "S_CLR", 3 0, L_00000194f4779170;  1 drivers
v00000194f4772be0_0 .net "S_DATA_IN", 0 0, L_00000194f477f948;  alias, 1 drivers
v00000194f4774b20_0 .net "S_PRE", 3 0, L_00000194f4779df0;  1 drivers
v00000194f4773860_0 .net *"_ivl_101", 0 0, L_00000194f477ac80;  1 drivers
v00000194f4774bc0_0 .net *"_ivl_104", 0 0, L_00000194f4779fd0;  1 drivers
v00000194f4774440_0 .net *"_ivl_106", 0 0, L_00000194f477b770;  1 drivers
v00000194f4773ae0_0 .net *"_ivl_110", 0 0, L_00000194f4779f30;  1 drivers
v00000194f4774080_0 .net *"_ivl_112", 0 0, L_00000194f477add0;  1 drivers
v00000194f47749e0_0 .net *"_ivl_116", 0 0, L_00000194f477a4d0;  1 drivers
v00000194f4772dc0_0 .net *"_ivl_34", 0 0, L_00000194f46dbf60;  1 drivers
v00000194f4773a40_0 .net *"_ivl_37", 0 0, L_00000194f4779e90;  1 drivers
v00000194f4774260_0 .net *"_ivl_39", 0 0, L_00000194f477b690;  1 drivers
v00000194f4774c60_0 .net *"_ivl_42", 0 0, L_00000194f477a7f0;  1 drivers
v00000194f4773ea0_0 .net *"_ivl_44", 0 0, L_00000194f477b4d0;  1 drivers
v00000194f47743a0_0 .net *"_ivl_47", 0 0, L_00000194f4779670;  1 drivers
v00000194f4774620_0 .net *"_ivl_49", 0 0, L_00000194f477b380;  1 drivers
v00000194f47748a0_0 .net *"_ivl_52", 0 0, L_00000194f477a250;  1 drivers
v00000194f4772b40_0 .net *"_ivl_54", 0 0, L_00000194f477b000;  1 drivers
v00000194f4774300_0 .net *"_ivl_57", 0 0, L_00000194f4779710;  1 drivers
v00000194f4774940_0 .net *"_ivl_59", 0 0, L_00000194f477b540;  1 drivers
v00000194f4773180_0 .net *"_ivl_62", 0 0, L_00000194f47797b0;  1 drivers
v00000194f47734a0_0 .net *"_ivl_64", 0 0, L_00000194f477b850;  1 drivers
v00000194f4773e00_0 .net *"_ivl_68", 0 0, L_00000194f477a070;  1 drivers
v00000194f4772e60_0 .net *"_ivl_70", 0 0, L_00000194f477b3f0;  1 drivers
v00000194f4772a00_0 .net *"_ivl_74", 0 0, L_00000194f477a2f0;  1 drivers
v00000194f4773400_0 .net *"_ivl_76", 0 0, L_00000194f477b5b0;  1 drivers
v00000194f4773b80_0 .net *"_ivl_79", 0 0, L_00000194f4779210;  1 drivers
v00000194f4772f00_0 .net *"_ivl_81", 0 0, L_00000194f477b070;  1 drivers
v00000194f4773900_0 .net *"_ivl_84", 0 0, L_00000194f477a390;  1 drivers
v00000194f4774d00_0 .net *"_ivl_86", 0 0, L_00000194f477b700;  1 drivers
v00000194f4773720_0 .net *"_ivl_89", 0 0, L_00000194f477a430;  1 drivers
v00000194f4774760_0 .net *"_ivl_91", 0 0, L_00000194f477aac0;  1 drivers
v00000194f4772fa0_0 .net *"_ivl_94", 0 0, L_00000194f4779990;  1 drivers
v00000194f47737c0_0 .net *"_ivl_96", 0 0, L_00000194f477a9e0;  1 drivers
v00000194f47746c0_0 .net *"_ivl_99", 0 0, L_00000194f4779cb0;  1 drivers
v00000194f47739a0_0 .net "notCLR", 0 0, L_00000194f46f8e40;  1 drivers
v00000194f47750c0_0 .net "notSH_LD", 0 0, L_00000194f46f8a50;  1 drivers
L_00000194f47770f0 .part L_00000194f4779530, 0, 1;
L_00000194f4778310 .part L_00000194f477a110, 0, 1;
L_00000194f4777190 .part L_00000194f4778590, 3, 1;
L_00000194f4777f50 .part L_00000194f4779530, 1, 1;
L_00000194f47779b0 .part L_00000194f477a110, 1, 1;
L_00000194f47783b0 .part L_00000194f4778590, 2, 1;
L_00000194f4778450 .part L_00000194f4779530, 2, 1;
L_00000194f47784f0 .part L_00000194f477a110, 2, 1;
L_00000194f4778590 .concat8 [ 1 1 1 1], v00000194f4773360_0, v00000194f473c780_0, v00000194f473d900_0, v00000194f473d4a0_0;
L_00000194f4778630 .part L_00000194f4778590, 1, 1;
L_00000194f47788b0 .part L_00000194f4779530, 3, 1;
L_00000194f4778950 .part L_00000194f477a110, 3, 1;
L_00000194f4779e90 .part L_00000194f477ad60, 3, 1;
L_00000194f477a7f0 .part L_00000194f477ad60, 3, 1;
L_00000194f4779670 .part L_00000194f477ad60, 2, 1;
L_00000194f477a250 .part L_00000194f477ad60, 2, 1;
L_00000194f4779710 .part L_00000194f477ad60, 1, 1;
L_00000194f47797b0 .part L_00000194f477ad60, 1, 1;
L_00000194f4779df0 .concat8 [ 1 1 1 1], L_00000194f46dbf60, L_00000194f477b4d0, L_00000194f477b000, L_00000194f477b850;
L_00000194f477a070 .part L_00000194f477ad60, 0, 1;
L_00000194f4779170 .concat8 [ 1 1 1 1], L_00000194f477b690, L_00000194f477b380, L_00000194f477b540, L_00000194f477b3f0;
L_00000194f477a2f0 .part L_00000194f477ad60, 0, 1;
L_00000194f4779210 .part L_00000194f4779df0, 0, 1;
L_00000194f477a390 .part L_00000194f4779170, 0, 1;
L_00000194f477a430 .part L_00000194f4779df0, 1, 1;
L_00000194f4779990 .part L_00000194f4779170, 1, 1;
L_00000194f4779cb0 .part L_00000194f4779df0, 2, 1;
L_00000194f4779fd0 .part L_00000194f4779170, 2, 1;
L_00000194f477a110 .concat8 [ 1 1 1 1], L_00000194f477b5b0, L_00000194f477b700, L_00000194f477a9e0, L_00000194f477b770;
L_00000194f4779f30 .part L_00000194f4779df0, 3, 1;
L_00000194f4779530 .concat8 [ 1 1 1 1], L_00000194f477b070, L_00000194f477aac0, L_00000194f477ac80, L_00000194f477add0;
L_00000194f477a4d0 .part L_00000194f4779170, 3, 1;
S_00000194f4771ad0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_00000194f4771760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f473c280_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f473df40_0 .net "CLR", 0 0, L_00000194f47770f0;  1 drivers
v00000194f473d0e0_0 .net "DATA", 0 0, L_00000194f477f948;  alias, 1 drivers
v00000194f473d680_0 .net "PRE", 0 0, L_00000194f4778310;  1 drivers
v00000194f473d4a0_0 .var "Q", 0 0;
E_00000194f47092f0 .event anyedge, v00000194f473d680_0, v00000194f473df40_0, v00000194f473c280_0;
S_00000194f4772110 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_00000194f4771760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f473dcc0_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f473c0a0_0 .net "CLR", 0 0, L_00000194f4777f50;  1 drivers
v00000194f473d5e0_0 .net "DATA", 0 0, L_00000194f4777190;  1 drivers
v00000194f473d7c0_0 .net "PRE", 0 0, L_00000194f47779b0;  1 drivers
v00000194f473d900_0 .var "Q", 0 0;
E_00000194f4709770 .event anyedge, v00000194f473d7c0_0, v00000194f473c0a0_0, v00000194f473c280_0;
S_00000194f4771f80 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_00000194f4771760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f473dd60_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f473c140_0 .net "CLR", 0 0, L_00000194f4778450;  1 drivers
v00000194f473c3c0_0 .net "DATA", 0 0, L_00000194f47783b0;  1 drivers
v00000194f473c6e0_0 .net "PRE", 0 0, L_00000194f47784f0;  1 drivers
v00000194f473c780_0 .var "Q", 0 0;
E_00000194f4708f70 .event anyedge, v00000194f473c6e0_0, v00000194f473c140_0, v00000194f473c280_0;
S_00000194f4772750 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_00000194f4771760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f473cc80_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f473cd20_0 .net "CLR", 0 0, L_00000194f47788b0;  1 drivers
v00000194f473cdc0_0 .net "DATA", 0 0, L_00000194f4778630;  1 drivers
v00000194f4774800_0 .net "PRE", 0 0, L_00000194f4778950;  1 drivers
v00000194f4773360_0 .var "Q", 0 0;
E_00000194f4709370 .event anyedge, v00000194f4774800_0, v00000194f473cd20_0, v00000194f473c280_0;
S_00000194f47722a0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 34, 6 17 0, S_00000194f47715d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_00000194f477b230 .functor NOT 1, L_00000194f46f8ac0, C4<0>, C4<0>, C4<0>;
L_00000194f477af20 .functor NOT 1, v00000194f4776d30_0, C4<0>, C4<0>, C4<0>;
L_00000194f477b2a0 .functor AND 1, L_00000194f477b230, L_00000194f4779490, C4<1>, C4<1>;
L_00000194f477b150 .functor NOR 1, L_00000194f46f8ac0, L_00000194f4779b70, C4<0>, C4<0>;
L_00000194f477b7e0 .functor AND 1, L_00000194f477b230, L_00000194f47795d0, C4<1>, C4<1>;
L_00000194f477b310 .functor NOR 1, L_00000194f46f8ac0, L_00000194f47798f0, C4<0>, C4<0>;
L_00000194f477b0e0 .functor AND 1, L_00000194f477b230, L_00000194f477f6d0, C4<1>, C4<1>;
L_00000194f477acf0 .functor NOR 1, L_00000194f46f8ac0, L_00000194f477e4b0, C4<0>, C4<0>;
L_00000194f477a970 .functor AND 1, L_00000194f477b230, L_00000194f477f630, C4<1>, C4<1>;
L_00000194f477b460 .functor NOR 1, L_00000194f46f8ac0, L_00000194f477ec30, C4<0>, C4<0>;
L_00000194f477b620 .functor AND 1, L_00000194f477e410, L_00000194f477af20, C4<1>, C4<1>;
L_00000194f477b1c0 .functor OR 1, L_00000194f477ef50, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477aa50 .functor AND 1, L_00000194f477e7d0, L_00000194f477af20, C4<1>, C4<1>;
L_00000194f477aba0 .functor OR 1, L_00000194f477eff0, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477ac10 .functor AND 1, L_00000194f477f810, L_00000194f477af20, C4<1>, C4<1>;
L_00000194f477ab30 .functor OR 1, L_00000194f477e870, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477ae40 .functor AND 1, L_00000194f477e550, L_00000194f477af20, C4<1>, C4<1>;
L_00000194f477aeb0 .functor OR 1, L_00000194f477eeb0, v00000194f4776d30_0, C4<0>, C4<0>;
L_00000194f477af90 .functor BUFZ 4, L_00000194f477e5f0, C4<0000>, C4<0000>, C4<0000>;
v00000194f47752a0_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f4776600_0 .net "CLR", 0 0, v00000194f4776d30_0;  alias, 1 drivers
v00000194f4775480_0 .net "D_CLR", 3 0, L_00000194f477e2d0;  1 drivers
v00000194f47755c0_0 .net "D_DATA", 3 0, L_00000194f477af90;  1 drivers
v00000194f47758e0_0 .net "D_PRE", 3 0, L_00000194f477ed70;  1 drivers
v00000194f4776560_0 .net "P_DATA_IN", 3 0, L_00000194f477e5f0;  1 drivers
v00000194f4776100_0 .net "P_DATA_OUT", 3 0, L_00000194f4779c10;  1 drivers
v00000194f4775c00_0 .net "SH_LD", 0 0, L_00000194f46f8ac0;  alias, 1 drivers
v00000194f47753e0_0 .net "S_CLR", 3 0, L_00000194f477e370;  1 drivers
v00000194f47764c0_0 .net "S_DATA_IN", 0 0, L_00000194f477eb90;  1 drivers
v00000194f4775a20_0 .net "S_PRE", 3 0, L_00000194f477e230;  1 drivers
v00000194f47761a0_0 .net *"_ivl_101", 0 0, L_00000194f477ab30;  1 drivers
v00000194f4776740_0 .net *"_ivl_104", 0 0, L_00000194f477e870;  1 drivers
v00000194f4775520_0 .net *"_ivl_106", 0 0, L_00000194f477ae40;  1 drivers
v00000194f4776420_0 .net *"_ivl_110", 0 0, L_00000194f477e550;  1 drivers
v00000194f4775d40_0 .net *"_ivl_112", 0 0, L_00000194f477aeb0;  1 drivers
v00000194f4775980_0 .net *"_ivl_116", 0 0, L_00000194f477eeb0;  1 drivers
v00000194f47767e0_0 .net *"_ivl_34", 0 0, L_00000194f477b2a0;  1 drivers
v00000194f4775660_0 .net *"_ivl_37", 0 0, L_00000194f4779490;  1 drivers
v00000194f4775340_0 .net *"_ivl_39", 0 0, L_00000194f477b150;  1 drivers
v00000194f4775200_0 .net *"_ivl_42", 0 0, L_00000194f4779b70;  1 drivers
v00000194f4776240_0 .net *"_ivl_44", 0 0, L_00000194f477b7e0;  1 drivers
v00000194f47762e0_0 .net *"_ivl_47", 0 0, L_00000194f47795d0;  1 drivers
v00000194f4776380_0 .net *"_ivl_49", 0 0, L_00000194f477b310;  1 drivers
v00000194f47766a0_0 .net *"_ivl_52", 0 0, L_00000194f47798f0;  1 drivers
v00000194f4775700_0 .net *"_ivl_54", 0 0, L_00000194f477b0e0;  1 drivers
v00000194f4775de0_0 .net *"_ivl_57", 0 0, L_00000194f477f6d0;  1 drivers
v00000194f47757a0_0 .net *"_ivl_59", 0 0, L_00000194f477acf0;  1 drivers
v00000194f4775ac0_0 .net *"_ivl_62", 0 0, L_00000194f477e4b0;  1 drivers
v00000194f4775e80_0 .net *"_ivl_64", 0 0, L_00000194f477a970;  1 drivers
v00000194f4775b60_0 .net *"_ivl_68", 0 0, L_00000194f477f630;  1 drivers
v00000194f4775f20_0 .net *"_ivl_70", 0 0, L_00000194f477b460;  1 drivers
v00000194f4775fc0_0 .net *"_ivl_74", 0 0, L_00000194f477ec30;  1 drivers
v00000194f4776060_0 .net *"_ivl_76", 0 0, L_00000194f477b620;  1 drivers
v00000194f47786d0_0 .net *"_ivl_79", 0 0, L_00000194f477e410;  1 drivers
v00000194f4778810_0 .net *"_ivl_81", 0 0, L_00000194f477b1c0;  1 drivers
v00000194f4777af0_0 .net *"_ivl_84", 0 0, L_00000194f477ef50;  1 drivers
v00000194f4777550_0 .net *"_ivl_86", 0 0, L_00000194f477aa50;  1 drivers
v00000194f4777a50_0 .net *"_ivl_89", 0 0, L_00000194f477e7d0;  1 drivers
v00000194f4777b90_0 .net *"_ivl_91", 0 0, L_00000194f477aba0;  1 drivers
v00000194f4777370_0 .net *"_ivl_94", 0 0, L_00000194f477eff0;  1 drivers
v00000194f4777eb0_0 .net *"_ivl_96", 0 0, L_00000194f477ac10;  1 drivers
v00000194f4776b50_0 .net *"_ivl_99", 0 0, L_00000194f477f810;  1 drivers
v00000194f47790d0_0 .net "notCLR", 0 0, L_00000194f477af20;  1 drivers
v00000194f4776e70_0 .net "notSH_LD", 0 0, L_00000194f477b230;  1 drivers
L_00000194f477a570 .part L_00000194f477e2d0, 0, 1;
L_00000194f477a750 .part L_00000194f477ed70, 0, 1;
L_00000194f477a1b0 .part L_00000194f4779c10, 3, 1;
L_00000194f4779850 .part L_00000194f477e2d0, 1, 1;
L_00000194f4779a30 .part L_00000194f477ed70, 1, 1;
L_00000194f477a610 .part L_00000194f4779c10, 2, 1;
L_00000194f4779ad0 .part L_00000194f477e2d0, 2, 1;
L_00000194f4779350 .part L_00000194f477ed70, 2, 1;
L_00000194f4779c10 .concat8 [ 1 1 1 1], v00000194f4775840_0, v00000194f47730e0_0, v00000194f4774f80_0, v00000194f4772c80_0;
L_00000194f4779d50 .part L_00000194f4779c10, 1, 1;
L_00000194f477a6b0 .part L_00000194f477e2d0, 3, 1;
L_00000194f47793f0 .part L_00000194f477ed70, 3, 1;
L_00000194f4779490 .part L_00000194f477af90, 3, 1;
L_00000194f4779b70 .part L_00000194f477af90, 3, 1;
L_00000194f47795d0 .part L_00000194f477af90, 2, 1;
L_00000194f47798f0 .part L_00000194f477af90, 2, 1;
L_00000194f477f6d0 .part L_00000194f477af90, 1, 1;
L_00000194f477e4b0 .part L_00000194f477af90, 1, 1;
L_00000194f477e230 .concat8 [ 1 1 1 1], L_00000194f477b2a0, L_00000194f477b7e0, L_00000194f477b0e0, L_00000194f477a970;
L_00000194f477f630 .part L_00000194f477af90, 0, 1;
L_00000194f477e370 .concat8 [ 1 1 1 1], L_00000194f477b150, L_00000194f477b310, L_00000194f477acf0, L_00000194f477b460;
L_00000194f477ec30 .part L_00000194f477af90, 0, 1;
L_00000194f477e410 .part L_00000194f477e230, 0, 1;
L_00000194f477ef50 .part L_00000194f477e370, 0, 1;
L_00000194f477e7d0 .part L_00000194f477e230, 1, 1;
L_00000194f477eff0 .part L_00000194f477e370, 1, 1;
L_00000194f477f810 .part L_00000194f477e230, 2, 1;
L_00000194f477e870 .part L_00000194f477e370, 2, 1;
L_00000194f477ed70 .concat8 [ 1 1 1 1], L_00000194f477b620, L_00000194f477aa50, L_00000194f477ac10, L_00000194f477ae40;
L_00000194f477e550 .part L_00000194f477e230, 3, 1;
L_00000194f477e2d0 .concat8 [ 1 1 1 1], L_00000194f477b1c0, L_00000194f477aba0, L_00000194f477ab30, L_00000194f477aeb0;
L_00000194f477eeb0 .part L_00000194f477e370, 3, 1;
S_00000194f4772430 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_00000194f47722a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4774a80_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f4773d60_0 .net "CLR", 0 0, L_00000194f477a570;  1 drivers
v00000194f4774da0_0 .net "DATA", 0 0, L_00000194f477eb90;  alias, 1 drivers
v00000194f4773f40_0 .net "PRE", 0 0, L_00000194f477a750;  1 drivers
v00000194f4772c80_0 .var "Q", 0 0;
E_00000194f4709630 .event anyedge, v00000194f4773f40_0, v00000194f4773d60_0, v00000194f473c280_0;
S_00000194f47725c0 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_00000194f47722a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4773fe0_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f4774e40_0 .net "CLR", 0 0, L_00000194f4779850;  1 drivers
v00000194f4774ee0_0 .net "DATA", 0 0, L_00000194f477a1b0;  1 drivers
v00000194f4774120_0 .net "PRE", 0 0, L_00000194f4779a30;  1 drivers
v00000194f4774f80_0 .var "Q", 0 0;
E_00000194f4708bb0 .event anyedge, v00000194f4774120_0, v00000194f4774e40_0, v00000194f473c280_0;
S_00000194f4771940 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_00000194f47722a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4775020_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f4772aa0_0 .net "CLR", 0 0, L_00000194f4779ad0;  1 drivers
v00000194f4772d20_0 .net "DATA", 0 0, L_00000194f477a610;  1 drivers
v00000194f4773040_0 .net "PRE", 0 0, L_00000194f4779350;  1 drivers
v00000194f47730e0_0 .var "Q", 0 0;
E_00000194f4709970 .event anyedge, v00000194f4773040_0, v00000194f4772aa0_0, v00000194f473c280_0;
S_00000194f4771c60 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_00000194f47722a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000194f4773220_0 .net "CLK", 0 0, v00000194f4777230_0;  alias, 1 drivers
v00000194f47732c0_0 .net "CLR", 0 0, L_00000194f477a6b0;  1 drivers
v00000194f4775160_0 .net "DATA", 0 0, L_00000194f4779d50;  1 drivers
v00000194f4775ca0_0 .net "PRE", 0 0, L_00000194f47793f0;  1 drivers
v00000194f4775840_0 .var "Q", 0 0;
E_00000194f47096f0 .event anyedge, v00000194f4775ca0_0, v00000194f47732c0_0, v00000194f473c280_0;
    .scope S_00000194f4710d90;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000194f4701c00_0, 0, 8;
T_0.0 ;
    %load/vec4 v00000194f4701c00_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz T_0.1, 5;
    %delay 50, 0;
    %load/vec4 v00000194f4701c00_0;
    %addi 1, 0, 8;
    %store/vec4 v00000194f4701c00_0, 0, 8;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000194f4771ad0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473d4a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000194f4771ad0;
T_2 ;
    %wait E_00000194f47092f0;
    %load/vec4 v00000194f473df40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v00000194f473d680_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000194f473c280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.3, 8;
    %load/vec4 v00000194f473d0e0_0;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %load/vec4 v00000194f473d4a0_0;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %store/vec4 v00000194f473d4a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000194f473df40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v00000194f473d680_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473d4a0_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v00000194f473df40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v00000194f473d680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f473d4a0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f473d4a0_0;
    %store/vec4 v00000194f473d4a0_0, 0, 1;
T_2.9 ;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000194f4772110;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473d900_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000194f4772110;
T_4 ;
    %wait E_00000194f4709770;
    %load/vec4 v00000194f473c0a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v00000194f473d7c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000194f473dcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.3, 8;
    %load/vec4 v00000194f473d5e0_0;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v00000194f473d900_0;
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %store/vec4 v00000194f473d900_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000194f473c0a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v00000194f473d7c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473d900_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v00000194f473c0a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.10, 4;
    %load/vec4 v00000194f473d7c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f473d900_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f473d900_0;
    %store/vec4 v00000194f473d900_0, 0, 1;
T_4.9 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000194f4771f80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473c780_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000194f4771f80;
T_6 ;
    %wait E_00000194f4708f70;
    %load/vec4 v00000194f473c140_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v00000194f473c6e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000194f473dd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.3, 8;
    %load/vec4 v00000194f473c3c0_0;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %load/vec4 v00000194f473c780_0;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %store/vec4 v00000194f473c780_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000194f473c140_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v00000194f473c6e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473c780_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v00000194f473c140_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v00000194f473c6e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f473c780_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f473c780_0;
    %store/vec4 v00000194f473c780_0, 0, 1;
T_6.9 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000194f4772750;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4773360_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000194f4772750;
T_8 ;
    %wait E_00000194f4709370;
    %load/vec4 v00000194f473cd20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %load/vec4 v00000194f4774800_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000194f473cc80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.3, 8;
    %load/vec4 v00000194f473cdc0_0;
    %jmp/1 T_8.4, 8;
T_8.3 ; End of true expr.
    %load/vec4 v00000194f4773360_0;
    %jmp/0 T_8.4, 8;
 ; End of false expr.
    %blend;
T_8.4;
    %store/vec4 v00000194f4773360_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000194f473cd20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.7, 4;
    %load/vec4 v00000194f4774800_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4773360_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v00000194f473cd20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.10, 4;
    %load/vec4 v00000194f4774800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4773360_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4773360_0;
    %store/vec4 v00000194f4773360_0, 0, 1;
T_8.9 ;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000194f4772430;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4772c80_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000194f4772430;
T_10 ;
    %wait E_00000194f4709630;
    %load/vec4 v00000194f4773d60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v00000194f4773f40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000194f4774a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.3, 8;
    %load/vec4 v00000194f4774da0_0;
    %jmp/1 T_10.4, 8;
T_10.3 ; End of true expr.
    %load/vec4 v00000194f4772c80_0;
    %jmp/0 T_10.4, 8;
 ; End of false expr.
    %blend;
T_10.4;
    %store/vec4 v00000194f4772c80_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000194f4773d60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.7, 4;
    %load/vec4 v00000194f4773f40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4772c80_0, 0, 1;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v00000194f4773d60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.10, 4;
    %load/vec4 v00000194f4773f40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4772c80_0, 0, 1;
    %jmp T_10.9;
T_10.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4772c80_0;
    %store/vec4 v00000194f4772c80_0, 0, 1;
T_10.9 ;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000194f47725c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4774f80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000194f47725c0;
T_12 ;
    %wait E_00000194f4708bb0;
    %load/vec4 v00000194f4774e40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v00000194f4774120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000194f4773fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.3, 8;
    %load/vec4 v00000194f4774ee0_0;
    %jmp/1 T_12.4, 8;
T_12.3 ; End of true expr.
    %load/vec4 v00000194f4774f80_0;
    %jmp/0 T_12.4, 8;
 ; End of false expr.
    %blend;
T_12.4;
    %store/vec4 v00000194f4774f80_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000194f4774e40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.7, 4;
    %load/vec4 v00000194f4774120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4774f80_0, 0, 1;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v00000194f4774e40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.10, 4;
    %load/vec4 v00000194f4774120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4774f80_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4774f80_0;
    %store/vec4 v00000194f4774f80_0, 0, 1;
T_12.9 ;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000194f4771940;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f47730e0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_00000194f4771940;
T_14 ;
    %wait E_00000194f4709970;
    %load/vec4 v00000194f4772aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v00000194f4773040_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000194f4775020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.3, 8;
    %load/vec4 v00000194f4772d20_0;
    %jmp/1 T_14.4, 8;
T_14.3 ; End of true expr.
    %load/vec4 v00000194f47730e0_0;
    %jmp/0 T_14.4, 8;
 ; End of false expr.
    %blend;
T_14.4;
    %store/vec4 v00000194f47730e0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000194f4772aa0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.7, 4;
    %load/vec4 v00000194f4773040_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f47730e0_0, 0, 1;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v00000194f4772aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.10, 4;
    %load/vec4 v00000194f4773040_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f47730e0_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f47730e0_0;
    %store/vec4 v00000194f47730e0_0, 0, 1;
T_14.9 ;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000194f4771c60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4775840_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_00000194f4771c60;
T_16 ;
    %wait E_00000194f47096f0;
    %load/vec4 v00000194f47732c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.2, 4;
    %load/vec4 v00000194f4775ca0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000194f4773220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.3, 8;
    %load/vec4 v00000194f4775160_0;
    %jmp/1 T_16.4, 8;
T_16.3 ; End of true expr.
    %load/vec4 v00000194f4775840_0;
    %jmp/0 T_16.4, 8;
 ; End of false expr.
    %blend;
T_16.4;
    %store/vec4 v00000194f4775840_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000194f47732c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.7, 4;
    %load/vec4 v00000194f4775ca0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4775840_0, 0, 1;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v00000194f47732c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.10, 4;
    %load/vec4 v00000194f4775ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4775840_0, 0, 1;
    %jmp T_16.9;
T_16.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4775840_0;
    %store/vec4 v00000194f4775840_0, 0, 1;
T_16.9 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000194f4771440;
T_17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000194f4778bd0_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_00000194f4771440;
T_18 ;
    %wait E_00000194f47083b0;
    %load/vec4 v00000194f47772d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000194f4778bd0_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000194f4777910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000194f4778bd0_0, 0, 4;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v00000194f4776bf0_0;
    %load/vec4 v00000194f4778270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.6, 4;
    %load/vec4 v00000194f4776c90_0;
    %load/vec4 v00000194f4777ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v00000194f4778bd0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000194f4778bd0_0, 0, 4;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000194f4771440;
T_19 ;
    %wait E_00000194f4708370;
    %load/vec4 v00000194f4777e10_0;
    %load/vec4 v00000194f4776bf0_0;
    %and;
    %store/vec4 v00000194f4778f90_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000194f4778f90_0;
    %store/vec4 v00000194f4777230_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000194f469ace0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f47027e0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000194f469ace0;
T_21 ;
    %wait E_00000194f4707c30;
    %load/vec4 v00000194f4702d80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.2, 4;
    %load/vec4 v00000194f4703640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000194f4702a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.3, 8;
    %load/vec4 v00000194f4702740_0;
    %jmp/1 T_21.4, 8;
T_21.3 ; End of true expr.
    %load/vec4 v00000194f47027e0_0;
    %jmp/0 T_21.4, 8;
 ; End of false expr.
    %blend;
T_21.4;
    %store/vec4 v00000194f47027e0_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000194f4702d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.7, 4;
    %load/vec4 v00000194f4703640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f47027e0_0, 0, 1;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v00000194f4702d80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.10, 4;
    %load/vec4 v00000194f4703640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f47027e0_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f47027e0_0;
    %store/vec4 v00000194f47027e0_0, 0, 1;
T_21.9 ;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000194f46a0b60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4701f20_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000194f46a0b60;
T_23 ;
    %wait E_00000194f4708470;
    %load/vec4 v00000194f47036e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v00000194f4702f60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000194f4702e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.3, 8;
    %load/vec4 v00000194f4702c40_0;
    %jmp/1 T_23.4, 8;
T_23.3 ; End of true expr.
    %load/vec4 v00000194f4701f20_0;
    %jmp/0 T_23.4, 8;
 ; End of false expr.
    %blend;
T_23.4;
    %store/vec4 v00000194f4701f20_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000194f47036e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.7, 4;
    %load/vec4 v00000194f4702f60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4701f20_0, 0, 1;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v00000194f47036e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.10, 4;
    %load/vec4 v00000194f4702f60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4701f20_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4701f20_0;
    %store/vec4 v00000194f4701f20_0, 0, 1;
T_23.9 ;
T_23.6 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000194f46a0cf0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4702060_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_00000194f46a0cf0;
T_25 ;
    %wait E_00000194f4708030;
    %load/vec4 v00000194f47029c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.2, 4;
    %load/vec4 v00000194f4703280_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000194f4702920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.3, 8;
    %load/vec4 v00000194f47031e0_0;
    %jmp/1 T_25.4, 8;
T_25.3 ; End of true expr.
    %load/vec4 v00000194f4702060_0;
    %jmp/0 T_25.4, 8;
 ; End of false expr.
    %blend;
T_25.4;
    %store/vec4 v00000194f4702060_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000194f47029c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.7, 4;
    %load/vec4 v00000194f4703280_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4702060_0, 0, 1;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v00000194f47029c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.10, 4;
    %load/vec4 v00000194f4703280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4702060_0, 0, 1;
    %jmp T_25.9;
T_25.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4702060_0;
    %store/vec4 v00000194f4702060_0, 0, 1;
T_25.9 ;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000194f4691b90;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4701de0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000194f4691b90;
T_27 ;
    %wait E_00000194f47086f0;
    %load/vec4 v00000194f4701a20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.2, 4;
    %load/vec4 v00000194f4701d40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v00000194f4701ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.3, 8;
    %load/vec4 v00000194f4701ac0_0;
    %jmp/1 T_27.4, 8;
T_27.3 ; End of true expr.
    %load/vec4 v00000194f4701de0_0;
    %jmp/0 T_27.4, 8;
 ; End of false expr.
    %blend;
T_27.4;
    %store/vec4 v00000194f4701de0_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000194f4701a20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.7, 4;
    %load/vec4 v00000194f4701d40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4701de0_0, 0, 1;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v00000194f4701a20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.10, 4;
    %load/vec4 v00000194f4701d40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4701de0_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4701de0_0;
    %store/vec4 v00000194f4701de0_0, 0, 1;
T_27.9 ;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000194f452dad0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4739e80_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000194f452dad0;
T_29 ;
    %wait E_00000194f4708070;
    %load/vec4 v00000194f47388a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.2, 4;
    %load/vec4 v00000194f4739a20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v00000194f4739980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.3, 8;
    %load/vec4 v00000194f47389e0_0;
    %jmp/1 T_29.4, 8;
T_29.3 ; End of true expr.
    %load/vec4 v00000194f4739e80_0;
    %jmp/0 T_29.4, 8;
 ; End of false expr.
    %blend;
T_29.4;
    %store/vec4 v00000194f4739e80_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000194f47388a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.7, 4;
    %load/vec4 v00000194f4739a20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4739e80_0, 0, 1;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v00000194f47388a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.10, 4;
    %load/vec4 v00000194f4739a20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4739e80_0, 0, 1;
    %jmp T_29.9;
T_29.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f4739e80_0;
    %store/vec4 v00000194f4739e80_0, 0, 1;
T_29.9 ;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000194f4652de0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f47383a0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_00000194f4652de0;
T_31 ;
    %wait E_00000194f4707e70;
    %load/vec4 v00000194f4738120_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.2, 4;
    %load/vec4 v00000194f4738940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000194f4739f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.3, 8;
    %load/vec4 v00000194f4738260_0;
    %jmp/1 T_31.4, 8;
T_31.3 ; End of true expr.
    %load/vec4 v00000194f47383a0_0;
    %jmp/0 T_31.4, 8;
 ; End of false expr.
    %blend;
T_31.4;
    %store/vec4 v00000194f47383a0_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000194f4738120_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.7, 4;
    %load/vec4 v00000194f4738940_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f47383a0_0, 0, 1;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v00000194f4738120_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.10, 4;
    %load/vec4 v00000194f4738940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f47383a0_0, 0, 1;
    %jmp T_31.9;
T_31.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f47383a0_0;
    %store/vec4 v00000194f47383a0_0, 0, 1;
T_31.9 ;
T_31.6 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000194f4652f70;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473b210_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000194f4652f70;
T_33 ;
    %wait E_00000194f47080f0;
    %load/vec4 v00000194f4738c60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.2, 4;
    %load/vec4 v00000194f473b670_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v00000194f4738bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.3, 8;
    %load/vec4 v00000194f473b350_0;
    %jmp/1 T_33.4, 8;
T_33.3 ; End of true expr.
    %load/vec4 v00000194f473b210_0;
    %jmp/0 T_33.4, 8;
 ; End of false expr.
    %blend;
T_33.4;
    %store/vec4 v00000194f473b210_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000194f4738c60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.7, 4;
    %load/vec4 v00000194f473b670_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473b210_0, 0, 1;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v00000194f4738c60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.10, 4;
    %load/vec4 v00000194f473b670_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f473b210_0, 0, 1;
    %jmp T_33.9;
T_33.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f473b210_0;
    %store/vec4 v00000194f473b210_0, 0, 1;
T_33.9 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000194f47710a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473bad0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_00000194f47710a0;
T_35 ;
    %wait E_00000194f4708930;
    %load/vec4 v00000194f473af90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.2, 4;
    %load/vec4 v00000194f473a270_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v00000194f473a9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.3, 8;
    %load/vec4 v00000194f473a450_0;
    %jmp/1 T_35.4, 8;
T_35.3 ; End of true expr.
    %load/vec4 v00000194f473bad0_0;
    %jmp/0 T_35.4, 8;
 ; End of false expr.
    %blend;
T_35.4;
    %store/vec4 v00000194f473bad0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000194f473af90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.7, 4;
    %load/vec4 v00000194f473a270_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f473bad0_0, 0, 1;
    %jmp T_35.6;
T_35.5 ;
    %load/vec4 v00000194f473af90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.10, 4;
    %load/vec4 v00000194f473a270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f473bad0_0, 0, 1;
    %jmp T_35.9;
T_35.8 ;
    %delay 5, 0;
    %load/vec4 v00000194f473bad0_0;
    %store/vec4 v00000194f473bad0_0, 0, 1;
T_35.9 ;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000194f46942d0;
T_36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000194f473cf00_0, 0, 4;
    %end;
    .thread T_36;
    .scope S_00000194f46942d0;
T_37 ;
    %wait E_00000194f4707bf0;
    %load/vec4 v00000194f473d220_0;
    %load/vec4 v00000194f473d360_0;
    %cmp/e;
    %jmp/1 T_37.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000194f473d400_0;
    %load/vec4 v00000194f473d360_0;
    %cmp/e;
    %flag_or 4, 8;
T_37.2;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000194f473cf00_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000194f473dae0_0;
    %load/vec4 v00000194f473db80_0;
    %inv;
    %and;
    %load/vec4 v00000194f473d400_0;
    %inv;
    %load/vec4 v00000194f473d360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %load/vec4 v00000194f473cf00_0;
    %addi 1, 0, 4;
    %store/vec4 v00000194f473cf00_0, 0, 4;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000194f46942d0;
T_38 ;
    %wait E_00000194f4708370;
    %load/vec4 v00000194f473ca00_0;
    %load/vec4 v00000194f473dae0_0;
    %and;
    %load/vec4 v00000194f473db80_0;
    %inv;
    %and;
    %load/vec4 v00000194f473d400_0;
    %inv;
    %and;
    %store/vec4 v00000194f473d180_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000194f473d180_0;
    %store/vec4 v00000194f473c460_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000194f470aa10;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777410_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_00000194f470aa10;
T_40 ;
    %vpi_call 2 51 "$dumpfile", "show_wave.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000194f470aa10 {0 0 0};
    %pushi/vec4 67, 0, 8;
    %store/vec4 v00000194f4776fb0_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776d30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v00000194f4776fb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4777410_0, 0, 1;
    %delay 800, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777410_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4777d70_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776d30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776a10_0, 0, 1;
    %delay 90, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4776ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777410_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4777410_0, 0, 1;
    %delay 500, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4776ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777410_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000194f4777d70_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000194f4777d70_0, 0, 1;
    %vpi_call 2 107 "$display", "Test completed!" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_module.v";
    "./clk_generator.v";
    "./sender_receiver.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
