#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff46fb0d0 .scope module, "bancopruebas" "bancopruebas" 2 4;
 .timescale 0 0;
P_0x7ffff47242e0 .param/l "BUS_SIZE" 0 2 4, +C4<00000000000000000000000000010000>;
P_0x7ffff4724320 .param/l "WORD_NUM" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x7ffff4724360 .param/l "WORD_SIZE" 0 2 5, +C4<00000000000000000000000000000100>;
v0x7ffff4757fb0_0 .net "clk", 0 0, v0x7ffff4724aa0_0;  1 drivers
v0x7ffff4758070_0 .net "control_out", 3 0, v0x7ffff47576d0_0;  1 drivers
v0x7ffff4758180_0 .net "data_bus", 15 0, v0x7ffff4725170_0;  1 drivers
v0x7ffff4758270_0 .net "data_out_bus", 15 0, v0x7ffff4757960_0;  1 drivers
v0x7ffff4758380_0 .net "error", 0 0, v0x7ffff4757a50_0;  1 drivers
v0x7ffff47584c0_0 .net "reset", 0 0, v0x7ffff4756bf0_0;  1 drivers
S_0x7ffff4734180 .scope module, "u_probador" "probador" 2 22, 3 1 0, S_0x7ffff46fb0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_out_bus"
    .port_info 1 /INPUT 4 "control_out"
    .port_info 2 /INPUT 1 "error"
    .port_info 3 /OUTPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "clk"
    .port_info 5 /OUTPUT 16 "data_bus"
P_0x7ffff4734350 .param/l "BUS_SIZE" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7ffff4734390 .param/l "WORD_NUM" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x7ffff47343d0 .param/l "WORD_SIZE" 0 3 2, +C4<00000000000000000000000000000100>;
v0x7ffff4724aa0_0 .var "clk", 0 0;
v0x7ffff4724d50_0 .net "control_out", 3 0, v0x7ffff47576d0_0;  alias, 1 drivers
v0x7ffff4725170_0 .var "data_bus", 15 0;
v0x7ffff47254a0_0 .net "data_out_bus", 15 0, v0x7ffff4757960_0;  alias, 1 drivers
v0x7ffff47257f0_0 .net "error", 0 0, v0x7ffff4757a50_0;  alias, 1 drivers
v0x7ffff4756bf0_0 .var "reset", 0 0;
E_0x7ffff4720520 .event posedge, v0x7ffff4724aa0_0;
S_0x7ffff4756d70 .scope module, "u_state_machine" "state_machine" 2 13, 4 1 0, S_0x7ffff46fb0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 16 "data_bus"
    .port_info 3 /OUTPUT 16 "data_out_bus"
    .port_info 4 /OUTPUT 4 "control_out"
    .port_info 5 /OUTPUT 1 "error"
P_0x7ffff4756f60 .param/l "BUS_SIZE" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x7ffff4756fa0 .param/l "FIRST_PKT" 0 4 20, +C4<00000000000000000000000000000001>;
P_0x7ffff4756fe0 .param/l "F_ERR" 0 4 22, +C4<00000000000000000000000000000011>;
P_0x7ffff4757020 .param/l "REG_PKT" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x7ffff4757060 .param/l "RESET" 0 4 19, +C4<00000000000000000000000000000000>;
P_0x7ffff47570a0 .param/l "SEQ_ERR" 0 4 23, +C4<00000000000000000000000000000100>;
P_0x7ffff47570e0 .param/l "WORD_NUM" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x7ffff4757120 .param/l "WORD_SIZE" 0 4 2, +C4<00000000000000000000000000000100>;
v0x7ffff47575e0_0 .net "clk", 0 0, v0x7ffff4724aa0_0;  alias, 1 drivers
v0x7ffff47576d0_0 .var "control_out", 3 0;
v0x7ffff47577a0_0 .var "counter", 3 0;
v0x7ffff4757870_0 .net "data_bus", 15 0, v0x7ffff4725170_0;  alias, 1 drivers
v0x7ffff4757960_0 .var "data_out_bus", 15 0;
v0x7ffff4757a50_0 .var "error", 0 0;
v0x7ffff4757b20_0 .var/i "i", 31 0;
v0x7ffff4757bc0_0 .var "next_error", 0 0;
v0x7ffff4757c80_0 .var "next_state", 4 0;
v0x7ffff4757d60_0 .net "reset", 0 0, v0x7ffff4756bf0_0;  alias, 1 drivers
v0x7ffff4757e30_0 .var "state", 4 0;
E_0x7ffff4726480 .event edge, v0x7ffff4757e30_0, v0x7ffff4725170_0, v0x7ffff4756bf0_0, v0x7ffff47577a0_0;
    .scope S_0x7ffff4756d70;
T_0 ;
    %wait E_0x7ffff4720520;
    %load/vec4 v0x7ffff4757d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ffff4757e30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff4757960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff4757b20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ffff47576d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4757a50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ffff47577a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff4757c80_0;
    %assign/vec4 v0x7ffff4757e30_0, 0;
    %load/vec4 v0x7ffff47577a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7ffff47577a0_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff4756d70;
T_1 ;
    %wait E_0x7ffff4726480;
    %load/vec4 v0x7ffff4757e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7ffff4757870_0;
    %parti/s 12, 4, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4757870_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffff4757d60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ffff4757c80_0, 0, 5;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7ffff4757870_0;
    %parti/s 12, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7ffff4757870_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7ffff4757870_0;
    %parti/s 12, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7ffff4757870_0;
    %parti/s 1, 15, 5;
    %pad/u 4;
    %load/vec4 v0x7ffff47577a0_0;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7ffff4757c80_0, 0;
T_1.13 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ffff4757c80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff4757bc0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ffff4757c80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff4757bc0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff4734180;
T_2 ;
    %vpi_call 3 14 "$dumpfile", "ss.vcd" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %pushi/vec4 64416, 0, 16;
    %assign/vec4 v0x7ffff4725170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4756bf0_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4756bf0_0, 0;
    %wait E_0x7ffff4720520;
    %pushi/vec4 2, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ffff4720520;
    %load/vec4 v0x7ffff4725170_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff4725170_0, 0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %wait E_0x7ffff4720520;
    %pushi/vec4 43939, 0, 16;
    %assign/vec4 v0x7ffff4725170_0, 0;
    %wait E_0x7ffff4720520;
    %pushi/vec4 64416, 0, 16;
    %assign/vec4 v0x7ffff4725170_0, 0;
    %wait E_0x7ffff4720520;
    %pushi/vec4 64425, 0, 16;
    %assign/vec4 v0x7ffff4725170_0, 0;
    %pushi/vec4 4, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ffff4720520;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %vpi_call 3 35 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffff4734180;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4724aa0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7ffff4734180;
T_4 ;
    %delay 15, 0;
    %load/vec4 v0x7ffff4724aa0_0;
    %inv;
    %assign/vec4 v0x7ffff4724aa0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bancopruebas.v";
    "./probador.v";
    "./state_machine.v";
