{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:01:34 2021 " "Info: Processing started: Thu Dec 09 16:01:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIPS1CYCLE.v(87) " "Warning (10268): Verilog HDL information at MIPS1CYCLE.v(87): Always Construct contains both blocking and non-blocking assignments" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Jump MIPS1CYCLE.v(205) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS1CYCLE.v(205): created implicit net for \"Jump\"" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS1CYCLE.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file MIPS1CYCLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ALUControl " "Info: Found entity 2: ALUControl" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 MIPSALU " "Info: Found entity 3: MIPSALU" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 DataMemory " "Info: Found entity 4: DataMemory" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 Control " "Info: Found entity 5: Control" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 DataPath " "Info: Found entity 6: DataPath" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 127 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 MIPS1CYCLE " "Info: Found entity 7: MIPS1CYCLE" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS1CYCLE " "Info: Elaborating entity \"MIPS1CYCLE\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:MIPSDP " "Info: Elaborating entity \"DataPath\" for hierarchy \"DataPath:MIPSDP\"" {  } { { "MIPS1CYCLE.v" "MIPSDP" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt MIPS1CYCLE.v(146) " "Warning (10036): Verilog HDL or VHDL warning at MIPS1CYCLE.v(146): object \"shamt\" assigned a value but never read" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(172) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(172): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(180) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(180): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl DataPath:MIPSDP\|ALUControl:alucontroller " "Info: Elaborating entity \"ALUControl\" for hierarchy \"DataPath:MIPSDP\|ALUControl:alucontroller\"" {  } { { "MIPS1CYCLE.v" "alucontroller" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSALU DataPath:MIPSDP\|MIPSALU:ALU " "Info: Elaborating entity \"MIPSALU\" for hierarchy \"DataPath:MIPSDP\|MIPSALU:ALU\"" {  } { { "MIPS1CYCLE.v" "ALU" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(72) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(72): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DataPath:MIPSDP\|RegisterFile:REG " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"DataPath:MIPSDP\|RegisterFile:REG\"" {  } { { "MIPS1CYCLE.v" "REG" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(17) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(17): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(18) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(18): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(19) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(19): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(20) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(20): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(21) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(21): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(22) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(22): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k MIPS1CYCLE.v(24) " "Warning (10240): Verilog HDL Always Construct warning at MIPS1CYCLE.v(24): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataPath:MIPSDP\|DataMemory:datamemory " "Info: Elaborating entity \"DataMemory\" for hierarchy \"DataPath:MIPSDP\|DataMemory:datamemory\"" {  } { { "MIPS1CYCLE.v" "datamemory" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "IMemory.v 1 1 " "Warning: Using design file IMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Info: Found entity 1: IMemory" {  } { { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory DataPath:MIPSDP\|IMemory:IMemory_inst " "Info: Elaborating entity \"IMemory\" for hierarchy \"DataPath:MIPSDP\|IMemory:IMemory_inst\"" {  } { { "MIPS1CYCLE.v" "IMemory_inst" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../72/quartus/libraries/megafunctions/lpm_rom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../72/quartus/libraries/megafunctions/lpm_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 43 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\"" {  } { { "IMemory.v" "lpm_rom_component" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\"" {  } { { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../72/quartus/libraries/megafunctions/altrom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../72/quartus/libraries/megafunctions/altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 77 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family APEX20KE " "Info: Parameter \"intended_device_family\" = \"APEX20KE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file IMemory.mif " "Info: Parameter \"lpm_file\" = \"IMemory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Info: Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:MIPSControl " "Info: Elaborating entity \"Control\" for hierarchy \"Control:MIPSControl\"" {  } { { "MIPS1CYCLE.v" "MIPSControl" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 18 MIPSDP 28 32 " "Warning (12030): Port \"ordered port 18\" on the entity instantiation of \"MIPSDP\" is connected to a signal of width 28. The formal width of the signal in the module is 32.  Extra bits will be left dangling without any fanout logic." {  } { { "MIPS1CYCLE.v" "MIPSDP" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[28\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[28\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[29\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[29\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[30\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[30\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[31\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[31\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DataPath:MIPSDP\|PC\[0\] DataPath:MIPSDP\|PC\[1\] " "Info: Duplicate register \"DataPath:MIPSDP\|PC\[0\]\" merged to single register \"DataPath:MIPSDP\|PC\[1\]\"" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[1\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[1\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~0 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~0 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~1 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~1 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~2 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~2 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~3 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~3 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\]~4 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\]~4 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\]~5 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\]~5 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\]~6 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\]~6 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\]~7 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\]~7 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\]~8 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\]~8 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\]~9 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\]~9 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\]~10 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\]~10 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\]~11 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\]~11 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\]~12 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\]~12 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\]~13 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\]~13 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\]~14 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\]~14 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\]~15 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\]~15 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\]~16 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\]~16 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\]~17 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\]~17 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\]~18 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\]~18 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\]~19 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\]~19 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\]~20 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\]~20 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\]~21 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\]~21 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\]~22 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\]~22 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\]~23 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\]~23 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\]~24 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\]~24 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\]~25 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\]~25 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\]~26 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\]~26 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\]~27 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\]~27 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\]~28 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\]~28 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\]~29 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\]~29 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\]~30 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\]~30 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\]~31 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\]~31 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\]~32 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\]~32 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\]~33 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\]~33 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[0\] GND " "Warning (13410): Pin \"PC\[0\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[1\] GND " "Warning (13410): Pin \"PC\[1\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[28\] GND " "Warning (13410): Pin \"PC\[28\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[29\] GND " "Warning (13410): Pin \"PC\[29\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[30\] GND " "Warning (13410): Pin \"PC\[30\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[31\] GND " "Warning (13410): Pin \"PC\[31\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2869 " "Info: Implemented 2869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "234 " "Info: Implemented 234 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2601 " "Info: Implemented 2601 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.map.smsg " "Info: Generated suppressed messages file D:/WD500/MIPS1CYCLE/MIPS1CYCLE.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4392 " "Info: Allocated 4392 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:02:16 2021 " "Info: Processing ended: Thu Dec 09 16:02:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Info: Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:02:17 2021 " "Info: Processing started: Thu Dec 09 16:02:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS1CYCLE EP20K1500EFC33-3 " "Info: Selected device EP20K1500EFC33-3 for design \"MIPS1CYCLE\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "clock automatically " "Info: Promoted cell \"clock\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0 "" 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "reset automatically " "Info: Promoted cell \"reset\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0 "" 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Dec 09 2021 16:02:26 " "Info: Started fitting attempt 1 on Thu Dec 09 2021 at 16:02:26" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "3 " "Info: Overall column FastTrack interconnect = 3%" {  } {  } 0 0 "Overall column FastTrack interconnect = %1!d!%%" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "2 " "Info: Overall row FastTrack interconnect = 2%" {  } {  } 0 0 "Overall row FastTrack interconnect = %1!d!%%" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "18 " "Info: Maximum column FastTrack interconnect = 18%" {  } {  } 0 0 "Maximum column FastTrack interconnect = %1!d!%%" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "25 " "Info: Maximum row FastTrack interconnect = 25%" {  } {  } 0 0 "Maximum row FastTrack interconnect = %1!d!%%" 0 0 "" 0}  } {  } 0 0 "Design requires the following device routing resources:" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "52.719 ns register register " "Info: Estimated most critical path is register to register delay of 52.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 0.175 ns DataPath:MIPSDP\|PC\[6\] 1 REG LC7_19_AN3 35 " "Info: 1: + IC(0.000 ns) + CELL(0.175 ns) = 0.175 ns; Loc. = LC7_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[6\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.282 ns) + CELL(1.948 ns) 5.405 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[23\]~mem_cell_ra 2 MEM ESB_1_AO3 1 " "Info: 2: + IC(3.282 ns) + CELL(1.948 ns) = 5.405 ns; Loc. = ESB_1_AO3; Fanout = 1; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[23\]~mem_cell_ra'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.230 ns" { DataPath:MIPSDP|PC[6] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[23]~mem_cell_ra } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.692 ns) 7.097 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[23\] 3 MEM ESB_1_AO3 189 " "Info: 3: + IC(0.000 ns) + CELL(1.692 ns) = 7.097 ns; Loc. = ESB_1_AO3; Fanout = 189; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[23\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[23]~mem_cell_ra DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[23] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.175 ns) + CELL(1.134 ns) 12.406 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~377 4 COMB LAB_20_BB3 1 " "Info: 4: + IC(4.175 ns) + CELL(1.134 ns) = 12.406 ns; Loc. = LAB_20_BB3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~377'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.309 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[23] DataPath:MIPSDP|RegisterFile:REG|Mux25~377 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(1.134 ns) 13.824 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~378 5 COMB LAB_20_BB3 1 " "Info: 5: + IC(0.284 ns) + CELL(1.134 ns) = 13.824 ns; Loc. = LAB_20_BB3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~378'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.418 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~377 DataPath:MIPSDP|RegisterFile:REG|Mux25~378 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(1.134 ns) 16.488 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~381 6 COMB LAB_1_BB3 1 " "Info: 6: + IC(1.530 ns) + CELL(1.134 ns) = 16.488 ns; Loc. = LAB_1_BB3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~381'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.664 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~378 DataPath:MIPSDP|RegisterFile:REG|Mux25~381 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(1.134 ns) 17.906 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~384 7 COMB LAB_1_BB3 3 " "Info: 7: + IC(0.284 ns) + CELL(1.134 ns) = 17.906 ns; Loc. = LAB_1_BB3; Fanout = 3; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~384'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.418 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~381 DataPath:MIPSDP|RegisterFile:REG|Mux25~384 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.544 ns) + CELL(1.134 ns) 23.584 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~385 8 COMB LAB_10_AM3 2 " "Info: 8: + IC(4.544 ns) + CELL(1.134 ns) = 23.584 ns; Loc. = LAB_10_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~385'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.678 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~384 DataPath:MIPSDP|RegisterFile:REG|Mux25~385 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.319 ns) + CELL(1.408 ns) 28.311 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~438 9 COMB LC4_13_AO3 1 " "Info: 9: + IC(3.319 ns) + CELL(1.408 ns) = 28.311 ns; Loc. = LC4_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~438'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.727 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~385 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.439 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~434 10 COMB LC5_13_AO3 1 " "Info: 10: + IC(0.000 ns) + CELL(0.128 ns) = 28.439 ns; Loc. = LC5_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~434'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.567 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~430 11 COMB LC6_13_AO3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.128 ns) = 28.567 ns; Loc. = LC6_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~430'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.695 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~426 12 COMB LC7_13_AO3 1 " "Info: 12: + IC(0.000 ns) + CELL(0.128 ns) = 28.695 ns; Loc. = LC7_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~426'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.823 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~422 13 COMB LC8_13_AO3 1 " "Info: 13: + IC(0.000 ns) + CELL(0.128 ns) = 28.823 ns; Loc. = LC8_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~422'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.951 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~418 14 COMB LC9_13_AO3 1 " "Info: 14: + IC(0.000 ns) + CELL(0.128 ns) = 28.951 ns; Loc. = LC9_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~418'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.079 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~414 15 COMB LC10_13_AO3 1 " "Info: 15: + IC(0.000 ns) + CELL(0.128 ns) = 29.079 ns; Loc. = LC10_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~414'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.128 ns) 29.781 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~410 16 COMB LC1_15_AO3 1 " "Info: 16: + IC(0.574 ns) + CELL(0.128 ns) = 29.781 ns; Loc. = LC1_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~410'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.702 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.909 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~406 17 COMB LC2_15_AO3 1 " "Info: 17: + IC(0.000 ns) + CELL(0.128 ns) = 29.909 ns; Loc. = LC2_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~406'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.037 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~402 18 COMB LC3_15_AO3 1 " "Info: 18: + IC(0.000 ns) + CELL(0.128 ns) = 30.037 ns; Loc. = LC3_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~402'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.165 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~398 19 COMB LC4_15_AO3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.128 ns) = 30.165 ns; Loc. = LC4_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~398'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.293 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~394 20 COMB LC5_15_AO3 1 " "Info: 20: + IC(0.000 ns) + CELL(0.128 ns) = 30.293 ns; Loc. = LC5_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~394'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.421 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~390 21 COMB LC6_15_AO3 1 " "Info: 21: + IC(0.000 ns) + CELL(0.128 ns) = 30.421 ns; Loc. = LC6_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~390'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.549 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~386 22 COMB LC7_15_AO3 1 " "Info: 22: + IC(0.000 ns) + CELL(0.128 ns) = 30.549 ns; Loc. = LC7_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~386'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.677 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~382 23 COMB LC8_15_AO3 1 " "Info: 23: + IC(0.000 ns) + CELL(0.128 ns) = 30.677 ns; Loc. = LC8_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~382'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.805 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~378 24 COMB LC9_15_AO3 1 " "Info: 24: + IC(0.000 ns) + CELL(0.128 ns) = 30.805 ns; Loc. = LC9_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~378'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.933 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~374 25 COMB LC10_15_AO3 1 " "Info: 25: + IC(0.000 ns) + CELL(0.128 ns) = 30.933 ns; Loc. = LC10_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~374'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.128 ns) 31.635 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~370 26 COMB LC1_17_AO3 1 " "Info: 26: + IC(0.574 ns) + CELL(0.128 ns) = 31.635 ns; Loc. = LC1_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~370'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.702 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.763 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~366 27 COMB LC2_17_AO3 1 " "Info: 27: + IC(0.000 ns) + CELL(0.128 ns) = 31.763 ns; Loc. = LC2_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~366'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.891 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~362 28 COMB LC3_17_AO3 1 " "Info: 28: + IC(0.000 ns) + CELL(0.128 ns) = 31.891 ns; Loc. = LC3_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~362'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 32.019 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~358 29 COMB LC4_17_AO3 1 " "Info: 29: + IC(0.000 ns) + CELL(0.128 ns) = 32.019 ns; Loc. = LC4_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~358'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 32.147 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~354 30 COMB LC5_17_AO3 1 " "Info: 30: + IC(0.000 ns) + CELL(0.128 ns) = 32.147 ns; Loc. = LC5_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~354'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 32.275 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~350 31 COMB LC6_17_AO3 1 " "Info: 31: + IC(0.000 ns) + CELL(0.128 ns) = 32.275 ns; Loc. = LC6_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~350'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 32.403 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~346 32 COMB LC7_17_AO3 1 " "Info: 32: + IC(0.000 ns) + CELL(0.128 ns) = 32.403 ns; Loc. = LC7_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~346'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 32.531 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~342 33 COMB LC8_17_AO3 1 " "Info: 33: + IC(0.000 ns) + CELL(0.128 ns) = 32.531 ns; Loc. = LC8_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~342'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 33.488 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~336 34 COMB LC9_17_AO3 1 " "Info: 34: + IC(0.000 ns) + CELL(0.957 ns) = 33.488 ns; Loc. = LC9_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~336'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.957 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(1.134 ns) 34.906 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11176 35 COMB LAB_16_AO3 1 " "Info: 35: + IC(0.284 ns) + CELL(1.134 ns) = 34.906 ns; Loc. = LAB_16_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11176'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.418 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(1.134 ns) 36.324 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11177 36 COMB LAB_16_AO3 121 " "Info: 36: + IC(0.284 ns) + CELL(1.134 ns) = 36.324 ns; Loc. = LAB_16_AO3; Fanout = 121; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11177'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.418 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.860 ns) + CELL(1.134 ns) 41.318 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux1~31 37 COMB LAB_5_AY3 1 " "Info: 37: + IC(3.860 ns) + CELL(1.134 ns) = 41.318 ns; Loc. = LAB_5_AY3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux1~31'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.994 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 DataPath:MIPSDP|DataMemory:datamemory|Mux1~31 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(1.134 ns) 42.736 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux1~32 38 COMB LAB_5_AY3 1 " "Info: 38: + IC(0.284 ns) + CELL(1.134 ns) = 42.736 ns; Loc. = LAB_5_AY3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux1~32'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.418 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux1~31 DataPath:MIPSDP|DataMemory:datamemory|Mux1~32 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.063 ns) + CELL(1.134 ns) 47.933 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux1~33 39 COMB LAB_7_AM3 28 " "Info: 39: + IC(4.063 ns) + CELL(1.134 ns) = 47.933 ns; Loc. = LAB_7_AM3; Fanout = 28; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux1~33'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.197 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux1~32 DataPath:MIPSDP|DataMemory:datamemory|Mux1~33 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.030 ns) + CELL(0.756 ns) 52.719 ns DataPath:MIPSDP\|RegisterFile:REG\|RF\[2\]\[26\] 40 REG LAB_16_AY3 3 " "Info: 40: + IC(4.030 ns) + CELL(0.756 ns) = 52.719 ns; Loc. = LAB_16_AY3; Fanout = 3; REG Node = 'DataPath:MIPSDP\|RegisterFile:REG\|RF\[2\]\[26\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.786 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux1~33 DataPath:MIPSDP|RegisterFile:REG|RF[2][26] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.348 ns ( 40.49 % ) " "Info: Total cell delay = 21.348 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "31.371 ns ( 59.51 % ) " "Info: Total interconnect delay = 31.371 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "52.719 ns" { DataPath:MIPSDP|PC[6] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[23]~mem_cell_ra DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[23] DataPath:MIPSDP|RegisterFile:REG|Mux25~377 DataPath:MIPSDP|RegisterFile:REG|Mux25~378 DataPath:MIPSDP|RegisterFile:REG|Mux25~381 DataPath:MIPSDP|RegisterFile:REG|Mux25~384 DataPath:MIPSDP|RegisterFile:REG|Mux25~385 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 DataPath:MIPSDP|DataMemory:datamemory|Mux1~31 DataPath:MIPSDP|DataMemory:datamemory|Mux1~32 DataPath:MIPSDP|DataMemory:datamemory|Mux1~33 DataPath:MIPSDP|RegisterFile:REG|RF[2][26] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Info: Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Info: Allocated 4811 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:02:53 2021 " "Info: Processing ended: Thu Dec 09 16:02:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:02:54 2021 " "Info: Processing started: Thu Dec 09 16:02:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Info: Allocated 4588 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:03:02 2021 " "Info: Processing ended: Thu Dec 09 16:03:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:03:03 2021 " "Info: Processing started: Thu Dec 09 16:03:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } } { "d:/wd500/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/wd500/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DataPath:MIPSDP\|PC\[2\] register DataPath:MIPSDP\|PC\[6\] 19.99 MHz 50.036 ns Internal " "Info: Clock \"clock\" has Internal fmax of 19.99 MHz between source register \"DataPath:MIPSDP\|PC\[2\]\" and destination register \"DataPath:MIPSDP\|PC\[6\]\" (period= 50.036 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "49.458 ns + Longest register register " "Info: + Longest register to register delay is 49.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 0.175 ns DataPath:MIPSDP\|PC\[2\] 1 REG LC3_19_AN3 35 " "Info: 1: + IC(0.000 ns) + CELL(0.175 ns) = 0.175 ns; Loc. = LC3_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(1.948 ns) 3.828 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[19\]~mem_cell_ra 2 MEM EC2_1_AN3 1 " "Info: 2: + IC(1.705 ns) + CELL(1.948 ns) = 3.828 ns; Loc. = EC2_1_AN3; Fanout = 1; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[19\]~mem_cell_ra'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.653 ns" { DataPath:MIPSDP|PC[2] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.692 ns) 5.520 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[19\] 3 MEM EC2_1_AN3 214 " "Info: 3: + IC(0.000 ns) + CELL(1.692 ns) = 5.520 ns; Loc. = EC2_1_AN3; Fanout = 214; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[19\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.236 ns) + CELL(0.487 ns) 10.243 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux55~297 4 COMB LC3_18_AT3 1 " "Info: 4: + IC(4.236 ns) + CELL(0.487 ns) = 10.243 ns; Loc. = LC3_18_AT3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux55~297'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.723 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] DataPath:MIPSDP|RegisterFile:REG|Mux55~297 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.487 ns) 11.038 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux55~298 5 COMB LC6_18_AT3 1 " "Info: 5: + IC(0.308 ns) + CELL(0.487 ns) = 11.038 ns; Loc. = LC6_18_AT3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux55~298'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux55~297 DataPath:MIPSDP|RegisterFile:REG|Mux55~298 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(1.111 ns) 12.473 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux55~299 6 COMB LC6_17_AT3 1 " "Info: 6: + IC(0.324 ns) + CELL(1.111 ns) = 12.473 ns; Loc. = LC6_17_AT3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux55~299'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.435 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux55~298 DataPath:MIPSDP|RegisterFile:REG|Mux55~299 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.734 ns) + CELL(0.487 ns) 16.694 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux55~302 7 COMB LC7_14_BB3 9 " "Info: 7: + IC(3.734 ns) + CELL(0.487 ns) = 16.694 ns; Loc. = LC7_14_BB3; Fanout = 9; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux55~302'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.221 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux55~299 DataPath:MIPSDP|RegisterFile:REG|Mux55~302 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.696 ns) + CELL(0.487 ns) 21.877 ns DataPath:MIPSDP\|ALUBin\[0\]~2960 8 COMB LC10_12_AO3 2 " "Info: 8: + IC(4.696 ns) + CELL(0.487 ns) = 21.877 ns; Loc. = LC10_12_AO3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|ALUBin\[0\]~2960'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.183 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux55~302 DataPath:MIPSDP|ALUBin[0]~2960 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.487 ns) 22.691 ns DataPath:MIPSDP\|ALUBin\[0\]~2969 9 COMB LC7_12_AO3 2 " "Info: 9: + IC(0.327 ns) + CELL(0.487 ns) = 22.691 ns; Loc. = LC7_12_AO3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|ALUBin\[0\]~2969'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { DataPath:MIPSDP|ALUBin[0]~2960 DataPath:MIPSDP|ALUBin[0]~2969 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.487 ns) 23.470 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11348 10 COMB LC5_11_AO3 2 " "Info: 10: + IC(0.292 ns) + CELL(0.487 ns) = 23.470 ns; Loc. = LC5_11_AO3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11348'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.779 ns" { DataPath:MIPSDP|ALUBin[0]~2969 DataPath:MIPSDP|MIPSALU:ALU|Add0~11348 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.484 ns) + CELL(1.408 ns) 28.362 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11174 11 COMB LC3_12_AM3 2 " "Info: 11: + IC(3.484 ns) + CELL(1.408 ns) = 28.362 ns; Loc. = LC3_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11174'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.892 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11348 DataPath:MIPSDP|MIPSALU:ALU|Add0~11174 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.490 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11182 12 COMB LC4_12_AM3 2 " "Info: 12: + IC(0.000 ns) + CELL(0.128 ns) = 28.490 ns; Loc. = LC4_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11182'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11174 DataPath:MIPSDP|MIPSALU:ALU|Add0~11182 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.618 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11190 13 COMB LC5_12_AM3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.128 ns) = 28.618 ns; Loc. = LC5_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11190'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11182 DataPath:MIPSDP|MIPSALU:ALU|Add0~11190 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.746 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11197 14 COMB LC6_12_AM3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.128 ns) = 28.746 ns; Loc. = LC6_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11197'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11190 DataPath:MIPSDP|MIPSALU:ALU|Add0~11197 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.874 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11203 15 COMB LC7_12_AM3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.128 ns) = 28.874 ns; Loc. = LC7_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11203'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11197 DataPath:MIPSDP|MIPSALU:ALU|Add0~11203 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.002 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11209 16 COMB LC8_12_AM3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.128 ns) = 29.002 ns; Loc. = LC8_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11209'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11203 DataPath:MIPSDP|MIPSALU:ALU|Add0~11209 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.130 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11216 17 COMB LC9_12_AM3 2 " "Info: 17: + IC(0.000 ns) + CELL(0.128 ns) = 29.130 ns; Loc. = LC9_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11216'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11209 DataPath:MIPSDP|MIPSALU:ALU|Add0~11216 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.258 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11222 18 COMB LC10_12_AM3 2 " "Info: 18: + IC(0.000 ns) + CELL(0.128 ns) = 29.258 ns; Loc. = LC10_12_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11222'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11216 DataPath:MIPSDP|MIPSALU:ALU|Add0~11222 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.128 ns) 29.960 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11228 19 COMB LC1_14_AM3 2 " "Info: 19: + IC(0.574 ns) + CELL(0.128 ns) = 29.960 ns; Loc. = LC1_14_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11228'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.702 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11222 DataPath:MIPSDP|MIPSALU:ALU|Add0~11228 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.088 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11234 20 COMB LC2_14_AM3 2 " "Info: 20: + IC(0.000 ns) + CELL(0.128 ns) = 30.088 ns; Loc. = LC2_14_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11234'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11228 DataPath:MIPSDP|MIPSALU:ALU|Add0~11234 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.216 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11240 21 COMB LC3_14_AM3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.128 ns) = 30.216 ns; Loc. = LC3_14_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11240'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11234 DataPath:MIPSDP|MIPSALU:ALU|Add0~11240 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.344 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11246 22 COMB LC4_14_AM3 2 " "Info: 22: + IC(0.000 ns) + CELL(0.128 ns) = 30.344 ns; Loc. = LC4_14_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11246'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11240 DataPath:MIPSDP|MIPSALU:ALU|Add0~11246 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.472 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11252 23 COMB LC5_14_AM3 2 " "Info: 23: + IC(0.000 ns) + CELL(0.128 ns) = 30.472 ns; Loc. = LC5_14_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11252'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11246 DataPath:MIPSDP|MIPSALU:ALU|Add0~11252 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 31.429 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11258 24 COMB LC6_14_AM3 1 " "Info: 24: + IC(0.000 ns) + CELL(0.957 ns) = 31.429 ns; Loc. = LC6_14_AM3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11258'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.957 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11252 DataPath:MIPSDP|MIPSALU:ALU|Add0~11258 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.695 ns) + CELL(0.978 ns) 36.102 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11261 25 COMB LC7_10_AO3 29 " "Info: 25: + IC(3.695 ns) + CELL(0.978 ns) = 36.102 ns; Loc. = LC7_10_AO3; Fanout = 29; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11261'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.673 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11258 DataPath:MIPSDP|MIPSALU:ALU|Add0~11261 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.791 ns) + CELL(0.978 ns) 40.871 ns DataPath:MIPSDP\|PCValue~2579 26 COMB LC5_8_AQ3 1 " "Info: 26: + IC(3.791 ns) + CELL(0.978 ns) = 40.871 ns; Loc. = LC5_8_AQ3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|PCValue~2579'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.769 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11261 DataPath:MIPSDP|PCValue~2579 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.978 ns) 42.133 ns DataPath:MIPSDP\|PCValue~2580 27 COMB LC7_8_AQ3 1 " "Info: 27: + IC(0.284 ns) + CELL(0.978 ns) = 42.133 ns; Loc. = LC7_8_AQ3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|PCValue~2580'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.262 ns" { DataPath:MIPSDP|PCValue~2579 DataPath:MIPSDP|PCValue~2580 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.983 ns) + CELL(0.978 ns) 47.094 ns DataPath:MIPSDP\|PCValue~2586 28 COMB LC10_22_AN3 26 " "Info: 28: + IC(3.983 ns) + CELL(0.978 ns) = 47.094 ns; Loc. = LC10_22_AN3; Fanout = 26; COMB Node = 'DataPath:MIPSDP\|PCValue~2586'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.961 ns" { DataPath:MIPSDP|PCValue~2580 DataPath:MIPSDP|PCValue~2586 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.657 ns) 49.458 ns DataPath:MIPSDP\|PC\[6\] 29 REG LC7_19_AN3 35 " "Info: 29: + IC(1.707 ns) + CELL(0.657 ns) = 49.458 ns; Loc. = LC7_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[6\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.364 ns" { DataPath:MIPSDP|PCValue~2586 DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.318 ns ( 32.99 % ) " "Info: Total cell delay = 16.318 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "33.140 ns ( 67.01 % ) " "Info: Total interconnect delay = 33.140 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "49.458 ns" { DataPath:MIPSDP|PC[2] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] DataPath:MIPSDP|RegisterFile:REG|Mux55~297 DataPath:MIPSDP|RegisterFile:REG|Mux55~298 DataPath:MIPSDP|RegisterFile:REG|Mux55~299 DataPath:MIPSDP|RegisterFile:REG|Mux55~302 DataPath:MIPSDP|ALUBin[0]~2960 DataPath:MIPSDP|ALUBin[0]~2969 DataPath:MIPSDP|MIPSALU:ALU|Add0~11348 DataPath:MIPSDP|MIPSALU:ALU|Add0~11174 DataPath:MIPSDP|MIPSALU:ALU|Add0~11182 DataPath:MIPSDP|MIPSALU:ALU|Add0~11190 DataPath:MIPSDP|MIPSALU:ALU|Add0~11197 DataPath:MIPSDP|MIPSALU:ALU|Add0~11203 DataPath:MIPSDP|MIPSALU:ALU|Add0~11209 DataPath:MIPSDP|MIPSALU:ALU|Add0~11216 DataPath:MIPSDP|MIPSALU:ALU|Add0~11222 DataPath:MIPSDP|MIPSALU:ALU|Add0~11228 DataPath:MIPSDP|MIPSALU:ALU|Add0~11234 DataPath:MIPSDP|MIPSALU:ALU|Add0~11240 DataPath:MIPSDP|MIPSALU:ALU|Add0~11246 DataPath:MIPSDP|MIPSALU:ALU|Add0~11252 DataPath:MIPSDP|MIPSALU:ALU|Add0~11258 DataPath:MIPSDP|MIPSALU:ALU|Add0~11261 DataPath:MIPSDP|PCValue~2579 DataPath:MIPSDP|PCValue~2580 DataPath:MIPSDP|PCValue~2586 DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "49.458 ns" { DataPath:MIPSDP|PC[2] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] {} DataPath:MIPSDP|RegisterFile:REG|Mux55~297 {} DataPath:MIPSDP|RegisterFile:REG|Mux55~298 {} DataPath:MIPSDP|RegisterFile:REG|Mux55~299 {} DataPath:MIPSDP|RegisterFile:REG|Mux55~302 {} DataPath:MIPSDP|ALUBin[0]~2960 {} DataPath:MIPSDP|ALUBin[0]~2969 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11348 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11174 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11182 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11190 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11197 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11203 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11209 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11216 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11222 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11228 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11234 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11240 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11246 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11252 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11258 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11261 {} DataPath:MIPSDP|PCValue~2579 {} DataPath:MIPSDP|PCValue~2580 {} DataPath:MIPSDP|PCValue~2586 {} DataPath:MIPSDP|PC[6] {} } { 0.000ns 1.705ns 0.000ns 4.236ns 0.308ns 0.324ns 3.734ns 4.696ns 0.327ns 0.292ns 3.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.695ns 3.791ns 0.284ns 3.983ns 1.707ns } { 0.175ns 1.948ns 1.692ns 0.487ns 0.487ns 1.111ns 0.487ns 0.487ns 0.487ns 0.487ns 1.408ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.957ns 0.978ns 0.978ns 0.978ns 0.978ns 0.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.011 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1006 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1006; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.068 ns) + CELL(0.010 ns) 5.011 ns DataPath:MIPSDP\|PC\[6\] 2 REG LC7_19_AN3 35 " "Info: 2: + IC(3.068 ns) + CELL(0.010 ns) = 5.011 ns; Loc. = LC7_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[6\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { clock DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 38.77 % ) " "Info: Total cell delay = 1.943 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.068 ns ( 61.23 % ) " "Info: Total interconnect delay = 3.068 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[6] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.011 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1006 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1006; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.068 ns) + CELL(0.010 ns) 5.011 ns DataPath:MIPSDP\|PC\[2\] 2 REG LC3_19_AN3 35 " "Info: 2: + IC(3.068 ns) + CELL(0.010 ns) = 5.011 ns; Loc. = LC3_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 38.77 % ) " "Info: Total cell delay = 1.943 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.068 ns ( 61.23 % ) " "Info: Total interconnect delay = 3.068 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[6] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.328 ns + " "Info: + Micro clock to output delay of source is 0.328 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.250 ns + " "Info: + Micro setup delay of destination is 0.250 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "49.458 ns" { DataPath:MIPSDP|PC[2] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] DataPath:MIPSDP|RegisterFile:REG|Mux55~297 DataPath:MIPSDP|RegisterFile:REG|Mux55~298 DataPath:MIPSDP|RegisterFile:REG|Mux55~299 DataPath:MIPSDP|RegisterFile:REG|Mux55~302 DataPath:MIPSDP|ALUBin[0]~2960 DataPath:MIPSDP|ALUBin[0]~2969 DataPath:MIPSDP|MIPSALU:ALU|Add0~11348 DataPath:MIPSDP|MIPSALU:ALU|Add0~11174 DataPath:MIPSDP|MIPSALU:ALU|Add0~11182 DataPath:MIPSDP|MIPSALU:ALU|Add0~11190 DataPath:MIPSDP|MIPSALU:ALU|Add0~11197 DataPath:MIPSDP|MIPSALU:ALU|Add0~11203 DataPath:MIPSDP|MIPSALU:ALU|Add0~11209 DataPath:MIPSDP|MIPSALU:ALU|Add0~11216 DataPath:MIPSDP|MIPSALU:ALU|Add0~11222 DataPath:MIPSDP|MIPSALU:ALU|Add0~11228 DataPath:MIPSDP|MIPSALU:ALU|Add0~11234 DataPath:MIPSDP|MIPSALU:ALU|Add0~11240 DataPath:MIPSDP|MIPSALU:ALU|Add0~11246 DataPath:MIPSDP|MIPSALU:ALU|Add0~11252 DataPath:MIPSDP|MIPSALU:ALU|Add0~11258 DataPath:MIPSDP|MIPSALU:ALU|Add0~11261 DataPath:MIPSDP|PCValue~2579 DataPath:MIPSDP|PCValue~2580 DataPath:MIPSDP|PCValue~2586 DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "49.458 ns" { DataPath:MIPSDP|PC[2] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[19] {} DataPath:MIPSDP|RegisterFile:REG|Mux55~297 {} DataPath:MIPSDP|RegisterFile:REG|Mux55~298 {} DataPath:MIPSDP|RegisterFile:REG|Mux55~299 {} DataPath:MIPSDP|RegisterFile:REG|Mux55~302 {} DataPath:MIPSDP|ALUBin[0]~2960 {} DataPath:MIPSDP|ALUBin[0]~2969 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11348 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11174 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11182 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11190 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11197 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11203 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11209 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11216 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11222 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11228 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11234 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11240 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11246 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11252 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11258 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11261 {} DataPath:MIPSDP|PCValue~2579 {} DataPath:MIPSDP|PCValue~2580 {} DataPath:MIPSDP|PCValue~2586 {} DataPath:MIPSDP|PC[6] {} } { 0.000ns 1.705ns 0.000ns 4.236ns 0.308ns 0.324ns 3.734ns 4.696ns 0.327ns 0.292ns 3.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.695ns 3.791ns 0.284ns 3.983ns 1.707ns } { 0.175ns 1.948ns 1.692ns 0.487ns 0.487ns 1.111ns 0.487ns 0.487ns 0.487ns 0.487ns 1.408ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.957ns 0.978ns 0.978ns 0.978ns 0.978ns 0.657ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[6] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[6] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DataPath:MIPSDP\|PC\[2\] reset clock 0.030 ns register " "Info: tsu for register \"DataPath:MIPSDP\|PC\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is 0.030 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.791 ns + Longest pin register " "Info: + Longest pin to register delay is 4.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.307 ns) 2.307 ns reset 1 PIN PIN_A20 1006 " "Info: 1: + IC(0.000 ns) + CELL(2.307 ns) = 2.307 ns; Loc. = PIN_A20; Fanout = 1006; PIN Node = 'reset'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.657 ns) 4.791 ns DataPath:MIPSDP\|PC\[2\] 2 REG LC3_19_AN3 35 " "Info: 2: + IC(1.827 ns) + CELL(0.657 ns) = 4.791 ns; Loc. = LC3_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.484 ns" { reset DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 61.87 % ) " "Info: Total cell delay = 2.964 ns ( 61.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.827 ns ( 38.13 % ) " "Info: Total interconnect delay = 1.827 ns ( 38.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.791 ns" { reset DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.791 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 1.827ns } { 0.000ns 2.307ns 0.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.250 ns + " "Info: + Micro setup delay of destination is 0.250 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.011 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 5.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1006 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1006; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.068 ns) + CELL(0.010 ns) 5.011 ns DataPath:MIPSDP\|PC\[2\] 2 REG LC3_19_AN3 35 " "Info: 2: + IC(3.068 ns) + CELL(0.010 ns) = 5.011 ns; Loc. = LC3_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 38.77 % ) " "Info: Total cell delay = 1.943 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.068 ns ( 61.23 % ) " "Info: Total interconnect delay = 3.068 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.791 ns" { reset DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.791 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 1.827ns } { 0.000ns 2.307ns 0.657ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock DReadData\[2\] DataPath:MIPSDP\|PC\[5\] 61.493 ns register " "Info: tco from clock \"clock\" to destination pin \"DReadData\[2\]\" through register \"DataPath:MIPSDP\|PC\[5\]\" is 61.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.011 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1006 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1006; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.068 ns) + CELL(0.010 ns) 5.011 ns DataPath:MIPSDP\|PC\[5\] 2 REG LC6_19_AN3 35 " "Info: 2: + IC(3.068 ns) + CELL(0.010 ns) = 5.011 ns; Loc. = LC6_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[5\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { clock DataPath:MIPSDP|PC[5] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 38.77 % ) " "Info: Total cell delay = 1.943 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.068 ns ( 61.23 % ) " "Info: Total interconnect delay = 3.068 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[5] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[5] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.328 ns + " "Info: + Micro clock to output delay of source is 0.328 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "56.154 ns + Longest register pin " "Info: + Longest register to pin delay is 56.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 0.175 ns DataPath:MIPSDP\|PC\[5\] 1 REG LC6_19_AN3 35 " "Info: 1: + IC(0.000 ns) + CELL(0.175 ns) = 0.175 ns; Loc. = LC6_19_AN3; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[5\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataPath:MIPSDP|PC[5] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.634 ns) + CELL(1.948 ns) 5.757 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[22\]~mem_cell_ra 2 MEM EC12_1_AO3 1 " "Info: 2: + IC(3.634 ns) + CELL(1.948 ns) = 5.757 ns; Loc. = EC12_1_AO3; Fanout = 1; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[22\]~mem_cell_ra'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.582 ns" { DataPath:MIPSDP|PC[5] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.692 ns) 7.449 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[22\] 3 MEM EC12_1_AO3 195 " "Info: 3: + IC(0.000 ns) + CELL(1.692 ns) = 7.449 ns; Loc. = EC12_1_AO3; Fanout = 195; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[22\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.069 ns) + CELL(1.111 ns) 12.629 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~369 4 COMB LC3_20_AU3 1 " "Info: 4: + IC(4.069 ns) + CELL(1.111 ns) = 12.629 ns; Loc. = LC3_20_AU3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~369'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.180 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] DataPath:MIPSDP|RegisterFile:REG|Mux25~369 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.487 ns) 13.440 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~370 5 COMB LC7_20_AU3 1 " "Info: 5: + IC(0.324 ns) + CELL(0.487 ns) = 13.440 ns; Loc. = LC7_20_AU3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~370'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~369 DataPath:MIPSDP|RegisterFile:REG|Mux25~370 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.978 ns) 18.493 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~371 6 COMB LC3_24_AM3 1 " "Info: 6: + IC(4.075 ns) + CELL(0.978 ns) = 18.493 ns; Loc. = LC3_24_AM3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~371'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.053 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~370 DataPath:MIPSDP|RegisterFile:REG|Mux25~371 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.487 ns) 19.264 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~374 7 COMB LC7_23_AM3 3 " "Info: 7: + IC(0.284 ns) + CELL(0.487 ns) = 19.264 ns; Loc. = LC7_23_AM3; Fanout = 3; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~374'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.771 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~371 DataPath:MIPSDP|RegisterFile:REG|Mux25~374 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.978 ns) 22.442 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux25~385 8 COMB LC6_10_AM3 2 " "Info: 8: + IC(2.200 ns) + CELL(0.978 ns) = 22.442 ns; Loc. = LC6_10_AM3; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux25~385'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.178 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~374 DataPath:MIPSDP|RegisterFile:REG|Mux25~385 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.667 ns) + CELL(1.408 ns) 27.517 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~438 9 COMB LC4_13_AO3 1 " "Info: 9: + IC(3.667 ns) + CELL(1.408 ns) = 27.517 ns; Loc. = LC4_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~438'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.075 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux25~385 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 27.645 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~434 10 COMB LC5_13_AO3 1 " "Info: 10: + IC(0.000 ns) + CELL(0.128 ns) = 27.645 ns; Loc. = LC5_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~434'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 27.773 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~430 11 COMB LC6_13_AO3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.128 ns) = 27.773 ns; Loc. = LC6_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~430'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 27.901 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~426 12 COMB LC7_13_AO3 1 " "Info: 12: + IC(0.000 ns) + CELL(0.128 ns) = 27.901 ns; Loc. = LC7_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~426'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.029 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~422 13 COMB LC8_13_AO3 1 " "Info: 13: + IC(0.000 ns) + CELL(0.128 ns) = 28.029 ns; Loc. = LC8_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~422'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.157 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~418 14 COMB LC9_13_AO3 1 " "Info: 14: + IC(0.000 ns) + CELL(0.128 ns) = 28.157 ns; Loc. = LC9_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~418'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.285 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~414 15 COMB LC10_13_AO3 1 " "Info: 15: + IC(0.000 ns) + CELL(0.128 ns) = 28.285 ns; Loc. = LC10_13_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~414'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.128 ns) 28.987 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~410 16 COMB LC1_15_AO3 1 " "Info: 16: + IC(0.574 ns) + CELL(0.128 ns) = 28.987 ns; Loc. = LC1_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~410'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.702 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.115 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~406 17 COMB LC2_15_AO3 1 " "Info: 17: + IC(0.000 ns) + CELL(0.128 ns) = 29.115 ns; Loc. = LC2_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~406'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.243 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~402 18 COMB LC3_15_AO3 1 " "Info: 18: + IC(0.000 ns) + CELL(0.128 ns) = 29.243 ns; Loc. = LC3_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~402'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.371 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~398 19 COMB LC4_15_AO3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.128 ns) = 29.371 ns; Loc. = LC4_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~398'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.499 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~394 20 COMB LC5_15_AO3 1 " "Info: 20: + IC(0.000 ns) + CELL(0.128 ns) = 29.499 ns; Loc. = LC5_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~394'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.627 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~390 21 COMB LC6_15_AO3 1 " "Info: 21: + IC(0.000 ns) + CELL(0.128 ns) = 29.627 ns; Loc. = LC6_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~390'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.755 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~386 22 COMB LC7_15_AO3 1 " "Info: 22: + IC(0.000 ns) + CELL(0.128 ns) = 29.755 ns; Loc. = LC7_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~386'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.883 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~382 23 COMB LC8_15_AO3 1 " "Info: 23: + IC(0.000 ns) + CELL(0.128 ns) = 29.883 ns; Loc. = LC8_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~382'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.011 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~378 24 COMB LC9_15_AO3 1 " "Info: 24: + IC(0.000 ns) + CELL(0.128 ns) = 30.011 ns; Loc. = LC9_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~378'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.139 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~374 25 COMB LC10_15_AO3 1 " "Info: 25: + IC(0.000 ns) + CELL(0.128 ns) = 30.139 ns; Loc. = LC10_15_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~374'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.128 ns) 30.841 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~370 26 COMB LC1_17_AO3 1 " "Info: 26: + IC(0.574 ns) + CELL(0.128 ns) = 30.841 ns; Loc. = LC1_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~370'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.702 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.969 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~366 27 COMB LC2_17_AO3 1 " "Info: 27: + IC(0.000 ns) + CELL(0.128 ns) = 30.969 ns; Loc. = LC2_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~366'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.097 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~362 28 COMB LC3_17_AO3 1 " "Info: 28: + IC(0.000 ns) + CELL(0.128 ns) = 31.097 ns; Loc. = LC3_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~362'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.225 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~358 29 COMB LC4_17_AO3 1 " "Info: 29: + IC(0.000 ns) + CELL(0.128 ns) = 31.225 ns; Loc. = LC4_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~358'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.353 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~354 30 COMB LC5_17_AO3 1 " "Info: 30: + IC(0.000 ns) + CELL(0.128 ns) = 31.353 ns; Loc. = LC5_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~354'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.481 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~350 31 COMB LC6_17_AO3 1 " "Info: 31: + IC(0.000 ns) + CELL(0.128 ns) = 31.481 ns; Loc. = LC6_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~350'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.609 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~346 32 COMB LC7_17_AO3 1 " "Info: 32: + IC(0.000 ns) + CELL(0.128 ns) = 31.609 ns; Loc. = LC7_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~346'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 31.737 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~342 33 COMB LC8_17_AO3 1 " "Info: 33: + IC(0.000 ns) + CELL(0.128 ns) = 31.737 ns; Loc. = LC8_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~342'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 32.694 ns DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~336 34 COMB LC9_17_AO3 1 " "Info: 34: + IC(0.000 ns) + CELL(0.957 ns) = 32.694 ns; Loc. = LC9_17_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|LessThan0~336'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.957 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.487 ns) 33.473 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11176 35 COMB LC3_16_AO3 1 " "Info: 35: + IC(0.292 ns) + CELL(0.487 ns) = 33.473 ns; Loc. = LC3_16_AO3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11176'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.779 ns" { DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.487 ns) 34.244 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11177 36 COMB LC7_16_AO3 121 " "Info: 36: + IC(0.284 ns) + CELL(0.487 ns) = 34.244 ns; Loc. = LC7_16_AO3; Fanout = 121; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~11177'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.771 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.964 ns) + CELL(0.487 ns) 38.695 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux25~31 37 COMB LC5_14_AK3 1 " "Info: 37: + IC(3.964 ns) + CELL(0.487 ns) = 38.695 ns; Loc. = LC5_14_AK3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux25~31'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.451 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 DataPath:MIPSDP|DataMemory:datamemory|Mux25~31 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.175 ns) + CELL(0.487 ns) 43.357 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux25~32 38 COMB LC10_6_AT3 28 " "Info: 38: + IC(4.175 ns) + CELL(0.487 ns) = 43.357 ns; Loc. = LC10_6_AT3; Fanout = 28; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux25~32'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.662 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux25~31 DataPath:MIPSDP|DataMemory:datamemory|Mux25~32 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.346 ns) + CELL(1.134 ns) 48.837 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux25~33 39 COMB LC9_11_AL3 1 " "Info: 39: + IC(4.346 ns) + CELL(1.134 ns) = 48.837 ns; Loc. = LC9_11_AL3; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux25~33'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.480 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux25~32 DataPath:MIPSDP|DataMemory:datamemory|Mux25~33 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.845 ns) + CELL(2.472 ns) 56.154 ns DReadData\[2\] 40 PIN PIN_AC29 0 " "Info: 40: + IC(4.845 ns) + CELL(2.472 ns) = 56.154 ns; Loc. = PIN_AC29; Fanout = 0; PIN Node = 'DReadData\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.317 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux25~33 DReadData[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.847 ns ( 33.56 % ) " "Info: Total cell delay = 18.847 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "37.307 ns ( 66.44 % ) " "Info: Total interconnect delay = 37.307 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "56.154 ns" { DataPath:MIPSDP|PC[5] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] DataPath:MIPSDP|RegisterFile:REG|Mux25~369 DataPath:MIPSDP|RegisterFile:REG|Mux25~370 DataPath:MIPSDP|RegisterFile:REG|Mux25~371 DataPath:MIPSDP|RegisterFile:REG|Mux25~374 DataPath:MIPSDP|RegisterFile:REG|Mux25~385 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 DataPath:MIPSDP|DataMemory:datamemory|Mux25~31 DataPath:MIPSDP|DataMemory:datamemory|Mux25~32 DataPath:MIPSDP|DataMemory:datamemory|Mux25~33 DReadData[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "56.154 ns" { DataPath:MIPSDP|PC[5] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] {} DataPath:MIPSDP|RegisterFile:REG|Mux25~369 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~370 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~371 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~374 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~385 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 {} DataPath:MIPSDP|DataMemory:datamemory|Mux25~31 {} DataPath:MIPSDP|DataMemory:datamemory|Mux25~32 {} DataPath:MIPSDP|DataMemory:datamemory|Mux25~33 {} DReadData[2] {} } { 0.000ns 3.634ns 0.000ns 4.069ns 0.324ns 4.075ns 0.284ns 2.200ns 3.667ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.292ns 0.284ns 3.964ns 4.175ns 4.346ns 4.845ns } { 0.175ns 1.948ns 1.692ns 1.111ns 0.487ns 0.978ns 0.487ns 0.978ns 1.408ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.957ns 0.487ns 0.487ns 0.487ns 0.487ns 1.134ns 2.472ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[5] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[5] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "56.154 ns" { DataPath:MIPSDP|PC[5] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] DataPath:MIPSDP|RegisterFile:REG|Mux25~369 DataPath:MIPSDP|RegisterFile:REG|Mux25~370 DataPath:MIPSDP|RegisterFile:REG|Mux25~371 DataPath:MIPSDP|RegisterFile:REG|Mux25~374 DataPath:MIPSDP|RegisterFile:REG|Mux25~385 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 DataPath:MIPSDP|DataMemory:datamemory|Mux25~31 DataPath:MIPSDP|DataMemory:datamemory|Mux25~32 DataPath:MIPSDP|DataMemory:datamemory|Mux25~33 DReadData[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "56.154 ns" { DataPath:MIPSDP|PC[5] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[22] {} DataPath:MIPSDP|RegisterFile:REG|Mux25~369 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~370 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~371 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~374 {} DataPath:MIPSDP|RegisterFile:REG|Mux25~385 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~438 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~434 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~430 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~426 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~422 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~418 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~414 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~410 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~406 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~402 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~398 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~394 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~390 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~386 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~382 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~378 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~374 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~370 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~366 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~362 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~358 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~354 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~350 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~346 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~342 {} DataPath:MIPSDP|MIPSALU:ALU|LessThan0~336 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11176 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~11177 {} DataPath:MIPSDP|DataMemory:datamemory|Mux25~31 {} DataPath:MIPSDP|DataMemory:datamemory|Mux25~32 {} DataPath:MIPSDP|DataMemory:datamemory|Mux25~33 {} DReadData[2] {} } { 0.000ns 3.634ns 0.000ns 4.069ns 0.324ns 4.075ns 0.284ns 2.200ns 3.667ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.292ns 0.284ns 3.964ns 4.175ns 4.346ns 4.845ns } { 0.175ns 1.948ns 1.692ns 1.111ns 0.487ns 0.978ns 0.487ns 0.978ns 1.408ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.957ns 0.487ns 0.487ns 0.487ns 0.487ns 1.134ns 2.472ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DataPath:MIPSDP\|PC\[20\] reset clock 0.514 ns register " "Info: th for register \"DataPath:MIPSDP\|PC\[20\]\" (data pin = \"reset\", clock pin = \"clock\") is 0.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.011 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1006 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1006; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.068 ns) + CELL(0.010 ns) 5.011 ns DataPath:MIPSDP\|PC\[20\] 2 REG LC1_23_AN3 3 " "Info: 2: + IC(3.068 ns) + CELL(0.010 ns) = 5.011 ns; Loc. = LC1_23_AN3; Fanout = 3; REG Node = 'DataPath:MIPSDP\|PC\[20\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.078 ns" { clock DataPath:MIPSDP|PC[20] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 38.77 % ) " "Info: Total cell delay = 1.943 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.068 ns ( 61.23 % ) " "Info: Total interconnect delay = 3.068 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[20] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[20] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.747 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.307 ns) 2.307 ns reset 1 PIN PIN_A20 1006 " "Info: 1: + IC(0.000 ns) + CELL(2.307 ns) = 2.307 ns; Loc. = PIN_A20; Fanout = 1006; PIN Node = 'reset'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.657 ns) 4.747 ns DataPath:MIPSDP\|PC\[20\] 2 REG LC1_23_AN3 3 " "Info: 2: + IC(1.783 ns) + CELL(0.657 ns) = 4.747 ns; Loc. = LC1_23_AN3; Fanout = 3; REG Node = 'DataPath:MIPSDP\|PC\[20\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.440 ns" { reset DataPath:MIPSDP|PC[20] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 62.44 % ) " "Info: Total cell delay = 2.964 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.783 ns ( 37.56 % ) " "Info: Total interconnect delay = 1.783 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.747 ns" { reset DataPath:MIPSDP|PC[20] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.747 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[20] {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 2.307ns 0.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { clock DataPath:MIPSDP|PC[20] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "5.011 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[20] {} } { 0.000ns 0.000ns 3.068ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.747 ns" { reset DataPath:MIPSDP|PC[20] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.747 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[20] {} } { 0.000ns 0.000ns 1.783ns } { 0.000ns 2.307ns 0.657ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Info: Allocated 4691 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:03:13 2021 " "Info: Processing ended: Thu Dec 09 16:03:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Info: Quartus II Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
