// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module SMM_CIF_0_2_SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_a_TVALID,
        out_stream_TREADY,
        sub47,
        out_stream_TDATA,
        out_stream_TVALID,
        in_stream_a_TDATA,
        in_stream_a_TREADY,
        sub,
        empty,
        mul_ln101_1,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0,
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0,
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_stream_a_TVALID;
input   out_stream_TREADY;
input  [31:0] sub47;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input  [63:0] in_stream_a_TDATA;
output   in_stream_a_TREADY;
input  [31:0] sub;
input  [31:0] empty;
input  [31:0] mul_ln101_1;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
output  [9:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
output   SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
output  [15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0;
output  [9:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
output   p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0;
output  [15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0;

reg ap_idle;
reg out_stream_TVALID;
reg in_stream_a_TREADY;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
reg SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
reg[15:0] SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
reg p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0;
reg[15:0] p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln104_fu_591_p2;
wire   [0:0] or_ln108_fu_693_p2;
reg    ap_predicate_op40_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] or_ln108_reg_831;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    in_stream_a_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] trunc_ln104_fu_637_p1;
reg   [4:0] trunc_ln104_reg_807;
wire   [0:0] cmp45_fu_645_p2;
reg   [0:0] cmp45_reg_812;
wire   [31:0] zext_ln105_fu_663_p1;
reg   [31:0] zext_ln105_reg_817;
wire   [4:0] trunc_ln105_fu_667_p1;
reg   [4:0] trunc_ln105_reg_822;
reg   [4:0] trunc_ln_reg_827;
reg   [63:0] in_stream_a_read_reg_835;
wire   [15:0] trunc_ln110_fu_699_p1;
reg   [15:0] trunc_ln110_reg_840;
wire   [63:0] zext_ln110_fu_730_p1;
reg   [9:0] j_fu_174;
wire   [9:0] add_ln105_fu_703_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_j_load;
reg   [5:0] i_2_fu_178;
wire   [5:0] select_ln104_1_fu_629_p3;
reg   [5:0] ap_sig_allocacmp_i_2_load;
reg   [14:0] indvar_flatten_fu_182;
wire   [14:0] add_ln104_1_fu_597_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln105_fu_615_p2;
wire   [5:0] add_ln104_fu_609_p2;
wire   [31:0] zext_ln104_fu_641_p1;
wire   [0:0] ult_fu_651_p2;
wire   [9:0] select_ln104_fu_621_p3;
wire   [0:0] icmp_ln108_fu_681_p2;
wire   [0:0] xor_ln108_fu_687_p2;
wire   [0:0] rev_fu_657_p2;
wire   [9:0] tmp_3_fu_724_p3;
wire   [0:0] icmp_ln112_fu_759_p2;
wire   [0:0] valOut_last_fu_763_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_767;
reg    ap_condition_770;
reg    ap_condition_773;
reg    ap_condition_776;
reg    ap_condition_779;
reg    ap_condition_782;
reg    ap_condition_785;
reg    ap_condition_788;
reg    ap_condition_791;
reg    ap_condition_794;
reg    ap_condition_798;
reg    ap_condition_801;
reg    ap_condition_804;
reg    ap_condition_807;
reg    ap_condition_810;
reg    ap_condition_813;
reg    ap_condition_816;
reg    ap_condition_819;
reg    ap_condition_822;
reg    ap_condition_825;
reg    ap_condition_828;
reg    ap_condition_831;
reg    ap_condition_834;
reg    ap_condition_837;
reg    ap_condition_623;
reg    ap_condition_640;
reg    ap_condition_261;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_174 = 10'd0;
#0 i_2_fu_178 = 6'd0;
#0 indvar_flatten_fu_182 = 15'd0;
#0 ap_done_reg = 1'b0;
end

SMM_CIF_0_2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_591_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            i_2_fu_178 <= select_ln104_1_fu_629_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_2_fu_178 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_591_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            indvar_flatten_fu_182 <= add_ln104_1_fu_597_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_182 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_591_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            j_fu_174 <= add_ln105_fu_703_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_174 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp45_reg_812 <= cmp45_fu_645_p2;
        in_stream_a_read_reg_835 <= in_stream_a_TDATA;
        or_ln108_reg_831 <= or_ln108_fu_693_p2;
        trunc_ln104_reg_807 <= trunc_ln104_fu_637_p1;
        trunc_ln105_reg_822 <= trunc_ln105_fu_667_p1;
        trunc_ln110_reg_840 <= trunc_ln110_fu_699_p1;
        trunc_ln_reg_827 <= {{select_ln104_fu_621_p3[9:5]}};
        zext_ln105_reg_817[9 : 0] <= zext_ln105_fu_663_p1[9 : 0];
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_767)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_773)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_776)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_779)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_782)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_785)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_788)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_791)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_794)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = trunc_ln110_reg_840;
        end else begin
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 'bx;
        end
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b1;
    end else begin
        SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln104_fu_591_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2_load = 6'd0;
    end else begin
        ap_sig_allocacmp_i_2_load = i_2_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 10'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op40_read_state1 == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TDATA_blk_n = in_stream_a_TVALID;
    end else begin
        in_stream_a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op40_read_state1 == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TREADY = 1'b1;
    end else begin
        in_stream_a_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_798)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_807)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_810)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_813)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_816)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_819)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_822)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_825)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_828)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_831)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_834)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_837)) begin
        if ((or_ln108_reg_831 == 1'd1)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = 16'd0;
        end else if ((or_ln108_reg_831 == 1'd0)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_831 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln_reg_827 == 5'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((((((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd30)) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd31))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd29))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd28))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd27))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd26))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd25))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((((((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd30)) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd31))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd29))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd28))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 
    5'd27))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd26))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd25))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd24)))))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_261)) begin
        if ((1'b1 == ap_condition_640)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = 16'd0;
        end else if ((1'b1 == ap_condition_623)) begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = trunc_ln110_reg_840;
        end else begin
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((((((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd30)) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd31))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd29))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd28))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd27))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd26))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd25))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((((((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd30)) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd31))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd29))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd28))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 
    5'd27))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd26))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd25))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd24)))))) begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = zext_ln110_fu_730_p1;

assign SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = zext_ln110_fu_730_p1;

assign add_ln104_1_fu_597_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln104_fu_609_p2 = (ap_sig_allocacmp_i_2_load + 6'd1);

assign add_ln105_fu_703_p2 = (select_ln104_fu_621_p3 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2_pp0_stage0_iter1))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2_pp0_stage0_iter1))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_predicate_op40_read_state1 == 1'b1) & (in_stream_a_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((or_ln108_reg_831 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((or_ln108_reg_831 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_261 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_623 = (((((((((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd30)) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd31))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd29))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd28))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd27))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd26))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd25))) | ((or_ln108_reg_831 == 1'd0) & (trunc_ln_reg_827 == 5'd24)));
end

always @ (*) begin
    ap_condition_640 = (((((((((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd30)) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd31))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd29))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd28))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd27))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd26))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd25))) | ((or_ln108_reg_831 == 1'd1) & (trunc_ln_reg_827 == 5'd24)));
end

always @ (*) begin
    ap_condition_767 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_770 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_773 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_776 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_779 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_782 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_785 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_788 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_791 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_794 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_798 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_801 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_804 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_807 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_810 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_813 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_816 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_819 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_822 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_825 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_828 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_831 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_834 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_837 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln_reg_827 == 5'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op40_read_state1 = ((or_ln108_fu_693_p2 == 1'd0) & (icmp_ln104_fu_591_p2 == 1'd0));
end

assign cmp45_fu_645_p2 = ((zext_ln104_fu_641_p1 == sub) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_591_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd25600) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_615_p2 = ((ap_sig_allocacmp_j_load == 10'd800) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_681_p2 = ((zext_ln105_fu_663_p1 < mul_ln101_1) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_759_p2 = ((zext_ln105_reg_817 == sub47) ? 1'b1 : 1'b0);

assign or_ln108_fu_693_p2 = (xor_ln108_fu_687_p2 | rev_fu_657_p2);

assign out_stream_TDATA = {in_stream_a_read_reg_835[64 - 1:33], |(valOut_last_fu_763_p2), in_stream_a_read_reg_835[31:0]};

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 = zext_ln110_fu_730_p1;

assign p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 = zext_ln110_fu_730_p1;

assign rev_fu_657_p2 = (ult_fu_651_p2 ^ 1'd1);

assign select_ln104_1_fu_629_p3 = ((icmp_ln105_fu_615_p2[0:0] == 1'b1) ? add_ln104_fu_609_p2 : ap_sig_allocacmp_i_2_load);

assign select_ln104_fu_621_p3 = ((icmp_ln105_fu_615_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_j_load);

assign tmp_3_fu_724_p3 = {{trunc_ln104_reg_807}, {trunc_ln105_reg_822}};

assign trunc_ln104_fu_637_p1 = select_ln104_1_fu_629_p3[4:0];

assign trunc_ln105_fu_667_p1 = select_ln104_fu_621_p3[4:0];

assign trunc_ln110_fu_699_p1 = in_stream_a_TDATA[15:0];

assign ult_fu_651_p2 = ((zext_ln104_fu_641_p1 < empty) ? 1'b1 : 1'b0);

assign valOut_last_fu_763_p2 = (icmp_ln112_fu_759_p2 & cmp45_reg_812);

assign xor_ln108_fu_687_p2 = (icmp_ln108_fu_681_p2 ^ 1'd1);

assign zext_ln104_fu_641_p1 = select_ln104_1_fu_629_p3;

assign zext_ln105_fu_663_p1 = select_ln104_fu_621_p3;

assign zext_ln110_fu_730_p1 = tmp_3_fu_724_p3;

always @ (posedge ap_clk) begin
    zext_ln105_reg_817[31:10] <= 22'b0000000000000000000000;
end

endmodule //SMM_CIF_0_2_SMM_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
