.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000001010001
000000000011110000
001100000000000000
000011010000001000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000110011010001
000011110011010000
001100000000000000
000011010000010000
000000000000000000
000100000000000000
000000000010010010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 6 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000001010101
000001110011011000
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000010000000110010
000001010011010000
000010000000000000
000000110000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011101101
000000000011011000
001100000000000000
000000000000000000
000000111000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011100001
000000000011010000
001100000000011000
000011010000000000
000001110000000000
000100000000000000
000000000010000010
000000000011000000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 10 0
010000000001000000
000100000000000000
000010000000000000
000001010000000001
000000000000000000
000000000000000000
001101111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000010100001
000000000011010000
001001111000000000
000000001000000000
000000111000000000
000100001000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
001100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
011000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000010000000000100000010100000000
000000000000000000000010000111001001010000100010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000100000010100000000
000000000000000000000000001011001110010000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000001001100000001000000001100000010100000000
000000000000000101000000001101001000010000100010000000
111000000000001000000000001000011010101000000100000000
000000000000000001000000001101010000010100000000000001
010000000000001000000000011000000001100000010100000000
000000000000000001000010000111001011010000100010000000
000000000000000000000111010101100000101001010100000000
000000000000000000000110000001100000000000000000000000
000000000000000000000000010000001011110000000100000000
000000000000000000000011000000011011110000000010000000
000000000000000000000000000001011010101000000100000000
000000000000000000000000000000010000101000000000000000
000000000000000000000000000000000001100000010100000000
000000000000000000000000001011001011010000100000000000
010000000000000001100000000000011010101000000100000000
100000000000000000000000000101010000010100000010000000

.ramb_tile 3 1
000000000000000111000111110111000001000010
000000000000000000100111110111101100000000
111000000000001101100000001000000000000000
000000000000001111000000000101000000000000
010000000000000000000000001111000000000010
010000000000000000000000000111000000000000
000000000000000111000000000000000000000000
000000000000000001000000001001000000000000
000000000100001000000000000111100000000010
000000000000000101000000000011000000000000
000000000000001000000110101000000000000000
000000000000000101000000001011000000000000
000000000000000111000000001001100000000010
000000000000001111100010110101000000000000
010000000000000101100000000000000000000000
010000000000001111000000000001000000000000

.logic_tile 4 1
000000000000000000000000000000011000000100000100000000
000000000000000000000010110000000000000000000010000101
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000010100000000000000000100110100000
010000000000000000000100000000001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000010000011110000011110100000001
000000000000000000000011100000000000000011110010000100
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000100000000001000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000001000000100100000101
000000001110000001000000000000001011000000000010000000

.logic_tile 5 1
000000000000000000000000010000000001000000001000000000
000000000000001101000010100000001010000000000000001000
000000001110000101100000000001011010001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000001101000001100111000000000
000000100000000101000010110000000000110011000000000000
000000000000000101000110100000001000001100111000000000
000000000000000000100010000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 6 1
000000000000000000000000000011100000000000000100000000
000000000000000000000010110000000000000001000000000001
111000000000000000000000010011100000000000000100000000
000000000000000000000010000000000000000001000000000100
000001001000000000000010110000000000000000000100000000
000010000110010000000110001001000000000010000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000001
000010000000000000000000000000001010000100000100000000
000000000001000000000000000000010000000000000000000100
000001001110001001100000010101000000000000000100000000
000010100000000101000011010000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001001100000101000000000000011000000100000100000000
000010000000000000000000000000010000000000000000000101

.logic_tile 7 1
000000000000000000000010100000000000000000000000000000
000010001110000000000100000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000111111101100000001000
000000000000000000000111100001001111000000
111000000000001111000000001000000000000000
000000000000001011100000000111000000000000
010000001000001000000000000101100000000000
010000000001000111000000001011100000000000
000000000000000111100000001000000000000000
000000000000001111000011110001000000000000
000001000000001000000000010101000000000000
000010000001000111000011100011000000000000
000001000000000111100000001000000000000000
000000100000000000000000001111000000000000
000000000100000001000111100001000000000000
000000000000000000000000000111100000000000
010000000000001000000000011000000000000000
110000000000001111000011110011000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000001010000000000001000000001100000010100000000
000000000000000000000000000011001001010000100010000000
111000000000000000000010100101011000101000000110000000
000000000000000000000011110000110000101000000000000000
010000000000000000000010101000000001100000010100000000
000000000000000000000000001001001010010000100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000001001100000001011000000101001010100000000
000000000000000001000000001001000000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001100000010101000000
000000000000000000000000000011001001010000100000000000
010000000000010000000000000001100001100000010100000001
100000000000100000000000000000101001100000010000000010

.ramt_tile 3 2
000010000000100111000000000011000001000000
000000010000000000100011110111001010000001
111000000000000000000111101000000000000000
100000010000000000000000001001000000000000
010000000000000000000110100101100000000001
010000000000000000000100001101100000000000
000000000000000111000000000000000000000000
000000000000000000100011100111000000000000
000000000000000101000110010111100000001000
000000000000100000100111101011100000000000
000000000000000000000011100000000000000000
000000000000001111000000000001000000000000
000000000000000111000010000011000000000100
000000000000000111000100001111100000000000
110000000000000000000000011000000000000000
010000000000000000000010011011000000000000

.logic_tile 4 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000101000000000111111000001100111000000000
000000000100000101000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000010000001000001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000001010000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000001000101100000000011001000001100111000000000
000000000000100000000000000000000000110011000000000000

.logic_tile 5 2
000000000100000101100000000001100000000000000100000001
000010000000000000000000000000100000000001000001000000
111000000000001001100110101000000000100110010000000000
000000000000000101000010100111001000011001100000000000
110000000000000001100000001000000000000000000100000001
010010100000000000100000000001000000000010000000000001
000000001000001101000010101111101111100000000000000000
000000000000000001000010100101111111000000100000000000
000000000000000000000000001111011011000010010000000000
000000000000000000000010000011111011100100000000000000
000000000000001000000000000000000000000000000100000100
000000000000001011000000000001000000000010000001000000
000001000000000000000010011111111000100001000000000000
000000000000000000000011010111001010000100100000000000
110000001110001111000110010001111010010101010000000000
000000000000001001000010000000100000010101010000000000

.logic_tile 6 2
000000000010000001100010100111100000000000000101000000
000000000000010000000111110000100000000001000010000100
111000000000100000000000000000011101100101100000000000
100000000001010000000000000101001100011010010000000000
010000001010000000000010100000001000000100000100000000
010000000000000101000000000000010000000000000000000000
000010000000000001100010100000000001000000100100000000
000001000000000101000100000000001101000000000000000000
000000001000000001100110001011001110000000000000000000
000000000001010000100100001101011011111010110000000000
000000000000001001100010000000000001011001100000000000
000000000000001001100100001011001010100110010000000000
000010100000000000000000010111001101000110010000000000
000000000100000000000010011101101010100100010000000000
110000000001010011100000000111111100000011000000000000
000000000001100000000011101011001000001100000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
111000001100001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000001010001000000111000000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000100000000000010001000000000000000100000000
000000000001010000000010000000100000000001000000000000
000000000000000000000000000101011111000100000000000000
000000000000000000000000000001001101100000000000000000
000000000000000011100010010000000001000000100100000000
000000001110000000100110100000001100000000000000000000
000000000001000000000011100000011100001100110000000000
000000000000100000000000000000011111001100110000000000
110000000000000000000011101001111111001010000000000000
000000000000001001000010101101011111010000010000000000

.logic_tile 8 2
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000000000011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001101000000000000000000000000000000000000
000000000100000001000000000000001010001100110000000000
000000000000000000100000000000001110001100110000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 9 2
000000001000000111000000011111111010100000010010000000
000000000000000001100010010001001010100000100000000000
000000000000001111000000010001001010111000000010000000
000000000000001001100010010001001110100000000000000000
000000000110000111100000000000000000000000000000000000
000000100101010000000000000000000000000000000000000000
000000001110000000000000000001001010100000000000000000
000000000000001111000000000001101111111000000001000000
000000000000000000000000001111111010100000010000000000
000000000001010000000000001001101010100000100001000000
000000000001010000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000101000010100000000000000000000000000000
000000000000000000000000001011111101100000000000000000
000000000000000101000010100101101000110000010001000000

.ramt_tile 10 2
000000000001010111100011101101100000000000
000010111110100000000000001101101101000000
111000100000000111100000000000000000000000
100000010000001111100000000001000000000000
110001000010000000000011110101000000100000
110010000000001111000111001101100000000000
000000000001000000000011110000000000000000
000000000000001011000011101001000000000000
000000000000000000000000010101000000000000
000000000000000111000011100011000000000000
000000100000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000111000010000101100000000000
000010100000001111100000000111000000000000
010000000000000000000000001000000000000000
010000000000000000000000000001000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000001000000000000011001100101000000100000000
000000000000000001000000000000100000101000000000000000
111000000000001000000000000111100000100000010100100000
000000000000000001000000000000101101100000010000000000
010000000000000000000110100011000001100000010100000000
000000000000000000000100000000101000100000010000000000
000000000000000000000000001000000000100000010100000001
000000000000000000000010101101001101010000100000100000
000000000000000011100011100000001100110000000100000000
000000000000000000100000000000011011110000000000000000
000000000000000000000000010000011100110000000100000000
000000000000000000000010000000011101110000000000000000
000000000000000000000000010000001100101000000100000000
000000000000000000000010000001010000010100000000000000
010000000000000000000110000000000000100000010100000000
100000000000000000000000001011001111010000100000000000

.ramb_tile 3 3
010000000000100001000000001011000000000001
001000000001000000100000000011101110000000
111000000000001101100000000000000000000000
000000000000001111000000000001000000000000
110000000000001000000000000101100000000001
011000000000000101000000001111100000000000
000000000000001000000000011000000000000000
001000000000000111000010100101000000000000
000000000000000000000111110101000000000001
001000000000000001000011100011000000000000
000000000000001000000000001000000000000000
001000000000000101000000001111000000000000
000000000000001111000011101001100000000000
001000000000001011100100000001000000000000
110000000000000001000000000000000000000000
111000000000000000000010000111000000000000

.logic_tile 4 3
000001000000000000000000010000001000001100110000000000
000000100000000000000010000000001111110011000000010001
111000000000000011100000000001000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000101000000000111100000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000000001100010110101000000000000000000000000
000000001010000000100010101101000000111111110010000000
000000000000100000000000001000000000000000000000000000
000000000001010000000000000101000000000010000000000000
000000000000000000000000001011111111000001110000000000
000000000000001001000000000001001011000000100000000001
000000000000001000000010100111000000010110100000000000
000000000000000001000010000000100000010110100000000010
000000000000000111000000010101100000000000000000000000
000000000000000000000011010111100000111111110010000000

.logic_tile 5 3
000000000000000101000110101000011110010101010000000000
000000000000000000000010110111000000101010100000000000
111000000100000000000000011000011100010101010000000001
000000000000000000000010011011010000101010100000000000
000001000100000101100000001000000001011001100000000000
000010101010000001000000000111001101100110010000000001
000001000000000000000110001011111000111001010100000010
000000000000000000000000001111011100110000000000000001
000000001100000101100000000000001110010101010000000000
000000000000000000000010001111010000101010100010000000
000000000000001000000110010101011010100010000000000000
000000000000000101000110010101011001000100010000000100
000001000000001000000110010001001110110011000000000001
000000000000000001000110011011001001000000000000000000
110000001100001001100000010000001111001100110000000000
000000000000001001100011000000011110001100110010000000

.logic_tile 6 3
000000000000100000000000000000001010000100000100000000
000000000001010000000010110000000000000000000000000000
111010000010000000000111100001111010101000000000000000
000001000000000101000000001011010000000000000000000000
110000001100001101100010110000000000000000100100000000
110000000000000101000110100000001110000000000000000000
000000000000000111100010100101000001011001100000000000
000000000000001101100000000000101010011001100000000000
000000000000000001000110001011100001110000110000000000
000010000000000000000111110101101101000000000000000000
000000000000010001100010011000001000010101010000000000
000000000000100000100010001001010000101010100000000000
000000000010000001100010000101001101100010000000000000
000000000000000000100000000101101111001000100000000000
110000000001010000000010001011000000000000000000000000
000010000000100000000000000011100000111111110000000000

.logic_tile 7 3
000001000000000000000110100011111110111100000000000000
000000000001000000000000000111000000000011110000000000
111000000000000101100010100000000001100110010000000000
000000000000000000000100001111001110011001100000000000
010000000000000001100011101011000000111111110000000000
110000000000000000100000001011000000000000000000000000
000000000000000000000000000000001100000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000001101000010110000011110000100000100000000
000000000000000111100110000000010000000000000000000000
000000000000000001000000011101011100100010010000000000
000000000000001101100011000001001101011001000000000000
000000000000000111100111110001011000111111000000000000
000000000000000000000111000101111101101001000000000000
110000000000000000000000010000001110000100000100000000
000000000000001001000011100000010000000000000000000000

.logic_tile 8 3
000000000000000101000000000111100000011001100000000000
000000000000000000000000000000101100011001100000000000
111000000000001000000110100000000000000000000000000000
100000000000000001000010100000000000000000000000000000
000000001010001000000000001000011101011010010000000000
000000000000000001000000000111001100100101100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001000000110001001001011001010000000000000
000000000001010011000000001011001001010000010000000000
000000000000001011100000000000000000000000000000000000
000000000000001011100011110000000000000000000000000000
000000000000000000000000010011000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000001011100110001001111110100000000000000000
000000000000001001000110110111011111000000000000000000

.logic_tile 9 3
000000000010001000000000000000000001000000100100000000
000000000000000001000000000000001100000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001011100011100000000000000000000000000000
000000000000001001100100000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000001101111011101000010000000000
000000000000000001000000000111011010000000010000000100
000000000110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000001011100000000000
001000000000000000000000000111101100100000
111000000000000111000111110000000000000000
000000100000000000100111101101000000000000
110000000000100000000000001101100000000000
011000000000010111000010010011100000000000
000000000000000111000011101000000000000000
001000000000010000000111100001000000000000
000010000110001000000000011101000000000000
001001000000000111000011011001000000000000
000000000000100001000111101000000000000000
001000000000001111000000001001000000000000
000000000000001000000000001011100000000000
001000001100000011000000001101000000000000
010000000000000011100000000000000000000000
111000000000000000100000000111000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000011010000
000010000000000000
000001110000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000101100000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000100000000000110000000001100101000000100000001
001000000000000000000000000101000000010100000000000000
111000000000000000000000000101011100101000000100000001
000000000000000000000000000000000000101000000000000000
010000000000001111000000001000000000100000010100000000
101000000000000001100000001111001010010000100000000001
000000000000000000000000000000001010110000000100000001
001000000000000000000000000000001010110000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001100000000000001010101000000100000010
001000000000000101000000001001000000010100000000000000
000000000000100000000000010111000000101001010110000100
001000000000000000000010000101100000000000000000000000
010000000000000000000110001101000000101001010100000000
001000000000000000000000000011000000000000000000000010

.logic_tile 2 4
010000000000000000000110000000011011110000000100000000
001000000000000000000000000000001111110000000000000001
111000000000001000000000000011000001100000010100000000
000000000000001111000000000000001010100000010000000010
010000000000000000000000011101001011000001110000000000
101000000000000001000011110001011100000000010000000000
000000000000001000000000000000011101110000000100000000
001000000000000111000000000000011010110000000000000000
000000000000001000000111000001011010101000000100000000
001010000000000001000000000000100000101000000000000000
000000000000001000000000011000000000100000010100000001
001000000110000101000010000101001110010000100000000000
000000000100000000000000000011011010101000000100000000
001000000000001101000000000000100000101000000000000000
010000000000000001100110001111100000101001010100000001
001000000000000000000000000101000000000000000000000000

.ramt_tile 3 4
000000000000000000000011100111100001000000
000000010000000000000100000101101101000000
111000000000001111100011101000000000000000
100000011100000111000000000001000000000000
110000001110000111000000001111000000000010
010000000000000111000000000001100000000000
000000000000000000000000000000000000000000
000000001110000000000000000101000000000000
000000001100000000000000010111100000000000
000000000000000101000011000011000000000000
000000000000000000000110000000000000000000
000000000000000000000110001001000000000000
000000000000000000000010010011100000000000
000000000000000000000010011111100000000000
110000100001011111000000001000000000000000
110000000000001001100010001001000000000000

.logic_tile 4 4
010000000000000000000110000101011110101000000100000000
001000000000000000000100000000110000101000000001000000
111010000000010000000010101000001100101000000101000000
000001000000100000000000001111010000010100000000000000
010000000000000000000000010111111100101000000110000000
001000000000000000000011110000100000101000000000000000
000000000000000000000000000011111111000000010000000000
001000000000000000000000001001101001000010000000000000
000000000001000001100000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000001000000001100000011000000000100000010110000000
001000000000000000000010101111001110010000100000000000
000000000000001000000000000011011110101000000110000000
001000000000000001000000000000010000101000000000000000
010100000000000001000000010000000000000000000000000000
101100000000000000000011110000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
111000000000000101000010100000000001000000100100000000
000000000000000000100100000000001000000000000000000010
000000000000000101000000000000000000000000000100000000
001000000000000000100000001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
001000000001000000000000001011000000000010000000000000
000000000000001000000010100000000000000000000000000000
001010001110000001000000000000000000000000000000000000
000000001110000000000110000000001100000100000100000000
001000000000000000000000000000000000000000000000100000
000000000000000000000111100011100000000000000100000000
001000000000000000000100000000100000000001000000100000
000001000000000000000000000000000001000000100100000000
001000100000000000000000000000001001000000000000000000

.logic_tile 6 4
010000000010000000000000000011000000000000001000000000
001000000000000000000000000000100000000000000000001000
000001000011010000000000000011101110001100111000000000
000000100000000000000000000000110000110011000000000000
000000000100101000000000000111001000001100111000000000
001000000000011011000000000000100000110011000000000000
000000000000000000000111000000001000001100111000000000
001000000000000000000100000000001010110011000000100000
000000000110000000000010100111101000001100111010000000
001010100000010000000010100000000000110011000000000000
000010100000000000000000000101101000001100111010000000
001001000000000000000010110000100000110011000010000000
000000000000100000000010100111101000001100111000000000
001000000000010000000010110000100000110011000000000000
000000000000000000000000000011001000001100111000000000
001000000000001101000010100000100000110011000000000000

.logic_tile 7 4
010001000000001101000000011001101101000011000000000000
001010000000000001000010001011101000000000110000000000
111000000110001101000111110101001011010000010000000000
100000000000000101000110010000101101010000010000000000
000000001000000101100010100111000000000000000100000000
001000000000000000000100000000000000000001000000000000
000001000000001101000000001001011010100000000000000000
001010101110000001100010100001001000000000000000000000
000000100000000001100000000111000000000000000100000000
001001000000000000000000000000100000000001000000000000
000000000000000000000110011001111101100000000000000000
001000000000001101000010001111101011000000100000000000
000000000000001000000000010000000000000000000100000000
001000000000001001000010011001000000000010000000000000
000000001000000000000000001000000000000000000100000000
001000001100000000000010110101000000000010000000000010

.logic_tile 8 4
010000000000000101000110100011011001100000010000000000
001000000000001101100010111011111010101000000000000000
111000000000000101100010100101001000000100000000000000
100000000000001101000110111011111111101000010000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000101000010110001111000010011100000000000
001010100000000000100010000000101111010011100000000000
000000000000001000000110111001101001101000010110000001
001000000000000001000010101101011100111000101000000000
000000001000001000000000000001000000010110100000000000
001000000000000001000000000001001111011001100000000000
000000000000000001100110010111101101100001010000000000
001000000000000000000010101111011110100000000000000000
110000000000001001100000001011001111010100100000000000
001000000000000101000000001101001110101001010010000000

.logic_tile 9 4
010010100000000000000110010001000000000000001000000000
001001000000000101000011100000100000000000000000001000
111000000000000000000000000111000001000010101011000111
100000000000001111000010100000001010000001010011100111
010000000010000000000000000111001000001100110100000000
011000000000000101000000000000101110110011001000000000
000000000000101000000011110000000000001111000100000000
001000000000010001000010000000001001001111000000000000
000000000000000000000000000101101000001100110100000000
001000000000000000000000000111010000110011001000000000
000000000000000000000000000101111000010110110000000000
001000000000000000000000000000111010010110110010000000
000000000000000001100000010111001001000000000000000000
001010000000000000000010000001111001000010000000000000
010000000000000000000000001101100001010110100000000000
011000000000000000000000000101101011110110110000100000

.ramt_tile 10 4
000000001001010111100000010011000000000000
000000010000100111000011010101001111001000
111000000000000000000011111000000000000000
100000010000000000000111011111000000000000
010001000001010111000000001101100000000000
010000100000100000100011100111100000000100
000000000000000011000000001000000000000000
000000000000000000000011010011000000000000
000000001001000111100000000001000000000000
000000000000000000100000000001000000000000
000000000000000001000000000000000000000000
000000000000000000000000001101000000000000
000001000001010000000010001001100000000000
000010001110100000000010001001100000000100
010000000000000011100000010000000000000000
110000000000000000000011001111000000000000

.logic_tile 11 4
010010000000000101000000000000000000000000000000000000
001001000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
001010000000000000000011100000000000000000000000000000
000000000000000000000000000101000000010110100000000000
001000000000000000000000000000000000010110100000100100
000000000000000111100000000001000001100000010100000000
001000000000000000000000000111001001110110110000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000100000001100000010000000001100000010100000001
001000000000000000000010001001001100010000100000000000
111000000000000000000000000011101110101000000100000000
000000000000000000000000000000010000101000000000100000
010000000010000001100010101000000001100000010100000001
101000000000000000100100000111001100010000100000000000
000000000000001000000000000011100001100000010100000001
001000000000000001000000000000001111100000010000000000
000100000000000000000000001000000000100000010100000000
001000000000010000000000000011001010010000100000000001
000000000000001000000000000011100000101001010100000000
001000000000001011000000000001000000000000000000000000
000000000000000000000110000000000001100000010100000000
001000000000000000000000001101001100010000100000000001
010000000000000001100000011000011100101000000110000000
001000000000000000000010000101000000010100000000000000

.logic_tile 2 5
110000000000000001000000000101011010000010100100000000
001000000000000000100010100000100000000010100000000000
001010100000000000000010111011001011101011110100000000
101000001010000000000110011011111011100010110010000000
110001000000000111000010101000000000000000000000000000
111000000000000111100110010101000000000010000000000000
000000000000001101100111100001011011101111010100000000
001000000000001111000111100001111001011101000000000010
000001000010000001000000000000000000000000000000000000
001000100000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000010000111111000010100000000000000
001000000110000000000000000101111100100000010000000000

.ramb_tile 3 5
010000000000000000000111100111100001000000
001000000000000000000100000111101111000000
111000000000000000000000011000000000000000
000000000000000000000011100011000000000000
110000000001000111000000011111100000000000
111000001000000000000011110011000000000000
000000000001011011000000001000000000000000
001000000000101111000000000101000000000000
000000000001000000000110001011000000000010
001000000000000000000100001001100000000000
000000000000000011100000000000000000000000
001000000000001111100000000111000000000000
000000000000001111000111000001000000000010
001000001000000111100100000101100000000000
010000000001001000000111010000000000000000
111000000000001001000110011101000000000000

.logic_tile 4 5
010000000000101000000000010000000001000000100100000001
001000000001011111000011110000001111000000000011000001
111000000000000011100000000101011000000000010000000000
100000000000001101100011100101001011000001110000000000
010000000000000011100000000101011011001000000000000000
011001000000001101100011100011001000001110000000000000
000000000000001001100000000111111110010101010110000000
001000000000001011100000000000100000010101010000000000
000001100000001001000000001001101011010000000000000000
001010100000001001000000000001001001100001010000000000
000000000000000000000000000000011010101010100000000000
001000000000000000000000000011000000010101010000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000011100111000001000000000000000100000000
001000000000000000100100000000000000000001000000100000

.logic_tile 5 5
010000000000000001100110011111011110000000010000000000
001000000000000000100111001101001011000010110000000000
111000000000000101100000000000001100000100000100000000
100000000000000000000000000000000000000000000011100000
110001000000000000000111110101000000000000000100000001
011010100000000000000110010000100000000001000010000001
000000000000001001000111100001011011100000000000100000
001000000000001001000000001011101000000000000000000000
000000000000011101100110010000011010000100000110000001
001000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000011001100100000000
001000000000000000000000001001001011100110010000000000
000000000000000000000000000001000000000000000110000001
001000000000001101000000000000000000000001000000000001
110001000110000000000000000000000000000000100100000000
001010100000001101000000000000001100000000000000000000

.logic_tile 6 5
010000000001010101100000000001001000001100110000000000
001000000110100000000011110000000000110011000000010000
111000001100000011100010110000001101001100110000000000
000000000000000000100011100000001001001100110000000000
110000000000000101000011100101100000111111110000000001
111000000000000000000010101011100000101001010001100000
000000000000000000000000000001100000000000000100100000
001000000000000000000010110000100000000001000011000010
000000000001011000000000000101000000011001100000000000
001000000000100001000010010000101010011001100001000000
000000000000000000000010100000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000010100000000111101101111100000000000000000000
001000001010010001000110001111111100100001000000000000
110000000000000000000110100101001000101000000000000000
001000000000000000000000000111111111100000010000000000

.logic_tile 7 5
010000000110000000000000011000000001011001100000100000
001000100000000000000010101011001111100110010000000000
111000000000000000000000001000011100010101010000100000
100000000000000000000010110011010000101010100000000000
010000000110000101100110010000000001000000100110000001
011000000000001101000010000000001111000000000001000010
000000000000000000000010100101000000010110100100100001
001000000000000000000100000000100000010110100011100000
000000000000000000000000001101001111001010000000000000
001000000000000000000000001101111001010000010000000010
000001000110000001100000010101011000100010100000000000
001000100000000000100010010111011010101000100000000000
000000000000001000000000001000000000000000000100000100
001000001110000001000011111011000000000010000010100010
110000000000000000000110000111111100101000000000000000
001000000000000000000100000101110000000010100000000000

.logic_tile 8 5
010010000000000000000010100000000000000000000100000000
001001000000000000000100000011000000000010000000000000
111000000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000000000010000000000001000000100100000000
111000000000001101000000000000001100000000000000000000
000000000000000101100000001000000000000000000100000000
001000000000000000100000001111000000000010000000000000
000000000000001000000000000101000000000000000100000000
001000000000000011000000000000000000000001000000000000
000000000000001000000000010000000000000000100100000000
001000000000000011000011010000001001000000000000000000
000000000000001000000000000111100000000000000100000000
001000000000001011000000000000000000000001000000000000
010000000000001000000000000000000000000000000100000000
111000000000001011000011100111000000000010000000000000

.logic_tile 9 5
010000000000000000000000010101100000000000001000000000
001000000000000000000011100000100000000000000000001000
011000000000001000000000000001100000000000001000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000111001000001100110100000000
001000001100000000000000000000100000110011000000000000
000000000000000111000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000001000011010001100110100000000
001000000000000000000000000001010000110011000000000000
000000000010000000000000000001111011111100010010000000
001100000000000000000000001111001011111101000000000000
000000000000000000000000010000011010000011110100000000
001000001000000000000010000000010000000011110000000000
010000000000000000000000000000001000000011110000000100
111000000000000000000000000000010000000011110000000000

.ramb_tile 10 5
010010100000000000000000000000000000000000
001001010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100001010000000000000000000000000000
001001000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000000100000000000000000000000000000000000
001001000000000000000000000000000000000000

.logic_tile 11 5
010010000000000000000000010000000000000000000000000000
001001000000000000000010000000000000000000000000000000
011000000000000001100000001000001010000010100001000000
100000000000000000000000000111010000000001010001000000
010000000000000000000011100000000001000000100000000000
011010000000000000000100000000001010000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001001110000000000000000000000000000000000000000000
000000000000001000000000000000011100000100000100000100
001000000010001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000001000000000001000000000010000000000110

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000010011000001100000010100000000
000000000000000000000010000000001010100000010000000001
111000000000000000000000000000000001100000010100000001
000000000000000111000000000011001110010000100000000010
010000000000000000000000000011000001100000010100000001
100000000000000000000000000000001101100000010000000000
000000000000000111010010100011000000101001010110000000
000000000000000000000000000011000000000000000000000000
000000001100001011100000000000001100101000000110000000
000000000000000001000000001001000000010100000000000000
000000000000000001100000000000011000110000000100000000
000000000000000000000010000000001100110000000000000000
000000000000000000000000000011000001100000010100000001
000000000000000000000000000000001011100000010000000000
010000000000001000000000000000000001100000010100000000
000000000000000001000000000011001100010000100000000010

.logic_tile 2 6
000000000000100000000000000000000001000000100100000000
000000000001010101000000000000001000000000000000000000
001000000000001111100000000000011010000100000000000000
101000000000000001100000000000000000000000000000000000
000000001111000111100000001001101110000000000010000001
000000000000001101100000000001000000000010100001000001
000000000000000101100000001111011100100110110000000000
000000000000001101000000000111011010010000110000000000
000010100000000000000000000000000000000000100100000000
000000000000001001000000000000001000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001010000101000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000000000000001011101101100010010000000000
000000000000000001000000000101001110010111100000000000

.ramt_tile 3 6
000000000001000111100000011001000001000000
000001010000000000100010101011001110000000
111000000000000000000111101000000000000000
100001010000000000000000001101000000000000
010000000110001000000000000111000000000010
010000000100000111000000000111100000000000
000000000000000001000000010000000000000000
000000000000001001000011111011000000000000
000000100000000000000111000011100000000000
000010000000010000000011111011100000000000
000000100000001000010011100000000000000000
000001000100000011000110000101000000000000
000000000000000111000000011001100000000000
000000000010000000100010010101100000000000
110010000000000111000000001000000000000000
010000001110000000100000000101000000000000

.logic_tile 4 6
100000000000000111000000000000000000001111000110000001
000000000000000011000010110000001100001111001010000011
001000000000001000000000001011011000010100000000000000
001000000000000011000000000111001000100000010000000000
110000000001000000000000000101001100101011110000000000
110000000000101101000000001001011101001001000000000000
000000000000000000000010100000000000000000000000000000
000000000010000111000100000000000000000000000000000000
000000000000001000000111010000011110110011000110000001
000000000000000001000110010000001100110011001010100010
000000000000000000000000000001011011111110000000000000
000000000000000000000000000111111010101010000000000000
000000000000001000000011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 6
100000000010000101100110011001101000111110110100000000
000000000000000101000011111011011110010100100000000010
001000001110101101100110000011101001101111010100000100
101000000001000101000100001111111111101110000000000000
110000000000001111100010010101011111110110010100000000
110000000000000101000010101101101101110110100010000000
000000001010100101000111111111111000101000000000000000
000000000001011101100111000011001010011000000000000000
000000000000000101000010001101101101110110010110000000
000000000000000000100000000101111101111001010000000000
000000000000100001010000001001011101101011000100000001
000000000001000000000011111001011010111111000000000000
000000000000000001100011111001001101100011010100000000
000000000000000000100110011101001101110011110000100000
000000000000001001000000000000000000000000000000000000
000001000000001001000010110000000000000000000000000000

.logic_tile 6 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011000000000000000000000000
101000000000000000000011100000100000000001000000000000
110000000000000000000111101000000001100000010011000000
110000000000000000000100001111001001010000100000100100
000000000000000000000000000011000000000110000100000000
000000001100000000000000000000001110000110000000000000
000010100000000000000000010000000000000000000000000000
000001000000001111000010000000000000000000000000000000
000010100000000000000010100111111110111110100000000101
000000000000000000000100000000100000111110100000100001
000000000000001001100010000011111110000000000000000000
000000000000000111000000001101110000000001010001000110
000000000000100011100010000000000000000000000000000000
000000000111010000100010110000000000000000000000000000

.logic_tile 7 6
000000000000000000000110000011000000000000000100000000
000000000000000000000000000000000000000001000000000010
111000001100000000000000000000000000000000000100000000
100000000000000111000000001011000000000010000000000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001111000000000000000000
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001100000000000000000000
000000000000000001100010100001000000000000000100000000
000000000000000000000100000000100000000001000000000010
000000000000000001110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000110000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 8 6
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000011100000000001011111100000000001
110000000000000000000000000101001100101111010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001001000111000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000110000001000000000000000100000000
000000000000000000000010100000100000000001000000000100
011000000000000000000000000000000000000000000100000000
100000000000000000000010100111000000000010000000000001
110000000000000000000000010000000000000000000000000000
010000001100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001011000000000000000001
000000000000000000000000000101100001100000010000000100
000000000000000000000011111001001001000000000010000000
000000000000000000000110000000000001000000100100000000
000010000001010000000000000000001101000000000000000001
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000001

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000010000000000001000000000001001000000000000
100000000000100000000000001111001110000110000011000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000001000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000100000010100000001
000000000000000000000000000000101111100000010000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 2 7
000001000000100000000000001101011010000101010000000000
000000100001000000000010101011101010101101010000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000010100000000001000000010000000000000000000000000000
000000000000000000000011111001000000000010000000000000
000000000000001001000000000000000001000000100100000001
000000000110000111100000000000001100000000000000000100
000000000010000000000000001101011011011101010000000000
000000000000000000000000000111101100001001010000000000
000000000000000001100000001000000000000000000100000000
000000000000000101000010100001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000100000000001000000000000011000000100000100000010
000001000000000000100000000000010000000000000000000000

.ramb_tile 3 7
000000000001000000000011111001100001000000
000000000100000000000011110011001011000000
111000000000001111100111100000000000000000
000000000000001011000000001001000000000000
010000000000000000000111100011000000000000
110000000000000000000000001001000000000000
000000000000000000000111000000000000000000
000000000000000111000100000111000000000000
000001000000000001100111101101100000000000
000000000000000000100000001011000000000000
000000000000010000000111000000000000000000
000000000000000001000110011011000000000000
000000001100110111000000000001100000000000
000001000000000001000000000111100000000000
010000000000000000000000001000000000000000
010000000000000000000000001011000000000000

.logic_tile 4 7
100001000000001011100111100101011101010001100000000000
000000000000000101000110111011101110110010110000000000
101000000000000101000000000101001101110010100000000000
101000000000000111100000000001011000110010010000000000
110010000000100111100000011000001110101010100110000000
110000000001000000000010100111010000010101011001000000
000000000000000000000111111000000000011111100000000000
000000000000000000000111101101001001101111010000000000
000000000000100011100000011101100000111111110000000010
000000000001000000000010001101100000010110100000000000
000000000000000011100000000000011110000011110100000001
000000000000000000000000000000000000000011111001000000
000011100000001111100110011111001110100110110000000000
000000000000001001000010000001101001100000110000000000
110000000000000001100000000001011110010101000000000000
000000000000000000000000001111001100111110000000000000

.logic_tile 5 7
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000001111000110100000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101011001101011110000000000
000000000000000000000000001111101010000110000000000000
000000000000100000000000000111001000101011110000000000
000000000001010000000000001101011010001001000000000000
000000000100000101000010101000000000000000000100000000
000000000000000000100100001101000000000010000000000000
110000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000011010000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011000000100000100000000
100000000000000000000011100000010000000000000000000001
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000001000000000000000000100100001
000000000000001101000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000000000010100000001100000100000100100000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000100000000011100000000000000000000000100100000000
000001000000000000000010110000001110000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000001011000000000010000000100000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000100000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001100000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000000000000000011100000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000001000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000101000010101000000000000000000110000001
000000001010000000100110110001000000000010000000000000
111000000000010000000000001011100000001100110000000000
000000000000101101000000000111100000110011000010000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000010110000001001000000000000100001
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010101100000010110100110000100
000000000000000000000010000000000000010110100000000000
000000000000000000000000000001000000000000000100000010
000000000000000000000000000000000000000001000010100000
110000000000001000000000001000000000000000000110000100
000000000000000001000000001101000000000010000000100000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
111000100000000000000000000001000000000000000100000001
100001000000000000000010110000000000000001000010000011
110011101100100000000000001111111101011011110000000000
110001000001000000000000001001011011000000000000000100
000000000000000101000010100000000000000000000000000000
000000000110000000100100000000000000000000000000000000
000000000000000000000000000111000001011001100000000000
000000000000000000000000000000001010011001100000000000
000000000000000000000011100000011100000100000110000001
000000001110000001000000000000000000000000000010000000
000000000000000000000111100000000000011001100100000000
000000000000000011000000000001001001100110010000000000
110000000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000

.ramt_tile 3 8
000010000000010111100111001001000000000000
000001010000100000100111111011101110000000
111000000000011101100111111000000000000000
100001010000100011000011010101000000000000
110000000000001000000000001101100000000000
010000000000001111000000001001100000000000
000000000000000000000000001000000000000000
000000001100001111000011101001000000000000
000010100000010000000000010001000000000000
000001000000000000000010011001000000000000
000010100000000000000000001000000000000000
000000000010000000000010010001000000000000
000000000000000001000111100101000000000000
000000000000000000000000001111000000000000
010010100001000000000000001000000000000000
010001001100000000000011111111000000000000

.logic_tile 4 8
000000000000001000000000001000000000000000000100000000
000000001100000101000010101111000000000010000000000000
111000000000001101000000001011101001010100110000000000
100000000000100001000000001111111000100100110000000000
000000000000010000000000010001101100001001100000000000
000000000100100000000010100001001001101001110000000000
000000000000000101000000000001011011010101000000000000
000000000000100000000010111101101100111101000000000000
000000000000000011100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000100000001011100000001001011101000001010000000000
000000000000001001000010110001101110011111100000000000
000010100001000000000011101000000000000000000100000001
000000000000100000000100000001000000000010000000000000
000000000000100111000111010111100001011001100000000000
000000000001001101000110010000001011011001100000000000

.logic_tile 5 8
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110101111011110011010010000000000
100000000000001101000011111011111010000000000000000001
110000000001001000000000000001000000111111110000000001
010000000000000101000000000011000000010110100001000100
000000000000000000000000001001111111000011000000000000
000000000000000000000000001111001001110000000000000000
000001000000001000000010100011001110010101010000000010
000000000000000111000111100000110000010101010000000001
000001000000000000000110000111100000000000000110000011
000000100000000000000000000000000000000001000000000100
000000000000000000000111000000001110000100000110000101
000000000000000000000010110000010000000000000000000001
110000000000100101000111100001100001011001100000000000
000000000001000011100111100000101110011001100000000000

.logic_tile 6 8
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011110010000000

.logic_tile 7 8
000000000000000101000111100000001100000100000000000000
000000000000001111100000000000010000000000000000000000
001010100000000000000000001111101101101000010100000000
001000000000000111000000000111101010111000100000000000
110001000000000111100011100101101100111001010100000000
010000000000000000000100000111001100110000000000000000
000000000000010000000000001000001010000111000000000000
000010000000101101000011100101011000001011000000000000
000000000000000101000011001101111110110110100000000010
000000000000000101100110000011111010010110100000000000
000000000000100000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000001000001000110000101101000101000000100000000
000000000000111101100000000000010000101000000000000000
010000000100001000000111000011001110100011110100000000
010000000000000011000010100000011110100011110000000010

.logic_tile 8 8
000000000000001000000000011111100000101001010100000000
000000000000000111000011100111000000000000000000000000
001000000000000000000010100000000000000000000000000000
101000001100000111000100000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000011000001100000010000000000
000000000000000000000000000101101100000000000000000100
000000000000100000000000000111100000111001110100000000
000000000000000011000010110001001110110000110000000000
000000000000000101000000001000000000010000100000000000
000000000000000000100000001001001010100000010010100000
000000000000000101000000000111100000111001110100000000
000000000000000000100000000011001110110000110000000010
010000000000000011100000000000000000000000000000000000
010000000000001101100000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000010101000000000000000100000000
000000001000000111000011110000000000000001000000000000
011001000000000000000000001001000000000000000010000000
100010000000000000000000000101000000101001010001000000
010000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001101000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010000000000000000000000100000000
000000000001010000000000001111000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000010100101000000000010000001100000
000000000000000101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000001
000000000000000000000010000001000000000010000000000100
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001011000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
100000000000000000
001100000000000001
010000000000000000
100000000000000000
000000000000000000
000000000000000001
000010000000000000
000011110000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000001100000000000010100000000001000000001000000000
000000000000000101000000000000001010000000000000001000
000000000000000000000000000001111010001100111000000000
000000000000000000000010100000100000110011000010000001
000001000000100101000000000101101000001100111000000000
000000100001010000100010110000000000110011000000000100
000000000000000101000010100000001000001100111000000000
000000000000000101000000000000001001110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000001101010000000000000000001000001100111000000000
000000000000100000000000000000001011110011000000000000
000100000000000000000000000000001001001100111000000000
000100000000000000000000000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 2 9
000000001101010000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000101111000000000000000000001000001100111000000000
000001000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000001000000000000000000000000001000001100111000000000
000010100010000000000010110000001101110011000000000000
000000000000001101000000010111101000001100111000000000
000000000000001001100010010000100000110011000000000000
000010100000001101000110000000001000001100111000000000
000000000000001001100100000000001110110011000000000000
000000000000000000000110001000001000001100110000000000
000000000000000000000100000011000000110011000000000000

.ramb_tile 3 9
000001000000000111100111100001000000000000
000000101000000000100100000111101101000001
111000000001011101100111001000000000000000
000000000000001111100100000011000000000000
110000100000000111000000001001100000000000
110000001010000000000000000111000000000001
000000000000001000000000000000000000000000
000000001110000111000000000111000000000000
000001000000000000000011101101100000000000
000000100000000000000111101011000000000000
000010100000000011100000000000000000000000
000001000000000000100010001011000000000000
000000000000000111000111000001000000000000
000000000000001001100100000101000000000000
010000000000000111000000001000000000000000
010000000000000000100000001001000000000000

.logic_tile 4 9
000000000000000101000111100000000000000000001000000000
000000000000000000100100000000001111000000000000001000
000000000000000001100010110000001111001100111000000000
000000000000000000100110010000011001110011000001000000
000010000000000000000000000000001001001100111000000000
000000000010000000000000000000001001110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000101100000000001001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001111110011000010000000
000000000000000000000111000000001000001100111000000000
000000000000000000000100000000001000110011000000000000

.logic_tile 5 9
000000000000000000000110100101111000000011110000000000
000000000000000000000000000011110000111100000000000000
111000000000000000000110100000000000000000000100000000
100000000000001101000000001001000000000010000001100000
110000000000000000000010101000011010010101010100000000
110000001010000000000000000101010000101010100000000001
000000000000001101100000010000000000010110100110000000
000000000000000101000010101011000000101001010000100100
000000000000011000000110000001000001011001100000000000
000000000000001001000010110000101110011001100000000000
000000000000000000000000001000000000011001100100000000
000000000000000000000000000101001001100110010000000100
000000000000000000000111000111011111100000100000000000
000000000000000000000010010000111000100000100000000000
110000000000001011100000011101001101100000000000000000
000000000000000001000010010111111010001000000000000000

.logic_tile 6 9
000000100000000000000000000011100000000000000100000000
000001000000000000000010110000100000000001000000000000
111000000000000000000011101000000000000000000100000000
100000000000000000000000001001000000000010000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000111000000000000000000000000000000
000001000000001111000100000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000001000000000
110000000001000000000000000000000000000000000000000000
010000100000101101000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000111001101101111010100000000
000000000000000000000010110101111011111111100000000010
101000000000000111100000001111101110000100000000000000
001000001110000000100010111111111010000000000000000000
010000000000000001100110000101111001000011010000000000
110000000000000111000010111001001001000011110010000000
000000000000000001100110010000011010000100000000000000
000000000000001101100010100000000000000000000000000000
000000000000000000000010001111101010000000000000000000
000000000000000111000010001111101111000010000000000000
000000000000001000000000001000011000000000100000000000
000000000000000001000000000101011011000000010010000000
000000000000111000000010010000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000001000000000000000010010011101101010111100000000000
000010100000000000000010100111011011000111010000000000

.logic_tile 8 9
000000000000000000000000000111101011000000100000000000
000000000000000000000000001101101111000000000000000000
111000000000000000000111101111101111000100000010000000
100000000000000000000000000111011100000000000010000111
110000000000000000000011100111101011111001010010000000
010000000000000111000000001101101111111101110010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000101100000001000011110000010000010000101
000000000000000000000011110111001111000001000000000000
000000000001010101000000000000000000000000100100000000
000000000000100000000000000000001100000000000000000000
000000100000000000000110000111000000000000000100000000
000000000110000101000000000000000000000001000000000000
000000000000000001100010011101011110111001010000000000
000000000000000101000010001111111010111100110000000000

.logic_tile 9 9
000000000000000000000010101011011110101001010000000000
000000000000000000000000001001100000111110100001000000
111000000000000000000010100000000000000000000100000000
100000000000000000000010111001000000000010000000000000
110000000000000000000000000000000001000000100100000001
110000000000000101000000000000001010000000000000000000
000010000000000101000000001000000000000000000100000001
000000000000000000000010101101000000000010000000000000
000000000000000000000111100000011000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000111100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000001100100
111000000000000000000000000000000000001111000000000000
100000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000011000000010
000000001000000000
000000000000000000
000000000000000001
000000000000100110
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000001000000010100011101000001100110000000000
000000000000000001000000000000000000110011000000010000
111000000000000000000000000000011010000100000100000001
000000000000000101000010100000010000000000000001000000
010000000000000000000011100000000001000000100110000000
110000000000000000000000000000001010000000000000100001
000000000000000101000010100001111010010101010000000000
000000000000000000000000000000100000010101010000000000
000000000000000000000000000001000001011001100000000000
000000000000000000000000000000101000011001100000000001
000000000000000001100000000001000000000000000110000001
000000000000000000000000000000000000000001000000000001
000000000000000000000000001000000001011001100000000000
000000000000000000000000001001001011100110010000000000
110000000000000000000000000101111000010101010000000000
000000000000000000000000000000000000010101010000000001

.logic_tile 2 10
000000000000001000000111011000000000011001100000000000
000000000000000101000011111011001011100110010000000000
111000000000000101000000000111111111100000000000000000
000000000000000101000010111011101100000000000000000000
000000000000000001100010101101011011100010010000000000
000000000000000111000010100101011011011001000000000000
000000000000001111000010100101001100000011000000000000
000000000000001011000010101001111011110000000000000000
000000001100000101000110000101101101111001010100000000
000000000000000000100010110101001001110000000010000000
000000000000000001100110010000000001100000010000000000
000000000000000000000111011111001111010000100000000000
000000000000001000000000010000011100010101010000000000
000000001010000001000010000001010000101010100000000001
110000000000000101000110000001011001001010000000000000
000000000000000000100010000111101000010000010000000000

.ramt_tile 3 10
000000000000010011100111011101000001000000
000000010110100000100011011111101100000001
111000000000001111000111010000000000000000
100000010000101111100011100101000000000000
010000000000101000000000010001100000000000
010000001111011111000011110011100000000001
000000100000000000010000011000000000000000
000001000000001001000011000001000000000000
000000000000000000000000001101100000000000
000000000000001111000000001001100000000100
000000000000000000000000000000000000000000
000000000000001111000000001001000000000000
000001000000100101100000000001000000000000
000010100001000000000000000111000000000100
010010100000000000000110101000000000000000
010001000000000000000000000101000000000000

.logic_tile 4 10
000000000000000101000110000111101000001100110000000000
000000000000000000000100000000100000110011000000010001
111010100000001000000000000000011010000100000100100000
100000000000001111000010110000010000000000000000000111
010010100000000000000010100000001101100100000000000000
110001000000000000000110000011001010011000000000000000
000000000000000001000010100000011000010101010000000000
000000000000001101000010101001010000101010100000000000
000000000000001001000000000000000001000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000010001100001110000110000000000
000000000000000000000010101101001010001111000000000000
000000000000100000000000001000011010010101010100000100
000000000000000000000000001101010000101010100000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000010010001000000000010000010100000

.logic_tile 5 10
000000000000000000000010000111001011110000000000000000
000000000000000101000000000111011001000000000000000000
111000000000000101100000001101101011001000000000000000
100010000000000000000010111101001000000010000000000000
000000000000001101000010110011011110001000010000000000
000000000000000101000010000001001101010010000000000000
000000000010000001100010100101000000100110010000000000
000000000000000000000010100000101100100110010000000001
000000000000001001100000010011111101101000010100000000
000000000000000001100010010011011011111000101000100000
000000001110000101100010100111100000000000000000000000
000000000000000000000100000111000000111111110000000000
000000000000000001000111100101000001011001100000000000
000000000000001101000010110000001111011001100000000000
110000000000000001000110000101101110000011000000000000
000000000000000111000100001111011001110000000000000000

.logic_tile 6 10
000000000000001101100111010000011000000000110000000000
000000000000000111000110000000011111000000110000000000
111000000000000000000011100000000000000000000000000000
100000000000000000000111100000000000000000000000000000
010000000000001101100000000101011111100000000000000000
010000000000000001100000000101011001000000000000000000
000001000000100000000110100001000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000111000000100000010000000000
000000000001000000000000000000001110100000010000000000
000000000000000000000000000000011010100000000000000000
000000000000100000000000000001011001010000000000000000
000000000000000101100011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110010000000000000000010010000000000000000000000000000

.logic_tile 7 10
000000000100001000000000000011011010101001010000000000
000000000100000001000010100111110000111101010000000000
111001000000001101000000001011101110111100000000000000
100010100000000101000000000111111011011000000000000000
110000000000000000000000010000000000000000000100000000
010000000100100000000010000001000000000010000000000000
000000000000000101010000011011101110000000000000000000
000000000000000000000011100111111011000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000010111001000000000010000010000000
000000000001010000000000011001111010000000000000000000
000000000000100000000010001111000000000010100000000000
000010100000000001100010000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
110010100000001000000000001001011001010110110000000000
000001000000000001000011101111101000101011110000000000

.logic_tile 8 10
000000000000000000000110011000000000000000000100000010
000000000000000000000110010001000000000010000000000001
111000000000001001100000000101100000000000000100100010
100000000000001001100000000000000000000001000000100001
110000000000000001100000010001100000000000000100000010
110000000000100000100011110000000000000001000000000101
000000000000000111100000000000000000000000000100000010
000000000000000000000000001001000000000010000000000001
000000101010000011100000000000000000000000000100000001
000000000000000000000000000101000000000010000010000100
000000000000010000000000000001000000000000000100000110
000000000000100000000000000000100000000001000000000000
000000000000000000000010000101000000000000000100000111
000000000010000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000111
000000000110000000000000000000001100000000000010000000

.logic_tile 9 10
000000000000000000000111100000000001000110000001000000
000000000000000000000110101001001000001001000000000000
111000000000000000000111110000000000000000000100000000
100000000000000101000111101001000000000010000000100101
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000001111110000000000000001
000000000000000000000000000000001001110000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000000001100000000000000110000001
000000000000000000000000000000100000000001000001000000
000000000000001111000000000011001110000001010010000000
000000001000000111100000000000000000000001010001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000001000000000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000
111001000000000000000000000011011010010100000101000000
100000000010000011000000000000000000010100000011000000
010000000000000000000000001000000000100000010100000000
010000000000000000000000000101001100010000100001000000
000000000000100111100000000001000000010110100000000101
000000000000010000100000000000000000010110100000000000
000000000000000000000000001000000000010000100100000000
000000000000000111000000000101001100100000010001000100
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000010100000001101100000000001101100101010100000000000
000000000000000011000000000000110000101010100000000001
111000000000001011100111010111100001100000010000000000
000000000000000101100011010011001101000110000000000000
010000000000000000000000000000011101001100110000000000
100000000000000000000000000000001011001100110000000000
000000000000001000000111001001000000010000100100000000
000000000000001011000110111101001000110000110000000010
000000000000000101100010000000000001000000100110000000
000001000000000000000000000000001000000000000000100000
000000000000000101000110001111111011011000000000000000
000000000000000000000000000001111111000001100000000000
000001000000000000000010100001100000000000000000000000
000000100000000000000000001111100000111111110000000000
000000000000000101000110111000011000010101010000000001
000000000000000000000110000101010000101010100000000000

.logic_tile 2 11
000001000000100111000010101001111100100010000000000000
000010100001001101100111100011111111001000100000000000
111000000000000000000111000001011100100010000000000000
000000000000000000000110100001011101001000100000000000
010000001100001000000011101101001001100010000000000000
010000000000100101000100001101011111001000100000000000
000000000000000111000010100000000000000000100100000000
000000000000000101100111000000001101000000000010000000
000000001101001000000110010000000000100110010000000000
000000000000001001000110001101001100011001100000000000
000000000000001000000010111001111011000000100000000000
000000000000001001000110011101101010100000000000000000
000001000010001000000010000111011111100000000000000000
000000100010010001000000001011001110000000000000000000
110000000000001001100110000000011100000100000101000000
000000000000000001000100000000010000000000000000000000

.ramb_tile 3 11
010000000000000111100000000101000000000000
001000000000000000100011101111101001000001
111000000000000011100000001000000000000000
000000000000000111100000000001000000000000
010000000100000000000111111111100000000010
111000000000000000000011111101100000000000
000000000001001111100111100000000000000000
001000000000001111000011100111000000000000
000001000000100000000000000001000000000000
001000000001000000000000000111000000000001
000000000000000000000111001000000000000000
001000000000000000000100001101000000000000
000000000000000111100010001101100000000000
001000000000100001000000000101000000010000
010000000000000000000000011000000000000000
011000000000000000000011011011000000000000

.logic_tile 4 11
000010000000001000000111100000001000000100000100000000
000000000000001111000100000000010000000000000000000000
111000000000000111100000000000000000000000000100100000
100000000000000000100000001101000000000010000000000000
000000000000000111100010100000000000000000000100000000
000000000000000000100011000011000000000010000000000010
000000000000000000000010101001000000111111110000000000
000000000000000000000000000001000000010110100001100010
000000000000001001000000000000011100000100000100000000
000000000000000011000000000000000000000000000000100000
000000000000000001100000000011100000000000000100000000
000000000000000000000011110000100000000001000000000000
000000000000001000000000000000000000000000100100000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000000101101010001010000000000000
000000000000000000000000000111111100100000100000000000

.logic_tile 5 11
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000010101000000000000000000100000000
000001000000000000000100001111000000000010000001000100
000000000000000001100000010000000000000000000100000000
000000000000000000000010100111000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000000000001001000000000000011100000100000100000000
000010000000001001000000000000000000000000000000000000
000000000001011000000000001101101001100010000000000000
000000001110000001000000000111111001001000100000000000
000000000000000011100110000000000001000000100100000000
000000000000000000100000000000001100000000000000000000

.logic_tile 6 11
000000000000100000000111110000000000000000000000000000
000000000000011001000111100000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000000111100000000001100000000000000000000000
010000000000000101100011110000100000000001000000000000
000000000000001000000000001000001010101000010000000100
000000000000001111000000000111001001010100100001000000
000000000000000000000000000101100001100000010000000000
000010100000000000000000000001001111000000000000000000
000000000000000111000000000000001110110011110000000000
000000000000000101000000000000001011110011110010000000
000000000000000001000000001101011110111100000000000000
000000000000100000000000000011001010111000000001000000
110000000000001000000010001111011000000000000100100000
000000000000000001000000000011010000101000000101000010

.logic_tile 7 11
000000000000000000000010100000000001111001110000000000
000000000000000000000010101001001001110110110010000000
111000000000001101000000000000000001010000100010000000
100000000000001111000010101001001000100000010000000000
010010100000000000000111000111000001010110100010000000
110001000000001101000000001011001111001001000000000000
000000000000100000000010110011011110101000000000000000
000000000001010101000111100000110000101000000000000001
000001000000000000000000000101111011000000010010000000
000010000000000000000010001001101001000000000000000000
000000000000000111000011110000001101000011100000000000
000000000000000000000010000111011100000011010000000000
000000000000100000000000001000001110010000000000000000
000000000000000001000010001111011101100000000000000000
010000000000000000000011100101111101111110100100000000
010000000000000000000100000101111101111101110000100000

.logic_tile 8 11
000000000000001101000110010001011101110111110100100000
000000000000000101100111100011001110010111110000000000
111000000000001101000000010001000000000000000000000000
100000000000000001100011111001000000010110100000000000
010000000000000001100111111011111000001111110100100000
110000000000000000100111010011101101011111110000000000
000010100000000101100000000001101110111000100000000000
000000000000000000000010010111111100101000010010000000
000000100000000001100000010000000001000000100000000000
000000000000001001000010100000001111000000000000000000
000000000000000101100010111001011101001111110100000000
000000000000000111000110001011111111101111111000000100
000000000010001101000110000101011010010111110000000000
000000000000001001100100000101111110011111100000000000
010000000000000101000110011000011010101000000000000001
010000000000000000100011011011000000010100000000000000

.logic_tile 9 11
000000000000000000000111000000000000000000100100000000
000000000000000000000100000000001111000000000000000000
111000000000001000000000000000000000000000000100000000
100000000000000001000000001111000000000010000000000000
110001000000000101000011101001001110010110110000000000
010000000000000000000100000001101010011111110000000000
000000000010000000000000000000000001000000100100000001
000000000000000000000000000000001111000000000000000000
000010100000001001100000000111100000000000000100000000
000001000000001001000010110000000000000001000000000000
000000000100000001100000000101001010010111110000000000
000010000000000000100000001001011100101111010000000000
000000000000000000000110010000011100000100000100000000
000000000000001001000110010000000000000000000000000000
000001000000001000000000010000001100000100000100000000
000010000000001001000010010000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000001010000000000000000000000000000

.logic_tile 11 11
000000000000000000000000001011100001000000000000000000
000000000000000000000000001111101000010000100000000100
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001101100110100000000001101111010110000000
110000000000001011100000000101001110011111100010100000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010000111100000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000100000101011100000000000000000010000100000000000
001000000001010001000011110011001110100000010000000001
111000000000000111000000011001101101100000010000000000
000000000000000000000010000101111100010100100000100000
010000000000000000000000000000000000001001000000000000
011000000000000000000000000011001110000110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000001111000000010011011101101001010000000000
001000000000001001000010001011001001101011010000100000
000000000000000001100000000001011001001111010100000000
001000000000000000000000000000011100001111010100100001
000000000000000001100000001000011100010000000110000000
001000000000000000100000001001001000100000000100000001
110000000000000000000000000000000001011001100000000000
001000000000000000000000000001001000100110010000000000

.logic_tile 2 12
010000000000000000000000000000001010000100000100000100
001000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000001000000000010000000001000000100100000000
001000000000000111000011100000001011000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000101100000000000000001000000100100000000
001000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000000100000

.ramt_tile 3 12
000000000000000111100111110111000000000000
000000010000000000100111000111001100000001
111000000000000000000111001000000000000000
100000010000000000000100000101000000000000
010000001000000111000011100101000000000001
110000000000001001000010000101000000000000
000000000000001111000000011000000000000000
000000000000000011100011101001000000000000
000000000000001000000000000001000000000000
000000000000000111000010001001100000000100
000000000000100000000000000000000000000000
000000000000010000000000001101000000000000
000000000000000011100000000001000000000000
000000000000000111100000001011000000000100
010000000000000000000000001000000000000000
110000000100000000000000001101000000000000

.logic_tile 4 12
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000001000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000010000000000000000000001110000000000001000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000111000000000010000001000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000001000000100110000000
001000000000000000000000000000001111000000000001000000
000000000000001000000000000000000000000000100100000000
001000000000000101000000000000001101000000000000000000
000000000000000101100000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000000000000
111000000000000000000000000000001101001100110000000000
100000000000000000000000000000011100001100110000000010
110000000000001011100000000101000001011001100100000000
111000000000000011100000000000001101011001100000000000
000000000000000000000000000101000000000000000110100000
001000000000000000000000000000000000000001000001100010
000000000000000000000000010000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000101000010000000000000000000000100000000
001000000000010000100010000111000000000010000000000000
000000000000001000000110000000000000000000000000000000
001000000000001101000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
011000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000010101011001001010110110000000000
001000000000000000000000000001111100010001110000000000
111000000000001000000000011000000000000000000100000000
100000000000001111000011110111000000000010000000000000
110000000000000000000000011101111010110000110000000000
011000001100000000000011111001011111110000010000000000
000000000000001001000111111000000000000000000100000000
001000000000011011000111101111000000000010000000000010
000000100000000000000010011000011011011111110000000000
001000000000000000000110101001011010101111110000100000
000000000000001000000000001101111000000001010000000000
001000000000000001000000001101010000000000000000000000
000000000010000000000110001101101011010110110000000000
001000000010000000000100001101011001011111110000000000
000000000000000000000000000101111001110111110000000000
001000000000001111000010000000011011110111110000100100

.logic_tile 8 12
010000000000000000000010110000001101001111110100000100
001000000000000000000110100000001011001111110000000000
111000000000001101100110110001101101110011110000000000
100000000000000101000011011011001001100001010000000000
010000000000000000000010000011100001000000000000000000
011000000000000000000100001011101010100000010000000000
000000000000000111000110000001111001011110100000000000
001000000000000000000010111001101000011101000000000000
000000000000000101100110100101101110010111110100000000
001000000000001101000010000000110000010111110000100000
000000000001010101100010100001101011001111110000000000
001000000000000000000100000111011000001001010000000000
000000000000001001000110010000011110010111110100000000
001000000000000101000010101111000000101011110010000000
110000001110001001100000001111011001010110000000000000
111000000000000101100000000001001100111111000000000000

.logic_tile 9 12
010000000000000011100011110001000000000000000100000000
001000000000000000000111010000000000000001000000000000
111000000000000011100111000101101001011111100000000000
100000000000000000100010101111111011101111100000000000
110001000000000101000000000101101010010111100000000000
011010100000000101100010110101101001110111110000000000
000000000010100000000010110000000001000000100100000000
001000000000000000000011010000001000000000000000000000
000000000000000000000000011101101010010110110000000000
001000000000000000000011101001111001011111110000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000010000011000000100000100000000
001000000000000000000011010000010000000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000010000000000000
000010010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000010000100000000
000011110100000000
000000000100000000
000000000100000000
001100000100000000
000000000100001000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000001001100001010110100100000100
001000000000000000000000000001001101000110000000000010
111000000000000101100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000000000011010000011110110000100
001000000000000000000000000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000011100000010000011010000100000100000000
001000000000000000100011010000000000000000000010000000
111000000000000000000111000000011110000100000100000000
010000000000000000000000000000010000000000000010000000
010000000000000000000111100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
001000000000000011000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000011000000000010000000000010
110000000000000000000110000000000000000000100100000000
001000000000000000000100000000001000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000001110000100000100100000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000011111011000000000010000000100010
000000000000000000000000010000000001000000100100000001
001000000000000000000010000000001111000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000001111000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000001101111010000000000
001000000100000000000010011101001010011111100000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000010000001101010000000100000010
001000000000000000100010111011001010100000000100100010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000001001111110111111100100000001
001000000000000101000000001001011010101111010000000000
111000000000000001100000011001011010111111000000000000
100000000000000000100010010101011111010110000000000000
110000000000000001100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001111100110000000000000000000000000000000
001000000000001001000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
010000000000100000000000000000000000000000000000000000
111000000000000000000010000000000000000000000000000000

.logic_tile 7 13
010000000000000111000111000000000000000000100100000001
001000000000000000100100000000001010000000000010000000
111000000000000000000110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000001000110000000001100000100000100000000
111000000000000000000000000000000000000000000010000000
000000000000000000000010100000011010010110110000000000
001000000000000000000000001001011000101001110000000000
000000000000100001000000000001100001001001000001000100
001000000000000000000000000000101000001001000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000001
001000000000100000000000000000001111000000000000000000
110000000000000000000010000000000000100000010000000000
001000000000000000000000000001001001010000100000000000

.logic_tile 8 13
010000000000001101000000010101111101101111000000000000
001000000000000101100010100000001010101111000010000000
111000000000000001100011101001011011110100000000000000
100000000000000000000000000111001011111100000000000000
010000100000000111100110100000011000000100000100000000
111001000000000000000110000000010000000000000000000000
000000000000001111100111010000011010000100000100000000
001000000000000111100010100000010000000000000000000000
000000000000000000000000010101100000000110000000000000
001000000000000000000010000000101001000110000000000000
000010100000001001100000000000000000000000100100000000
001001000000001001100000000000001011000000000000000000
000000000000000000000000000001111101010110110000000000
001010000000000000000000000101001100100010110000000000
000000000000000000000000001011011100011110100000000000
001000000000001101000000000011101000101110000000100000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000111000000000000011111000001110100000000
100010000000000000000000000011001010000010110010000000
010000000000000101100010001011111010101001010100000000
111000000100000000000000000111100000010111110001000000
000000000000001011100000000101101101011001010100100000
001000000000000101100000001011001010010110010000000000
000000000000010011100011100000000000000000000000000000
001000000000001111100000000000000000000000000000000000
000000000000000000000111001011011011101001000000000000
001100000000001111000000000101001000010010100000000000
000000000000000000000000001000000000010000100000000010
001000000000000000000000000011001010100000010001000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000001000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100100000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000101111100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000001011101101011111000000000001
000000000000000000000000001111111100101001000000000000
111000000000000000000000001000001110010100000000000000
000000000000000000000000000111000000101000000000000000
010000000000000001100010001011001010000010110000000000
110000000000000000000010110111011111101001110000000000
000000000000001000000000000000011101010110110110000100
000000000000000001000000001011001101101001110110000010
000000000000000001000110001011011100000000000100000000
000000000000000000000000000011110000101000000110000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100010000101101101110000110000000000
000000000000000000100000000101011111110010110001000000
110000000000001001000010100111000001010000100000000000
000000000000001001000000000000001110010000100000000000

.logic_tile 2 14
000000000000000000000110101000000000000000000100000001
000000000000000000000000001101000000000010000000000000
111000000000001101000000000000000001000000100100000001
100000000000000101000000000000001000000000000000000000
000010100000000101100010100101101001101001000000000000
000001000000000000000000000101011000101000000000000100
000000000000000000000010100101000000000000000110000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000101100000000000000100100100
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000001011110000000000000000
110000000000000000000010000000011011110000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000001000000000000001100000000000010000010
000010100000000000000000000000000000000000000110000000
000001000000000000000000000001000000000010000010100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000110000000
100000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000110000001
000000000000000000000011010111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 9 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000100000000000000000000111111001011001010100000000
110001000000000000000000000011111100101001100010000010
000000000000000000000000001011101101111000100110000000
000000000000000000000000001001001100111001110001000000
000000000001011000000000011000011100011101000110000001
000000000000100111000011100011011100101110000000000000
000000000000001101000010111011011100010000100100000000
000000000000001001100110000111011110100010110010100000
000000000000000000000011000000011000000011000000000000
000000000000001101000010110000011101000011000000000000
000000000000001000000000001011011100111001110100000000
000000000000001001000010000111011111110100010000100000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000101000000000000000001001111000000000000
000000000000000000100010100000001100001111000000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101111101100000000000100000
010000000000000000000010110011111010000000000000000010
000000000000001001100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010101111010010100100100000000
000000000000000001000010000011011101110100010100000000
000000000000001000000110001011001100001000000100000000
000000000000000001000000001101101011000110000100000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
110000000000000000000000011011001100001000000100000000
000000000000000000000010101101101000000110000100000000

.logic_tile 2 15
000000000000000000000110010001000000000000001000000000
000000000000000000000011100000100000000000000000001000
111000000000000001100000010111101011001100111000000000
000000000000000000000010000000111011110011000000000000
010000000000000000000110011111101000110011000000000000
010000000000000000000010001111000000001100110000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000010100001000000101001010000000000
000000000000000001100000001011101010000000110100000000
000000000000000000000000000011111111000000100100000000
000000000000001000000110001011101111010100100100000000
000000000000001001000000000001011101111000100100000000
000000001110000000000110000011101101000000010100000000
000000000000000000000100001111101100000010100100000000
110000000000001000000010001111011001100000000000000000
000000000000000001000000000111111000000000000010100000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000001000000100110000000
000000000000000000000010100000001110000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
111000000000000000000000000000000000000000100100000001
100000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000011000110110000011100000100000100000000
000000000000000000000110010000000000000000000000000010
000000000000000011000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101100011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100110100000000000000000000100000000
000000000000000000100100001011000000000010000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000001000000000
000000000000000101000011010000001000000000000000001000
000000000000001101000010100001111010001100111000000000
000000000000000001000000000000001011110011000000000000
000000000000000000000000000001101000110011000000000000
000000000000000000000011011001000000001100110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 5 17
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.io_tile 7 17
100000000000000000
011000000000000001
010000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000010000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000011000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_$glb_clk
.sym 8 r_counter_$glb_clk
.sym 39 w_rx_24_fifo_data[12]
.sym 41 w_rx_24_fifo_data[10]
.sym 135 i_smi_a2$SB_IO_IN
.sym 145 i_smi_a2$SB_IO_IN
.sym 185 w_rx_24_fifo_data[23]
.sym 291 w_rx_09_fifo_data[16]
.sym 292 w_rx_09_fifo_data[14]
.sym 293 w_rx_09_fifo_data[24]
.sym 294 w_rx_09_fifo_data[18]
.sym 296 w_rx_09_fifo_data[20]
.sym 297 w_rx_09_fifo_data[26]
.sym 298 w_rx_09_fifo_data[22]
.sym 405 w_rx_09_fifo_data[17]
.sym 406 w_rx_09_fifo_data[11]
.sym 407 w_rx_09_fifo_data[15]
.sym 408 w_rx_09_fifo_data[9]
.sym 409 w_rx_09_fifo_data[27]
.sym 410 w_rx_09_fifo_data[13]
.sym 411 w_rx_09_fifo_data[7]
.sym 412 w_rx_09_fifo_data[29]
.sym 425 w_rx_24_fifo_data[29]
.sym 446 w_rx_09_fifo_data[26]
.sym 482 $PACKER_VCC_NET
.sym 485 lvds_clock
.sym 486 $PACKER_VCC_NET
.sym 519 w_rx_09_fifo_data[3]
.sym 520 w_rx_09_fifo_data[6]
.sym 521 w_rx_09_fifo_data[2]
.sym 522 w_rx_09_fifo_data[5]
.sym 523 w_rx_09_fifo_data[4]
.sym 524 w_rx_09_fifo_data[28]
.sym 525 w_rx_09_fifo_data[31]
.sym 526 w_rx_09_fifo_data[30]
.sym 547 $PACKER_VCC_NET
.sym 562 w_rx_09_fifo_data[29]
.sym 601 i_smi_a2$SB_IO_IN
.sym 636 w_rx_24_fifo_data[27]
.sym 641 smi_ctrl_ins.soe_and_reset
.sym 668 w_rx_09_fifo_data[5]
.sym 669 w_rx_09_fifo_pull
.sym 670 w_rx_09_fifo_data[4]
.sym 746 rx_09_fifo.wr_addr[4]
.sym 747 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 749 rx_09_fifo.wr_addr[3]
.sym 750 rx_09_fifo.wr_addr[2]
.sym 751 rx_09_fifo.wr_addr[0]
.sym 752 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 753 rx_09_fifo.wr_addr[6]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 861 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 862 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 863 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 864 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 865 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 866 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 867 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 893 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 895 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 897 rx_09_fifo.wr_addr[2]
.sym 899 rx_09_fifo.wr_addr[0]
.sym 903 rx_09_fifo.wr_addr[6]
.sym 904 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 919 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 935 rx_09_fifo.wr_addr[4]
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 968 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 974 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 975 rx_09_fifo.wr_addr[7]
.sym 976 rx_09_fifo.wr_addr[5]
.sym 977 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 978 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 979 rx_09_fifo.wr_addr[8]
.sym 980 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 981 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 1043 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 1056 i_smi_a2$SB_IO_IN
.sym 1088 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 1089 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 1090 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 1091 w_rx_09_fifo_data[0]
.sym 1092 w_rx_09_fifo_data[1]
.sym 1093 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[1]
.sym 1094 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 1095 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 1127 rx_09_fifo.wr_addr[8]
.sym 1136 rx_09_fifo.wr_addr[7]
.sym 1167 rx_09_fifo.wr_addr[5]
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1202 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 1203 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 1204 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 1206 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 1207 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 1208 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 1209 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 1212 w_rx_09_fifo_push
.sym 1222 rx_09_fifo.wr_addr_gray[6]
.sym 1239 w_rx_09_fifo_data[1]
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_rx_24_fifo_data[0]
.sym 1318 w_rx_24_fifo_data[1]
.sym 1357 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 1362 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1416 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 1431 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 1432 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 1433 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1434 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 1436 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1437 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1458 $PACKER_VCC_NET
.sym 1499 $PACKER_VCC_NET
.sym 1509 w_rx_24_fifo_data[1]
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1544 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 1546 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 1548 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 1549 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 1550 lvds_rx_24_inst.r_phase_count[1]
.sym 1551 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 1579 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1603 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1659 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 1660 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 1662 lvds_rx_09_inst.r_phase_count[1]
.sym 1781 $PACKER_VCC_NET
.sym 1879 w_rx_24_fifo_data[20]
.sym 1880 w_rx_24_fifo_data[13]
.sym 1881 w_rx_24_fifo_data[16]
.sym 1882 w_rx_24_fifo_data[15]
.sym 1883 w_rx_24_fifo_data[18]
.sym 1884 w_rx_24_fifo_data[14]
.sym 1885 w_rx_24_fifo_data[11]
.sym 1886 w_rx_24_fifo_data[22]
.sym 1896 w_rx_09_fifo_data[20]
.sym 1910 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1971 w_rx_24_fifo_data[10]
.sym 1987 w_rx_24_fifo_data[8]
.sym 1994 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2002 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2004 w_rx_24_fifo_data[10]
.sym 2014 w_rx_24_fifo_data[8]
.sym 2016 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2048 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2049 lvds_clock_$glb_clk
.sym 2050 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2063 w_rx_24_fifo_data[21]
.sym 2064 w_rx_24_fifo_data[17]
.sym 2065 w_rx_24_fifo_data[8]
.sym 2067 w_rx_24_fifo_data[19]
.sym 2069 w_rx_24_fifo_data[23]
.sym 2070 w_rx_24_fifo_data[24]
.sym 2074 w_rx_24_fifo_data[0]
.sym 2075 w_rx_24_fifo_data[12]
.sym 2076 rx_24_fifo.wr_addr[1]
.sym 2080 w_rx_24_fifo_data[22]
.sym 2081 w_rx_24_fifo_data[10]
.sym 2094 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2106 w_rx_24_fifo_data[9]
.sym 2128 w_rx_24_fifo_data[25]
.sym 2234 w_rx_24_fifo_data[2]
.sym 2235 w_rx_24_fifo_data[9]
.sym 2236 w_rx_24_fifo_data[5]
.sym 2237 w_rx_24_fifo_data[25]
.sym 2238 w_rx_24_fifo_data[3]
.sym 2239 w_rx_24_fifo_data[6]
.sym 2240 w_rx_24_fifo_data[4]
.sym 2241 w_rx_24_fifo_data[7]
.sym 2245 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 2248 rx_24_fifo.rd_addr[5]
.sym 2252 $PACKER_VCC_NET
.sym 2255 w_rx_24_fifo_data[17]
.sym 2261 w_rx_09_fifo_data[22]
.sym 2263 w_rx_09_fifo_data[16]
.sym 2265 w_rx_09_fifo_data[14]
.sym 2266 w_rx_24_fifo_data[0]
.sym 2269 w_rx_09_fifo_data[18]
.sym 2276 w_rx_09_fifo_data[11]
.sym 2369 w_rx_09_fifo_data[23]
.sym 2370 w_rx_09_fifo_data[25]
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 2372 w_rx_09_fifo_data[10]
.sym 2373 w_rx_09_fifo_data[12]
.sym 2374 w_rx_09_fifo_data[19]
.sym 2375 w_rx_09_fifo_data[8]
.sym 2376 w_rx_09_fifo_data[21]
.sym 2377 w_rx_24_fifo_data[1]
.sym 2380 w_rx_24_fifo_data[1]
.sym 2382 rx_24_fifo.wr_addr[0]
.sym 2383 w_rx_24_fifo_push
.sym 2384 w_rx_24_fifo_data[0]
.sym 2386 rx_24_fifo.wr_addr[3]
.sym 2395 w_rx_09_fifo_data[6]
.sym 2397 smi_ctrl_ins.int_cnt_24[4]
.sym 2398 w_rx_09_fifo_data[17]
.sym 2400 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2402 w_rx_09_fifo_data[15]
.sym 2403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 2404 w_rx_09_fifo_data[9]
.sym 2412 w_rx_24_fifo_data[0]
.sym 2413 w_rx_09_fifo_data[26]
.sym 2414 w_rx_09_fifo_data[1]
.sym 2425 w_rx_09_fifo_data[18]
.sym 2430 w_rx_09_fifo_data[16]
.sym 2431 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2439 w_rx_09_fifo_data[14]
.sym 2442 w_rx_09_fifo_data[12]
.sym 2443 w_rx_09_fifo_data[20]
.sym 2448 w_rx_09_fifo_data[24]
.sym 2453 w_rx_09_fifo_data[22]
.sym 2455 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2458 w_rx_09_fifo_data[14]
.sym 2462 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2464 w_rx_09_fifo_data[12]
.sym 2467 w_rx_09_fifo_data[22]
.sym 2469 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2475 w_rx_09_fifo_data[16]
.sym 2476 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2485 w_rx_09_fifo_data[18]
.sym 2488 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2491 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2492 w_rx_09_fifo_data[24]
.sym 2497 w_rx_09_fifo_data[20]
.sym 2498 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2501 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2504 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 2505 w_smi_data_output[7]
.sym 2506 w_rx_09_fifo_data[13]
.sym 2507 w_smi_data_output[3]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 2517 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2519 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2523 $PACKER_VCC_NET
.sym 2525 smi_ctrl_ins.int_cnt_24[4]
.sym 2527 smi_ctrl_ins.int_cnt_24[3]
.sym 2529 w_rx_09_fifo_data[24]
.sym 2530 w_rx_09_fifo_data[0]
.sym 2531 w_rx_09_fifo_data[30]
.sym 2535 w_rx_09_fifo_data[6]
.sym 2537 w_rx_09_fifo_data[2]
.sym 2540 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2550 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2558 w_rx_09_fifo_data[11]
.sym 2559 w_rx_09_fifo_data[15]
.sym 2566 w_rx_09_fifo_data[25]
.sym 2568 w_rx_09_fifo_data[5]
.sym 2569 w_rx_09_fifo_data[27]
.sym 2577 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2584 w_rx_09_fifo_data[9]
.sym 2586 w_rx_09_fifo_data[13]
.sym 2587 w_rx_09_fifo_data[7]
.sym 2590 w_rx_09_fifo_data[15]
.sym 2592 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2597 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2599 w_rx_09_fifo_data[9]
.sym 2602 w_rx_09_fifo_data[13]
.sym 2604 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2609 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2610 w_rx_09_fifo_data[7]
.sym 2614 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2616 w_rx_09_fifo_data[25]
.sym 2620 w_rx_09_fifo_data[11]
.sym 2621 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2626 w_rx_09_fifo_data[5]
.sym 2628 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2632 w_rx_09_fifo_data[27]
.sym 2635 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2636 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2639 smi_ctrl_ins.r_fifo_09_pull_1
.sym 2640 w_rx_09_fifo_data[28]
.sym 2641 w_rx_09_fifo_pull
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 2643 smi_ctrl_ins.r_fifo_09_pull
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2649 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2652 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 2653 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 2657 rx_09_fifo.wr_addr[3]
.sym 2661 rx_09_fifo.wr_addr[6]
.sym 2662 smi_ctrl_ins.int_cnt_09[3]
.sym 2663 rx_24_fifo.rd_addr_gray_wr[4]
.sym 2665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 2667 w_rx_09_fifo_data[31]
.sym 2668 w_rx_09_fifo_data[27]
.sym 2669 w_rx_24_fifo_data[25]
.sym 2671 w_rx_09_fifo_data[3]
.sym 2672 w_rx_09_fifo_data[7]
.sym 2674 w_rx_24_fifo_data[27]
.sym 2675 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 2677 rx_09_fifo.wr_addr[6]
.sym 2685 rx_09_fifo.wr_addr[3]
.sym 2694 w_rx_09_fifo_data[2]
.sym 2696 w_rx_09_fifo_data[26]
.sym 2705 w_rx_09_fifo_data[1]
.sym 2707 w_rx_09_fifo_data[29]
.sym 2708 w_rx_09_fifo_data[3]
.sym 2709 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2713 w_rx_09_fifo_data[28]
.sym 2714 w_rx_09_fifo_data[0]
.sym 2720 w_rx_09_fifo_data[4]
.sym 2726 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2727 w_rx_09_fifo_data[1]
.sym 2731 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2733 w_rx_09_fifo_data[4]
.sym 2738 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2739 w_rx_09_fifo_data[0]
.sym 2743 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2744 w_rx_09_fifo_data[3]
.sym 2749 w_rx_09_fifo_data[2]
.sym 2752 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2757 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2758 w_rx_09_fifo_data[26]
.sym 2762 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2763 w_rx_09_fifo_data[29]
.sym 2767 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2769 w_rx_09_fifo_data[28]
.sym 2771 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2774 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2776 w_rx_09_fifo_pull
.sym 2777 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2779 rx_09_fifo.rd_addr_gray_wr[3]
.sym 2780 rx_24_fifo.rd_addr_gray_wr[4]
.sym 2781 rx_09_fifo.rd_addr_gray_wr[4]
.sym 2787 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 2790 rx_09_fifo.rd_addr[5]
.sym 2792 i_glob_clock$SB_IO_IN
.sym 2793 rx_09_fifo.rd_addr[0]
.sym 2795 w_rx_09_fifo_data[11]
.sym 2796 w_rx_09_fifo_empty
.sym 2797 w_rx_09_fifo_pull
.sym 2798 w_rx_09_fifo_data[18]
.sym 2799 w_rx_09_fifo_data[16]
.sym 2800 rx_09_fifo.wr_addr[5]
.sym 2801 rx_09_fifo.wr_addr[8]
.sym 2802 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 2803 rx_09_fifo.wr_addr[4]
.sym 2804 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 2806 w_rx_24_fifo_data[0]
.sym 2809 w_rx_09_fifo_data[22]
.sym 2853 w_rx_24_fifo_data[25]
.sym 2858 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2879 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2880 w_rx_24_fifo_data[25]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2907 lvds_clock_$glb_clk
.sym 2908 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2910 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 2911 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 2914 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 2915 rx_09_fifo.rd_addr_gray[4]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2922 smi_ctrl_ins.int_cnt_09[4]
.sym 2924 rx_09_fifo.wr_addr[6]
.sym 2930 smi_ctrl_ins.int_cnt_09[3]
.sym 2931 rx_09_fifo.rd_addr_gray[3]
.sym 2935 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 2939 w_rx_09_fifo_data[17]
.sym 2944 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2946 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 2951 rx_09_fifo.wr_addr[0]
.sym 2952 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 2953 rx_09_fifo.wr_addr[5]
.sym 2954 w_rx_09_fifo_data[1]
.sym 2955 rx_09_fifo.wr_addr[6]
.sym 2963 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 2964 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 2965 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 2966 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 2973 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 2975 rx_09_fifo.wr_addr[0]
.sym 2976 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 2984 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 2990 rx_09_fifo.wr_addr[2]
.sym 2995 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 3001 rx_09_fifo.wr_addr[2]
.sym 3002 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3015 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 3021 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 3026 rx_09_fifo.wr_addr[0]
.sym 3032 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3037 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 3041 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 3042 lvds_clock_$glb_clk
.sym 3043 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3046 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 3047 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 3048 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3049 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3050 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 3051 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 3059 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 3060 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3064 rx_09_fifo.rd_addr[8]
.sym 3068 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3071 rx_09_fifo.wr_addr[3]
.sym 3072 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 3073 w_rx_09_fifo_data[2]
.sym 3074 w_rx_09_fifo_data[0]
.sym 3075 rx_09_fifo.wr_addr[7]
.sym 3076 w_rx_09_fifo_data[6]
.sym 3077 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 3078 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3079 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 3080 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 3081 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3082 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 3083 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3089 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3091 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3097 rx_09_fifo.wr_addr[4]
.sym 3100 rx_09_fifo.wr_addr[3]
.sym 3103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3106 rx_09_fifo.wr_addr[7]
.sym 3107 rx_09_fifo.wr_addr[5]
.sym 3109 rx_09_fifo.wr_addr[2]
.sym 3110 rx_09_fifo.wr_addr[0]
.sym 3112 rx_09_fifo.wr_addr[6]
.sym 3129 $nextpnr_ICESTORM_LC_2$O
.sym 3132 rx_09_fifo.wr_addr[0]
.sym 3135 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3137 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3139 rx_09_fifo.wr_addr[0]
.sym 3141 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3143 rx_09_fifo.wr_addr[2]
.sym 3145 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3147 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3150 rx_09_fifo.wr_addr[3]
.sym 3151 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3153 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3156 rx_09_fifo.wr_addr[4]
.sym 3157 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3159 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3162 rx_09_fifo.wr_addr[5]
.sym 3163 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3165 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3168 rx_09_fifo.wr_addr[6]
.sym 3169 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3171 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3173 rx_09_fifo.wr_addr[7]
.sym 3175 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3179 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 3180 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3181 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_I3[1]
.sym 3182 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[3]
.sym 3183 w_rx_09_fifo_full
.sym 3184 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[0]
.sym 3185 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 3186 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[2]
.sym 3188 w_rx_09_fifo_data[20]
.sym 3192 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3195 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3196 rx_09_fifo.wr_addr[6]
.sym 3198 rx_09_fifo.wr_addr[3]
.sym 3204 w_rx_09_fifo_data[3]
.sym 3205 rx_09_fifo.wr_addr[8]
.sym 3206 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3208 w_rx_09_fifo_data[7]
.sym 3209 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 3221 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3223 i_rst_b$SB_IO_IN
.sym 3224 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3227 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3232 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 3235 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 3236 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 3238 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 3243 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 3245 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 3247 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 3253 rx_09_fifo.wr_addr[8]
.sym 3266 rx_09_fifo.wr_addr[8]
.sym 3268 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3274 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 3279 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 3284 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 3286 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 3290 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 3291 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 3296 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 3301 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 3303 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 3308 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 3310 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 3311 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 3312 lvds_clock_$glb_clk
.sym 3313 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3314 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3315 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3316 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3317 rx_09_fifo.wr_addr_gray[5]
.sym 3318 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3319 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3320 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3321 rx_09_fifo.wr_addr_gray[6]
.sym 3326 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 3332 rx_09_fifo.rd_addr[0]
.sym 3335 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3338 w_rx_24_fifo_data[0]
.sym 3339 rx_09_fifo.wr_addr[5]
.sym 3340 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 3343 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3344 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3345 rx_09_fifo.wr_addr[8]
.sym 3346 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 3349 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 3367 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3368 w_lvds_rx_09_d0
.sym 3371 w_lvds_rx_09_d1
.sym 3372 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3373 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 3374 rx_09_fifo.wr_addr[0]
.sym 3379 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 3381 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3382 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3384 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3386 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3388 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 3390 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3394 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3396 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 3397 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 3398 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3401 rx_09_fifo.wr_addr[0]
.sym 3403 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3406 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3407 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 3408 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3414 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3415 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 3418 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3419 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3420 w_lvds_rx_09_d0
.sym 3426 w_lvds_rx_09_d1
.sym 3430 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3431 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3432 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 3433 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3436 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3437 rx_09_fifo.wr_addr[0]
.sym 3442 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 3445 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 3446 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3449 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 3452 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 3454 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 3456 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 3466 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 3467 w_rx_09_fifo_pulled_data[6]
.sym 3469 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 3472 rx_09_fifo.wr_addr[5]
.sym 3475 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3479 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3481 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3490 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3502 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3503 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 3504 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3507 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3508 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3514 i_rst_b$SB_IO_IN
.sym 3518 w_lvds_rx_09_d1
.sym 3519 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3520 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3523 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3527 w_lvds_rx_09_d0
.sym 3535 w_lvds_rx_09_d1
.sym 3537 w_lvds_rx_09_d0
.sym 3541 i_rst_b$SB_IO_IN
.sym 3542 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3543 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3544 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3547 w_lvds_rx_09_d1
.sym 3549 w_lvds_rx_09_d0
.sym 3559 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3560 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3561 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3562 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3566 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3567 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3568 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3571 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3573 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3574 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3577 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 3579 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 3581 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3584 rx_09_fifo.wr_addr_gray[3]
.sym 3585 rx_09_fifo.wr_addr_gray[1]
.sym 3587 rx_09_fifo.wr_addr_gray[4]
.sym 3589 rx_09_fifo.wr_addr_gray[2]
.sym 3590 rx_09_fifo.wr_addr_gray[7]
.sym 3591 rx_09_fifo.wr_addr_gray[0]
.sym 3597 rx_09_fifo.rd_addr_gray_wr[2]
.sym 3600 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3601 rx_09_fifo.rd_addr_gray_wr[0]
.sym 3605 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3606 rx_09_fifo.rd_addr[0]
.sym 3612 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3613 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3615 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3617 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3641 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3642 w_lvds_rx_24_d0
.sym 3649 w_lvds_rx_24_d1
.sym 3659 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3670 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3671 w_lvds_rx_24_d0
.sym 3672 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3685 w_lvds_rx_24_d1
.sym 3716 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3717 lvds_clock_$glb_clk
.sym 3719 rx_09_fifo.wr_addr_gray_rd[0]
.sym 3720 rx_09_fifo.wr_addr_gray_rd[2]
.sym 3721 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3722 rx_09_fifo.wr_addr_gray_rd[4]
.sym 3737 $PACKER_VCC_NET
.sym 3745 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3755 i_rst_b$SB_IO_IN
.sym 3764 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3781 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3782 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3783 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3784 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3789 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3791 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3792 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3795 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3797 w_lvds_rx_24_d0
.sym 3799 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3800 w_lvds_rx_24_d1
.sym 3801 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3803 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3805 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3806 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3807 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3808 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3811 w_lvds_rx_24_d1
.sym 3814 w_lvds_rx_24_d0
.sym 3817 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3818 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 3819 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3820 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3823 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3825 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3826 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3829 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3830 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3832 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3841 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3842 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3843 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3844 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3848 w_lvds_rx_24_d0
.sym 3849 w_lvds_rx_24_d1
.sym 3851 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3852 lvds_clock_$glb_clk
.sym 3853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3855 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3856 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3857 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3858 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 3859 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3860 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3861 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 3869 rx_09_fifo.wr_addr_gray_rd[4]
.sym 3874 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3876 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3878 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3908 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3909 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3917 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3919 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 3920 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3921 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3923 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3925 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3927 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 3930 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 3937 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3942 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 3952 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 3953 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3954 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3955 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 3964 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3965 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 3966 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3967 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3970 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3971 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3972 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3973 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3979 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3982 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3983 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 3984 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3985 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3986 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3987 lvds_clock_$glb_clk
.sym 3988 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4006 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 4021 o_shdn_tx_lna$SB_IO_OUT
.sym 4042 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 4044 $PACKER_VCC_NET
.sym 4046 lvds_rx_09_inst.r_phase_count[1]
.sym 4047 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 4049 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 4052 $PACKER_VCC_NET
.sym 4055 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 4074 $nextpnr_ICESTORM_LC_3$O
.sym 4077 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 4080 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 4082 lvds_rx_09_inst.r_phase_count[1]
.sym 4083 $PACKER_VCC_NET
.sym 4084 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 4087 $PACKER_VCC_NET
.sym 4088 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 4090 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 4100 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4207 i_rst_b$SB_IO_IN
.sym 4237 w_rx_24_fifo_pulled_data[8]
.sym 4239 w_rx_24_fifo_pulled_data[12]
.sym 4241 w_rx_24_fifo_pulled_data[10]
.sym 4243 w_rx_24_fifo_pulled_data[14]
.sym 4261 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 4279 w_rx_24_fifo_data[12]
.sym 4280 w_rx_24_fifo_data[13]
.sym 4283 w_rx_24_fifo_data[18]
.sym 4287 w_rx_24_fifo_data[20]
.sym 4289 w_rx_24_fifo_data[16]
.sym 4293 w_rx_24_fifo_data[11]
.sym 4294 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4297 w_rx_24_fifo_data[9]
.sym 4308 w_rx_24_fifo_data[14]
.sym 4312 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4314 w_rx_24_fifo_data[18]
.sym 4318 w_rx_24_fifo_data[11]
.sym 4321 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4324 w_rx_24_fifo_data[14]
.sym 4326 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4330 w_rx_24_fifo_data[13]
.sym 4331 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4338 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4339 w_rx_24_fifo_data[16]
.sym 4343 w_rx_24_fifo_data[12]
.sym 4345 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4348 w_rx_24_fifo_data[9]
.sym 4350 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4354 w_rx_24_fifo_data[20]
.sym 4357 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4358 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4360 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4365 w_rx_24_fifo_pulled_data[9]
.sym 4367 w_rx_24_fifo_pulled_data[13]
.sym 4369 w_rx_24_fifo_pulled_data[11]
.sym 4371 w_rx_24_fifo_pulled_data[15]
.sym 4377 w_rx_24_fifo_data[20]
.sym 4379 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 4383 w_rx_24_fifo_data[16]
.sym 4385 rx_24_fifo.wr_addr[4]
.sym 4386 w_rx_24_fifo_push
.sym 4387 w_rx_24_fifo_data[18]
.sym 4388 $PACKER_VCC_NET
.sym 4394 w_smi_data_output[6]
.sym 4403 rx_24_fifo.wr_addr[7]
.sym 4408 w_rx_24_fifo_data[24]
.sym 4418 w_rx_24_fifo_data[13]
.sym 4420 w_rx_24_fifo_pulled_data[11]
.sym 4421 w_rx_09_fifo_data[25]
.sym 4426 w_rx_24_fifo_data[24]
.sym 4431 w_rx_24_fifo_data[25]
.sym 4448 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4449 w_rx_24_fifo_data[22]
.sym 4453 w_rx_24_fifo_data[15]
.sym 4455 w_rx_24_fifo_data[6]
.sym 4458 w_rx_24_fifo_data[21]
.sym 4459 w_rx_24_fifo_data[17]
.sym 4462 w_rx_24_fifo_data[19]
.sym 4475 w_rx_24_fifo_data[19]
.sym 4477 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4482 w_rx_24_fifo_data[15]
.sym 4484 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4487 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4489 w_rx_24_fifo_data[6]
.sym 4499 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4500 w_rx_24_fifo_data[17]
.sym 4511 w_rx_24_fifo_data[21]
.sym 4513 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4518 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4519 w_rx_24_fifo_data[22]
.sym 4521 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4524 w_rx_24_fifo_pulled_data[0]
.sym 4526 w_rx_24_fifo_pulled_data[4]
.sym 4528 w_rx_24_fifo_pulled_data[2]
.sym 4530 w_rx_24_fifo_pulled_data[6]
.sym 4532 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4534 rx_09_fifo.rd_addr_gray_wr[4]
.sym 4536 w_rx_24_fifo_data[21]
.sym 4539 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 4540 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4544 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4545 rx_24_fifo.wr_addr[1]
.sym 4546 w_rx_24_fifo_data[19]
.sym 4552 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 4553 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 4554 w_smi_data_output[3]
.sym 4556 w_rx_24_fifo_pulled_data[15]
.sym 4557 rx_24_fifo.wr_addr[8]
.sym 4559 rx_24_fifo.rd_addr[8]
.sym 4565 w_rx_24_fifo_data[2]
.sym 4569 w_rx_24_fifo_data[3]
.sym 4576 w_rx_24_fifo_data[1]
.sym 4579 w_rx_24_fifo_data[23]
.sym 4582 w_rx_24_fifo_data[0]
.sym 4584 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4587 w_rx_24_fifo_data[4]
.sym 4591 w_rx_24_fifo_data[5]
.sym 4596 w_rx_24_fifo_data[7]
.sym 4599 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4601 w_rx_24_fifo_data[0]
.sym 4605 w_rx_24_fifo_data[7]
.sym 4606 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4611 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4612 w_rx_24_fifo_data[3]
.sym 4616 w_rx_24_fifo_data[23]
.sym 4618 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4624 w_rx_24_fifo_data[1]
.sym 4625 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4630 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4631 w_rx_24_fifo_data[4]
.sym 4634 w_rx_24_fifo_data[2]
.sym 4637 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4640 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 4642 w_rx_24_fifo_data[5]
.sym 4644 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4646 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4647 w_rx_24_fifo_pulled_data[1]
.sym 4649 w_rx_24_fifo_pulled_data[5]
.sym 4651 w_rx_24_fifo_pulled_data[3]
.sym 4653 w_rx_24_fifo_pulled_data[7]
.sym 4660 rx_24_fifo.wr_addr[4]
.sym 4670 rx_24_fifo.wr_addr[7]
.sym 4672 w_smi_data_output[6]
.sym 4673 w_rx_09_fifo_data[19]
.sym 4674 w_rx_24_fifo_pull
.sym 4676 rx_09_fifo.wr_addr[7]
.sym 4677 w_rx_09_fifo_data[21]
.sym 4678 i_rst_b$SB_IO_IN
.sym 4679 w_rx_09_fifo_data[23]
.sym 4682 smi_ctrl_ins.int_cnt_24[3]
.sym 4691 w_rx_09_fifo_data[10]
.sym 4692 smi_ctrl_ins.int_cnt_24[3]
.sym 4696 w_rx_24_fifo_pulled_data[11]
.sym 4698 smi_ctrl_ins.int_cnt_24[4]
.sym 4700 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4704 w_rx_09_fifo_data[23]
.sym 4707 w_rx_09_fifo_data[6]
.sym 4708 w_rx_24_fifo_pulled_data[3]
.sym 4710 w_rx_09_fifo_data[8]
.sym 4712 w_rx_09_fifo_data[17]
.sym 4717 w_rx_09_fifo_data[19]
.sym 4719 w_rx_09_fifo_data[21]
.sym 4723 w_rx_09_fifo_data[21]
.sym 4724 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4728 w_rx_09_fifo_data[23]
.sym 4729 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4733 smi_ctrl_ins.int_cnt_24[3]
.sym 4734 w_rx_24_fifo_pulled_data[11]
.sym 4735 w_rx_24_fifo_pulled_data[3]
.sym 4736 smi_ctrl_ins.int_cnt_24[4]
.sym 4741 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4742 w_rx_09_fifo_data[8]
.sym 4746 w_rx_09_fifo_data[10]
.sym 4748 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4751 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4753 w_rx_09_fifo_data[17]
.sym 4758 w_rx_09_fifo_data[6]
.sym 4760 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4763 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4764 w_rx_09_fifo_data[19]
.sym 4767 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4769 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4770 w_rx_09_fifo_pulled_data[8]
.sym 4772 w_rx_09_fifo_pulled_data[12]
.sym 4774 w_rx_09_fifo_pulled_data[10]
.sym 4776 w_rx_09_fifo_pulled_data[14]
.sym 4782 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4784 w_rx_24_fifo_data[27]
.sym 4786 w_rx_24_fifo_data[28]
.sym 4788 w_rx_24_fifo_data[31]
.sym 4790 rx_24_fifo.rd_addr_gray_wr[4]
.sym 4792 w_rx_24_fifo_data[26]
.sym 4794 w_rx_09_fifo_pulled_data[23]
.sym 4797 smi_ctrl_ins.int_cnt_09[4]
.sym 4802 smi_ctrl_ins.int_cnt_09[4]
.sym 4803 w_rx_09_fifo_pull
.sym 4804 w_rx_09_fifo_push
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 i_smi_a3$SB_IO_IN
.sym 4813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4817 w_rx_24_fifo_pulled_data[7]
.sym 4818 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4819 smi_ctrl_ins.int_cnt_24[4]
.sym 4820 smi_ctrl_ins.soe_and_reset
.sym 4821 smi_ctrl_ins.int_cnt_09[4]
.sym 4822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 4823 smi_ctrl_ins.int_cnt_09[3]
.sym 4824 w_rx_09_fifo_data[13]
.sym 4825 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4828 w_rx_24_fifo_pulled_data[15]
.sym 4829 i_smi_a3$SB_IO_IN
.sym 4834 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 4838 i_rst_b$SB_IO_IN
.sym 4842 smi_ctrl_ins.int_cnt_24[3]
.sym 4845 smi_ctrl_ins.int_cnt_09[4]
.sym 4847 smi_ctrl_ins.int_cnt_09[3]
.sym 4850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 4851 i_smi_a3$SB_IO_IN
.sym 4852 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 4856 w_rx_09_fifo_data[13]
.sym 4862 i_smi_a3$SB_IO_IN
.sym 4863 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4865 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4886 smi_ctrl_ins.int_cnt_24[4]
.sym 4887 smi_ctrl_ins.int_cnt_24[3]
.sym 4888 w_rx_24_fifo_pulled_data[15]
.sym 4889 w_rx_24_fifo_pulled_data[7]
.sym 4890 i_rst_b$SB_IO_IN
.sym 4891 smi_ctrl_ins.soe_and_reset
.sym 4893 w_rx_09_fifo_pulled_data[9]
.sym 4895 w_rx_09_fifo_pulled_data[13]
.sym 4897 w_rx_09_fifo_pulled_data[11]
.sym 4899 w_rx_09_fifo_pulled_data[15]
.sym 4906 smi_ctrl_ins.soe_and_reset
.sym 4909 w_smi_data_output[7]
.sym 4910 rx_09_fifo.wr_addr[5]
.sym 4913 w_rx_09_fifo_data[14]
.sym 4914 rx_09_fifo.wr_addr[8]
.sym 4915 rx_24_fifo.rd_addr[5]
.sym 4916 rx_09_fifo.wr_addr[4]
.sym 4917 $PACKER_VCC_NET
.sym 4918 rx_09_fifo.wr_addr[2]
.sym 4919 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 4920 rx_09_fifo.wr_addr[0]
.sym 4922 $PACKER_VCC_NET
.sym 4924 rx_09_fifo.wr_addr[2]
.sym 4925 w_rx_09_fifo_data[26]
.sym 4926 w_rx_09_fifo_pulled_data[3]
.sym 4927 w_rx_09_fifo_data[25]
.sym 4928 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 4934 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 4938 smi_ctrl_ins.r_fifo_09_pull
.sym 4939 w_rx_09_fifo_empty
.sym 4942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4943 i_glob_clock$SB_IO_IN
.sym 4946 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4947 w_rx_09_fifo_data[28]
.sym 4950 w_rx_09_fifo_pulled_data[3]
.sym 4954 w_rx_09_fifo_pulled_data[11]
.sym 4956 w_rx_09_fifo_pulled_data[15]
.sym 4958 smi_ctrl_ins.r_fifo_09_pull_1
.sym 4959 w_rx_09_fifo_pulled_data[7]
.sym 4962 smi_ctrl_ins.int_cnt_09[4]
.sym 4969 smi_ctrl_ins.r_fifo_09_pull
.sym 4976 w_rx_09_fifo_data[28]
.sym 4979 smi_ctrl_ins.r_fifo_09_pull
.sym 4980 w_rx_09_fifo_empty
.sym 4982 smi_ctrl_ins.r_fifo_09_pull_1
.sym 4985 smi_ctrl_ins.int_cnt_09[4]
.sym 4986 w_rx_09_fifo_pulled_data[7]
.sym 4987 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4988 w_rx_09_fifo_pulled_data[15]
.sym 4993 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 5009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5010 w_rx_09_fifo_pulled_data[11]
.sym 5011 smi_ctrl_ins.int_cnt_09[4]
.sym 5012 w_rx_09_fifo_pulled_data[3]
.sym 5014 i_glob_clock$SB_IO_IN
.sym 5015 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5016 w_rx_09_fifo_pulled_data[24]
.sym 5018 w_rx_09_fifo_pulled_data[28]
.sym 5020 w_rx_09_fifo_pulled_data[26]
.sym 5022 w_rx_09_fifo_pulled_data[30]
.sym 5028 smi_ctrl_ins.int_cnt_24[4]
.sym 5031 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5032 w_rx_09_fifo_data[15]
.sym 5034 w_rx_09_fifo_data[9]
.sym 5040 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 5041 w_rx_09_fifo_pull
.sym 5042 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 5044 rx_24_fifo.rd_addr_gray[4]
.sym 5045 w_rx_09_fifo_pulled_data[7]
.sym 5047 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 5050 w_rx_09_fifo_data[29]
.sym 5059 w_rx_09_fifo_pull
.sym 5062 rx_09_fifo.rd_addr_gray[3]
.sym 5063 rx_09_fifo.rd_addr_gray[4]
.sym 5066 w_rx_09_fifo_pulled_data[23]
.sym 5067 smi_ctrl_ins.int_cnt_09[3]
.sym 5069 smi_ctrl_ins.int_cnt_09[4]
.sym 5070 rx_24_fifo.rd_addr_gray[4]
.sym 5077 w_rx_09_fifo_pulled_data[27]
.sym 5078 rx_09_fifo.rd_addr_gray_wr[3]
.sym 5079 w_rx_09_fifo_pulled_data[31]
.sym 5086 w_rx_09_fifo_pulled_data[19]
.sym 5090 w_rx_09_fifo_pulled_data[31]
.sym 5091 smi_ctrl_ins.int_cnt_09[3]
.sym 5092 w_rx_09_fifo_pulled_data[23]
.sym 5093 smi_ctrl_ins.int_cnt_09[4]
.sym 5102 w_rx_09_fifo_pull
.sym 5110 rx_09_fifo.rd_addr_gray_wr[3]
.sym 5114 w_rx_09_fifo_pulled_data[19]
.sym 5115 smi_ctrl_ins.int_cnt_09[3]
.sym 5116 w_rx_09_fifo_pulled_data[27]
.sym 5117 smi_ctrl_ins.int_cnt_09[4]
.sym 5120 rx_09_fifo.rd_addr_gray[3]
.sym 5126 rx_24_fifo.rd_addr_gray[4]
.sym 5135 rx_09_fifo.rd_addr_gray[4]
.sym 5137 lvds_clock_$glb_clk
.sym 5139 w_rx_09_fifo_pulled_data[25]
.sym 5141 w_rx_09_fifo_pulled_data[29]
.sym 5143 w_rx_09_fifo_pulled_data[27]
.sym 5145 w_rx_09_fifo_pulled_data[31]
.sym 5151 w_rx_09_fifo_data[24]
.sym 5155 w_rx_09_fifo_data[30]
.sym 5160 rx_09_fifo.wr_addr[3]
.sym 5162 smi_ctrl_ins.soe_and_reset
.sym 5163 i_smi_a3$SB_IO_IN
.sym 5164 w_rx_09_fifo_data[4]
.sym 5165 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 5166 rx_09_fifo.wr_addr[8]
.sym 5168 rx_09_fifo.wr_addr[7]
.sym 5169 w_rx_09_fifo_data[21]
.sym 5170 w_rx_09_fifo_data[19]
.sym 5171 w_rx_09_fifo_data[23]
.sym 5172 w_rx_09_fifo_pulled_data[19]
.sym 5173 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 5174 w_rx_09_fifo_pull
.sym 5180 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5182 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5186 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 5193 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5195 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 5200 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 5203 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5204 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5207 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 5208 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 5220 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5225 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 5226 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 5227 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 5228 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5238 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5239 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5246 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 5249 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5251 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5259 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 5260 r_counter_$glb_clk
.sym 5261 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5262 w_rx_09_fifo_pulled_data[16]
.sym 5264 w_rx_09_fifo_pulled_data[20]
.sym 5266 w_rx_09_fifo_pulled_data[18]
.sym 5268 w_rx_09_fifo_pulled_data[22]
.sym 5275 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 5276 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 5278 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 5279 rx_09_fifo.wr_addr[8]
.sym 5280 w_rx_09_fifo_data[27]
.sym 5281 w_rx_09_fifo_data[31]
.sym 5286 w_rx_09_fifo_pulled_data[23]
.sym 5293 i_smi_a3$SB_IO_IN
.sym 5295 w_rx_09_fifo_pull
.sym 5296 w_rx_09_fifo_push
.sym 5321 rx_09_fifo.wr_addr[5]
.sym 5323 rx_09_fifo.wr_addr[2]
.sym 5324 rx_09_fifo.wr_addr[8]
.sym 5325 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5327 rx_09_fifo.wr_addr[4]
.sym 5328 rx_09_fifo.wr_addr[7]
.sym 5330 rx_09_fifo.wr_addr[3]
.sym 5334 rx_09_fifo.wr_addr[6]
.sym 5335 $nextpnr_ICESTORM_LC_8$O
.sym 5338 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5341 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5343 rx_09_fifo.wr_addr[2]
.sym 5347 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5350 rx_09_fifo.wr_addr[3]
.sym 5351 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5353 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5356 rx_09_fifo.wr_addr[4]
.sym 5357 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5359 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5362 rx_09_fifo.wr_addr[5]
.sym 5363 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5365 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5367 rx_09_fifo.wr_addr[6]
.sym 5369 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5371 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5374 rx_09_fifo.wr_addr[7]
.sym 5375 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5378 rx_09_fifo.wr_addr[8]
.sym 5381 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5385 w_rx_09_fifo_pulled_data[17]
.sym 5387 w_rx_09_fifo_pulled_data[21]
.sym 5389 w_rx_09_fifo_pulled_data[19]
.sym 5391 w_rx_09_fifo_pulled_data[23]
.sym 5397 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5398 w_rx_09_fifo_data[18]
.sym 5399 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 5401 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5403 w_rx_09_fifo_data[22]
.sym 5405 w_rx_09_fifo_data[16]
.sym 5408 $PACKER_VCC_NET
.sym 5410 rx_09_fifo.wr_addr[2]
.sym 5412 rx_09_fifo.rd_addr[5]
.sym 5414 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5415 rx_09_fifo.wr_addr[0]
.sym 5416 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5417 $PACKER_VCC_NET
.sym 5418 w_rx_09_fifo_pulled_data[3]
.sym 5419 rx_09_fifo.wr_addr[6]
.sym 5420 $PACKER_VCC_NET
.sym 5426 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 5428 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5429 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5430 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5431 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5432 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5434 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5435 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5436 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5437 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5438 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5439 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5440 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 5441 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 5443 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5444 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 5445 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[3]
.sym 5447 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[0]
.sym 5448 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 5449 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 5450 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5452 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_I3[1]
.sym 5455 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[1]
.sym 5456 w_rx_09_fifo_push
.sym 5457 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[2]
.sym 5459 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 5461 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5465 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[3]
.sym 5466 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[2]
.sym 5467 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[0]
.sym 5468 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[1]
.sym 5471 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5472 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5473 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 5474 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 5477 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5478 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5479 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5480 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 5483 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5484 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5485 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5486 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5489 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_I3[1]
.sym 5491 w_rx_09_fifo_push
.sym 5495 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 5498 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 5501 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5502 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5503 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5504 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5506 lvds_clock_$glb_clk
.sym 5507 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5508 w_rx_09_fifo_pulled_data[0]
.sym 5510 w_rx_09_fifo_pulled_data[4]
.sym 5512 w_rx_09_fifo_pulled_data[2]
.sym 5514 w_rx_09_fifo_pulled_data[6]
.sym 5525 rx_09_fifo.rd_addr[5]
.sym 5527 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5529 w_rx_09_fifo_data[17]
.sym 5530 w_rx_09_fifo_full
.sym 5531 $PACKER_VCC_NET
.sym 5532 w_rx_09_fifo_pulled_data[7]
.sym 5535 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 5537 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 5539 w_rx_09_fifo_pull
.sym 5541 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 5549 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5550 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5551 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 5552 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 5555 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 5556 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5557 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5560 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5561 w_rx_09_fifo_full
.sym 5562 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5563 w_rx_09_fifo_push
.sym 5564 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 5565 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 5567 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5568 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5569 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5571 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5572 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5573 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5576 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5577 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5578 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5580 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5582 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5583 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5584 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5585 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5588 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5589 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 5590 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5591 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5594 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 5595 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5596 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5597 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 5602 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 5606 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5608 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 5612 w_rx_09_fifo_push
.sym 5613 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 5614 w_rx_09_fifo_full
.sym 5615 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5618 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5619 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5620 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5621 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5627 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 5628 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 5629 lvds_clock_$glb_clk
.sym 5630 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5631 w_rx_09_fifo_pulled_data[1]
.sym 5633 w_rx_09_fifo_pulled_data[5]
.sym 5635 w_rx_09_fifo_pulled_data[3]
.sym 5637 w_rx_09_fifo_pulled_data[7]
.sym 5643 rx_09_fifo.wr_addr[7]
.sym 5644 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5645 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 5646 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5647 rx_09_fifo.wr_addr[3]
.sym 5648 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 5649 w_rx_09_fifo_data[2]
.sym 5650 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5651 rx_09_fifo.wr_addr_gray[5]
.sym 5652 w_rx_09_fifo_data[0]
.sym 5654 w_rx_09_fifo_data[6]
.sym 5656 rx_09_fifo.wr_addr_gray[7]
.sym 5657 w_rx_09_fifo_data[4]
.sym 5658 rx_09_fifo.wr_addr[8]
.sym 5659 i_smi_a3$SB_IO_IN
.sym 5660 i_rst_b$SB_IO_IN
.sym 5663 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 5680 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5684 rx_09_fifo.rd_addr_gray_wr[2]
.sym 5686 rx_09_fifo.rd_addr_gray_wr[0]
.sym 5693 rx_09_fifo.rd_addr_gray_wr[4]
.sym 5708 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5725 rx_09_fifo.rd_addr_gray_wr[0]
.sym 5737 rx_09_fifo.rd_addr_gray_wr[2]
.sym 5749 rx_09_fifo.rd_addr_gray_wr[4]
.sym 5752 lvds_clock_$glb_clk
.sym 5770 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5771 rx_09_fifo.rd_addr[8]
.sym 5772 w_rx_09_fifo_data[7]
.sym 5774 w_rx_09_fifo_data[3]
.sym 5776 rx_09_fifo.rd_addr_gray_wr[6]
.sym 5782 w_rx_09_fifo_data[1]
.sym 5783 rx_09_fifo.wr_addr_gray_rd[0]
.sym 5785 rx_09_fifo.wr_addr_gray_rd[2]
.sym 5796 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5797 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5802 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5806 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 5807 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5811 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 5826 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5831 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5837 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5847 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5858 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5864 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 5872 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 5875 lvds_clock_$glb_clk
.sym 5876 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5889 rx_09_fifo.wr_addr_gray[3]
.sym 5892 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 5893 rx_09_fifo.wr_addr_gray[1]
.sym 5912 $PACKER_VCC_NET
.sym 5921 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5922 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5923 rx_09_fifo.wr_addr_gray[2]
.sym 5927 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5929 rx_09_fifo.wr_addr_gray[4]
.sym 5930 i_rst_b$SB_IO_IN
.sym 5933 rx_09_fifo.wr_addr_gray[0]
.sym 5951 rx_09_fifo.wr_addr_gray[0]
.sym 5959 rx_09_fifo.wr_addr_gray[2]
.sym 5963 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 5964 i_rst_b$SB_IO_IN
.sym 5965 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5966 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5970 rx_09_fifo.wr_addr_gray[4]
.sym 5998 r_counter_$glb_clk
.sym 6017 o_shdn_tx_lna$SB_IO_OUT
.sym 6043 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6044 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6046 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6047 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6051 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 6052 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6055 lvds_rx_24_inst.r_phase_count[1]
.sym 6058 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 6061 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 6064 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 6068 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 6069 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 6072 $PACKER_VCC_NET
.sym 6073 $nextpnr_ICESTORM_LC_0$O
.sym 6075 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6079 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 6081 $PACKER_VCC_NET
.sym 6082 lvds_rx_24_inst.r_phase_count[1]
.sym 6083 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6086 $PACKER_VCC_NET
.sym 6087 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 6089 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 6092 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6098 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 6099 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 6100 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 6101 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 6104 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6105 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 6106 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 6107 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 6110 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 6111 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 6112 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 6113 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 6116 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 6117 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 6118 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6119 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6120 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6121 lvds_clock_$glb_clk
.sym 6122 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6137 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6312 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6346 rx_24_fifo.wr_addr[5]
.sym 6348 rx_24_fifo.wr_addr[2]
.sym 6350 rx_24_fifo.wr_addr[0]
.sym 6351 rx_24_fifo.wr_addr[3]
.sym 6353 rx_24_fifo.wr_addr[6]
.sym 6380 w_smi_data_output[6]
.sym 6387 rx_24_fifo.wr_addr[8]
.sym 6388 w_rx_24_fifo_push
.sym 6389 rx_24_fifo.wr_addr[4]
.sym 6390 $PACKER_VCC_NET
.sym 6391 w_rx_24_fifo_data[14]
.sym 6398 rx_24_fifo.wr_addr[2]
.sym 6399 rx_24_fifo.wr_addr[7]
.sym 6402 rx_24_fifo.wr_addr[5]
.sym 6406 rx_24_fifo.wr_addr[0]
.sym 6409 rx_24_fifo.wr_addr[6]
.sym 6410 w_rx_24_fifo_data[12]
.sym 6411 rx_24_fifo.wr_addr[1]
.sym 6412 w_rx_24_fifo_data[8]
.sym 6414 w_rx_24_fifo_data[10]
.sym 6415 rx_24_fifo.wr_addr[3]
.sym 6423 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 6424 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 6425 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 6426 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 6427 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 6428 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 6429 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 6438 rx_24_fifo.wr_addr[1]
.sym 6439 rx_24_fifo.wr_addr[2]
.sym 6441 rx_24_fifo.wr_addr[3]
.sym 6442 rx_24_fifo.wr_addr[4]
.sym 6443 rx_24_fifo.wr_addr[5]
.sym 6444 rx_24_fifo.wr_addr[6]
.sym 6445 rx_24_fifo.wr_addr[7]
.sym 6446 rx_24_fifo.wr_addr[8]
.sym 6447 rx_24_fifo.wr_addr[0]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 w_rx_24_fifo_push
.sym 6451 w_rx_24_fifo_data[8]
.sym 6453 w_rx_24_fifo_data[12]
.sym 6455 w_rx_24_fifo_data[10]
.sym 6457 w_rx_24_fifo_data[14]
.sym 6459 $PACKER_VCC_NET
.sym 6465 rx_24_fifo.wr_addr[8]
.sym 6469 rx_24_fifo.wr_addr[6]
.sym 6473 w_smi_data_output[3]
.sym 6475 rx_24_fifo.wr_addr[2]
.sym 6480 w_rx_24_fifo_pulled_data[9]
.sym 6485 w_rx_24_fifo_pulled_data[8]
.sym 6490 w_rx_24_fifo_pulled_data[12]
.sym 6493 rx_24_fifo.wr_addr[0]
.sym 6494 w_rx_24_fifo_pulled_data[10]
.sym 6495 rx_24_fifo.wr_addr[3]
.sym 6498 w_rx_24_fifo_pulled_data[14]
.sym 6502 rx_24_fifo.wr_addr[5]
.sym 6510 rx_24_fifo.wr_addr[2]
.sym 6516 $PACKER_VCC_NET
.sym 6517 rx_24_fifo.wr_addr[6]
.sym 6529 rx_24_fifo.rd_addr[6]
.sym 6530 w_rx_24_fifo_pull
.sym 6535 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6539 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6541 rx_24_fifo.rd_addr[0]
.sym 6542 w_rx_24_fifo_data[13]
.sym 6545 w_rx_24_fifo_data[9]
.sym 6546 rx_24_fifo.rd_addr[5]
.sym 6547 w_rx_24_fifo_data[15]
.sym 6548 $PACKER_VCC_NET
.sym 6551 rx_24_fifo.rd_addr[8]
.sym 6552 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6553 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6555 rx_24_fifo.rd_addr[7]
.sym 6558 w_rx_24_fifo_data[11]
.sym 6560 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 6561 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 6562 rx_24_fifo.rd_addr_gray_wr[1]
.sym 6563 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 6564 rx_24_fifo.wr_addr[1]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 6566 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 6567 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 6576 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6577 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6579 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6580 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6581 rx_24_fifo.rd_addr[5]
.sym 6582 rx_24_fifo.rd_addr[6]
.sym 6583 rx_24_fifo.rd_addr[7]
.sym 6584 rx_24_fifo.rd_addr[8]
.sym 6585 rx_24_fifo.rd_addr[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 w_rx_24_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6590 w_rx_24_fifo_data[13]
.sym 6592 w_rx_24_fifo_data[11]
.sym 6594 w_rx_24_fifo_data[15]
.sym 6596 w_rx_24_fifo_data[9]
.sym 6603 rx_24_fifo.rd_addr[6]
.sym 6606 w_rx_24_fifo_pull
.sym 6609 rx_24_fifo.rd_addr[0]
.sym 6612 rx_24_fifo.wr_addr[7]
.sym 6615 w_rx_24_fifo_pulled_data[13]
.sym 6616 rx_24_fifo.rd_addr[0]
.sym 6621 rx_24_fifo.rd_addr[7]
.sym 6622 w_rx_24_fifo_pulled_data[0]
.sym 6623 w_rx_24_fifo_pulled_data[5]
.sym 6624 w_rx_24_fifo_data[1]
.sym 6625 rx_24_fifo.wr_addr[2]
.sym 6631 rx_24_fifo.wr_addr[2]
.sym 6634 rx_24_fifo.wr_addr[7]
.sym 6635 w_rx_24_fifo_data[6]
.sym 6638 w_rx_24_fifo_data[2]
.sym 6642 rx_24_fifo.wr_addr[4]
.sym 6644 w_rx_24_fifo_data[4]
.sym 6646 rx_24_fifo.wr_addr[5]
.sym 6648 w_rx_24_fifo_push
.sym 6649 w_rx_24_fifo_data[0]
.sym 6650 rx_24_fifo.wr_addr[1]
.sym 6654 rx_24_fifo.wr_addr[8]
.sym 6655 rx_24_fifo.wr_addr[0]
.sym 6657 rx_24_fifo.wr_addr[3]
.sym 6659 $PACKER_VCC_NET
.sym 6660 rx_24_fifo.wr_addr[6]
.sym 6662 w_rx_24_fifo_data[26]
.sym 6663 w_rx_24_fifo_data[29]
.sym 6664 w_rx_24_fifo_data[30]
.sym 6665 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 6667 w_rx_24_fifo_data[28]
.sym 6668 w_rx_24_fifo_data[31]
.sym 6678 rx_24_fifo.wr_addr[1]
.sym 6679 rx_24_fifo.wr_addr[2]
.sym 6681 rx_24_fifo.wr_addr[3]
.sym 6682 rx_24_fifo.wr_addr[4]
.sym 6683 rx_24_fifo.wr_addr[5]
.sym 6684 rx_24_fifo.wr_addr[6]
.sym 6685 rx_24_fifo.wr_addr[7]
.sym 6686 rx_24_fifo.wr_addr[8]
.sym 6687 rx_24_fifo.wr_addr[0]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 w_rx_24_fifo_push
.sym 6691 w_rx_24_fifo_data[0]
.sym 6693 w_rx_24_fifo_data[4]
.sym 6695 w_rx_24_fifo_data[2]
.sym 6697 w_rx_24_fifo_data[6]
.sym 6699 $PACKER_VCC_NET
.sym 6708 w_rx_24_fifo_data[24]
.sym 6709 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 6716 w_rx_24_fifo_pulled_data[9]
.sym 6717 w_rx_24_fifo_pulled_data[4]
.sym 6718 rx_24_fifo.rd_addr_gray[1]
.sym 6720 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 6721 w_rx_24_fifo_pulled_data[2]
.sym 6722 w_rx_24_fifo_pulled_data[8]
.sym 6725 smi_ctrl_ins.int_cnt_24[4]
.sym 6726 w_rx_24_fifo_pulled_data[12]
.sym 6735 rx_24_fifo.rd_addr[6]
.sym 6736 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6737 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6739 rx_24_fifo.rd_addr[8]
.sym 6740 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6741 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6748 rx_24_fifo.rd_addr[5]
.sym 6750 w_rx_24_fifo_pull
.sym 6754 rx_24_fifo.rd_addr[0]
.sym 6755 w_rx_24_fifo_data[7]
.sym 6758 w_rx_24_fifo_data[5]
.sym 6759 rx_24_fifo.rd_addr[7]
.sym 6760 w_rx_24_fifo_data[3]
.sym 6761 $PACKER_VCC_NET
.sym 6762 w_rx_24_fifo_data[1]
.sym 6764 rx_24_fifo.rd_addr[5]
.sym 6765 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6766 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 6767 rx_24_fifo.rd_addr_gray[4]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 6769 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 6771 rx_24_fifo.rd_addr_gray[1]
.sym 6780 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6781 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6784 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6785 rx_24_fifo.rd_addr[5]
.sym 6786 rx_24_fifo.rd_addr[6]
.sym 6787 rx_24_fifo.rd_addr[7]
.sym 6788 rx_24_fifo.rd_addr[8]
.sym 6789 rx_24_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 w_rx_24_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6794 w_rx_24_fifo_data[5]
.sym 6796 w_rx_24_fifo_data[3]
.sym 6798 w_rx_24_fifo_data[7]
.sym 6800 w_rx_24_fifo_data[1]
.sym 6807 $PACKER_VCC_NET
.sym 6808 $PACKER_VCC_NET
.sym 6811 rx_24_fifo.rd_addr[6]
.sym 6812 w_rx_24_fifo_data[25]
.sym 6815 w_rx_24_fifo_data[24]
.sym 6817 w_rx_24_fifo_data[30]
.sym 6818 w_rx_09_fifo_pulled_data[10]
.sym 6820 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6822 w_rx_09_fifo_pulled_data[14]
.sym 6823 w_rx_24_fifo_pulled_data[10]
.sym 6826 w_rx_09_fifo_pulled_data[0]
.sym 6827 w_rx_09_fifo_pulled_data[13]
.sym 6837 w_rx_09_fifo_data[14]
.sym 6840 rx_09_fifo.wr_addr[5]
.sym 6843 rx_09_fifo.wr_addr[7]
.sym 6844 rx_09_fifo.wr_addr[8]
.sym 6846 rx_09_fifo.wr_addr[4]
.sym 6847 $PACKER_VCC_NET
.sym 6853 w_rx_09_fifo_data[10]
.sym 6854 rx_09_fifo.wr_addr[3]
.sym 6855 rx_09_fifo.wr_addr[2]
.sym 6858 rx_09_fifo.wr_addr[6]
.sym 6859 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6861 w_rx_09_fifo_push
.sym 6862 w_rx_09_fifo_data[12]
.sym 6864 w_rx_09_fifo_data[8]
.sym 6865 rx_09_fifo.wr_addr[0]
.sym 6866 smi_ctrl_ins.int_cnt_24[3]
.sym 6867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 6870 smi_ctrl_ins.int_cnt_24[4]
.sym 6871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 6882 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6883 rx_09_fifo.wr_addr[2]
.sym 6885 rx_09_fifo.wr_addr[3]
.sym 6886 rx_09_fifo.wr_addr[4]
.sym 6887 rx_09_fifo.wr_addr[5]
.sym 6888 rx_09_fifo.wr_addr[6]
.sym 6889 rx_09_fifo.wr_addr[7]
.sym 6890 rx_09_fifo.wr_addr[8]
.sym 6891 rx_09_fifo.wr_addr[0]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 w_rx_09_fifo_push
.sym 6895 w_rx_09_fifo_data[8]
.sym 6897 w_rx_09_fifo_data[12]
.sym 6899 w_rx_09_fifo_data[10]
.sym 6901 w_rx_09_fifo_data[14]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6909 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 6910 rx_24_fifo.rd_addr[8]
.sym 6911 rx_24_fifo.rd_addr_gray[4]
.sym 6913 rx_24_fifo.wr_addr[8]
.sym 6914 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6915 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 6916 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 6917 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 6920 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6921 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 6923 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6924 rx_09_fifo.wr_addr[4]
.sym 6925 rx_09_fifo.rd_addr[8]
.sym 6928 w_rx_09_fifo_pulled_data[1]
.sym 6930 w_rx_09_fifo_pulled_data[4]
.sym 6937 w_rx_09_fifo_data[9]
.sym 6938 w_rx_09_fifo_pull
.sym 6943 w_rx_09_fifo_data[15]
.sym 6944 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 6948 rx_09_fifo.rd_addr[8]
.sym 6949 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 6950 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6954 rx_09_fifo.rd_addr[5]
.sym 6955 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6956 $PACKER_VCC_NET
.sym 6958 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6959 w_rx_09_fifo_data[11]
.sym 6961 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6962 w_rx_09_fifo_data[13]
.sym 6965 rx_09_fifo.rd_addr[0]
.sym 6968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 6970 smi_ctrl_ins.int_cnt_09[4]
.sym 6971 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 6972 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 6973 smi_ctrl_ins.int_cnt_09[3]
.sym 6974 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 6975 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6984 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6985 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6987 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6988 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 6989 rx_09_fifo.rd_addr[5]
.sym 6990 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 6991 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 6992 rx_09_fifo.rd_addr[8]
.sym 6993 rx_09_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 w_rx_09_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 6998 w_rx_09_fifo_data[13]
.sym 7000 w_rx_09_fifo_data[11]
.sym 7002 w_rx_09_fifo_data[15]
.sym 7004 w_rx_09_fifo_data[9]
.sym 7010 w_smi_data_output[6]
.sym 7011 i_rst_b$SB_IO_IN
.sym 7015 i_rst_b$SB_IO_IN
.sym 7016 w_rx_09_fifo_pull
.sym 7017 smi_ctrl_ins.int_cnt_24[3]
.sym 7018 i_smi_a3$SB_IO_IN
.sym 7020 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7021 w_rx_24_fifo_pull
.sym 7022 w_rx_09_fifo_pulled_data[16]
.sym 7024 w_rx_24_fifo_data[1]
.sym 7026 w_rx_09_fifo_pulled_data[20]
.sym 7027 rx_09_fifo.rd_addr[0]
.sym 7040 rx_09_fifo.wr_addr[3]
.sym 7041 rx_09_fifo.wr_addr[2]
.sym 7042 $PACKER_VCC_NET
.sym 7043 w_rx_09_fifo_data[24]
.sym 7045 w_rx_09_fifo_data[30]
.sym 7049 w_rx_09_fifo_push
.sym 7050 w_rx_09_fifo_data[26]
.sym 7053 rx_09_fifo.wr_addr[0]
.sym 7055 w_rx_09_fifo_data[28]
.sym 7057 rx_09_fifo.wr_addr[6]
.sym 7058 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7060 rx_09_fifo.wr_addr[5]
.sym 7061 rx_09_fifo.wr_addr[8]
.sym 7062 rx_09_fifo.wr_addr[4]
.sym 7063 rx_09_fifo.wr_addr[7]
.sym 7070 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 7071 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7072 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7073 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7074 rx_09_fifo.wr_addr_gray_rd[8]
.sym 7075 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7076 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 7077 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 7086 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7087 rx_09_fifo.wr_addr[2]
.sym 7089 rx_09_fifo.wr_addr[3]
.sym 7090 rx_09_fifo.wr_addr[4]
.sym 7091 rx_09_fifo.wr_addr[5]
.sym 7092 rx_09_fifo.wr_addr[6]
.sym 7093 rx_09_fifo.wr_addr[7]
.sym 7094 rx_09_fifo.wr_addr[8]
.sym 7095 rx_09_fifo.wr_addr[0]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 w_rx_09_fifo_push
.sym 7099 w_rx_09_fifo_data[24]
.sym 7101 w_rx_09_fifo_data[28]
.sym 7103 w_rx_09_fifo_data[26]
.sym 7105 w_rx_09_fifo_data[30]
.sym 7107 $PACKER_VCC_NET
.sym 7114 i_smi_a3$SB_IO_IN
.sym 7115 w_rx_09_fifo_push
.sym 7117 i_rst_b$SB_IO_IN
.sym 7120 i_smi_a3$SB_IO_IN
.sym 7123 smi_ctrl_ins.int_cnt_09[4]
.sym 7124 w_rx_09_fifo_pulled_data[17]
.sym 7126 rx_09_fifo.wr_addr[5]
.sym 7127 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7128 w_rx_09_fifo_pulled_data[21]
.sym 7129 w_rx_09_fifo_data[5]
.sym 7141 w_rx_09_fifo_data[27]
.sym 7142 rx_09_fifo.rd_addr[5]
.sym 7143 w_rx_09_fifo_data[25]
.sym 7144 $PACKER_VCC_NET
.sym 7145 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7146 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7147 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7148 w_rx_09_fifo_data[31]
.sym 7152 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7154 w_rx_09_fifo_data[29]
.sym 7158 w_rx_09_fifo_pull
.sym 7162 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7165 rx_09_fifo.rd_addr[0]
.sym 7167 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7170 rx_09_fifo.rd_addr[8]
.sym 7173 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 7174 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 7175 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 7176 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 7177 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 7178 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7179 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7188 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7189 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7191 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7192 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7193 rx_09_fifo.rd_addr[5]
.sym 7194 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7195 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7196 rx_09_fifo.rd_addr[8]
.sym 7197 rx_09_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 w_rx_09_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7202 w_rx_09_fifo_data[29]
.sym 7204 w_rx_09_fifo_data[27]
.sym 7206 w_rx_09_fifo_data[31]
.sym 7208 w_rx_09_fifo_data[25]
.sym 7216 $PACKER_VCC_NET
.sym 7218 rx_09_fifo.rd_addr[5]
.sym 7219 $PACKER_VCC_NET
.sym 7220 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7224 w_rx_09_fifo_push
.sym 7226 w_rx_09_fifo_pulled_data[0]
.sym 7227 w_rx_09_fifo_pulled_data[5]
.sym 7228 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7229 rx_09_fifo.wr_addr_gray_rd[6]
.sym 7234 w_rx_09_fifo_pulled_data[2]
.sym 7235 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 7243 w_rx_09_fifo_data[22]
.sym 7245 w_rx_09_fifo_data[16]
.sym 7246 $PACKER_VCC_NET
.sym 7247 w_rx_09_fifo_data[20]
.sym 7249 rx_09_fifo.wr_addr[8]
.sym 7251 rx_09_fifo.wr_addr[7]
.sym 7254 w_rx_09_fifo_data[18]
.sym 7260 rx_09_fifo.wr_addr[0]
.sym 7261 rx_09_fifo.wr_addr[6]
.sym 7263 rx_09_fifo.wr_addr[2]
.sym 7264 rx_09_fifo.wr_addr[5]
.sym 7266 rx_09_fifo.wr_addr[4]
.sym 7267 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7269 w_rx_09_fifo_push
.sym 7271 rx_09_fifo.wr_addr[3]
.sym 7274 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 7275 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7276 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 7277 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 7278 rx_09_fifo.rd_addr_gray[7]
.sym 7279 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 7280 rx_09_fifo.rd_addr_gray[6]
.sym 7281 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7290 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7291 rx_09_fifo.wr_addr[2]
.sym 7293 rx_09_fifo.wr_addr[3]
.sym 7294 rx_09_fifo.wr_addr[4]
.sym 7295 rx_09_fifo.wr_addr[5]
.sym 7296 rx_09_fifo.wr_addr[6]
.sym 7297 rx_09_fifo.wr_addr[7]
.sym 7298 rx_09_fifo.wr_addr[8]
.sym 7299 rx_09_fifo.wr_addr[0]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 w_rx_09_fifo_push
.sym 7303 w_rx_09_fifo_data[16]
.sym 7305 w_rx_09_fifo_data[20]
.sym 7307 w_rx_09_fifo_data[18]
.sym 7309 w_rx_09_fifo_data[22]
.sym 7311 $PACKER_VCC_NET
.sym 7316 w_rx_09_fifo_pull
.sym 7317 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7318 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7324 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7327 i_button_SB_LUT4_I3_I0[2]
.sym 7328 w_rx_09_fifo_pulled_data[1]
.sym 7331 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7332 rx_09_fifo.wr_addr[4]
.sym 7333 rx_09_fifo.rd_addr[8]
.sym 7335 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7337 w_rx_09_fifo_pulled_data[4]
.sym 7338 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7339 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7345 w_rx_09_fifo_data[23]
.sym 7346 w_rx_09_fifo_pull
.sym 7347 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7348 $PACKER_VCC_NET
.sym 7349 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7350 rx_09_fifo.rd_addr[5]
.sym 7351 w_rx_09_fifo_data[21]
.sym 7352 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7354 w_rx_09_fifo_data[17]
.sym 7356 rx_09_fifo.rd_addr[8]
.sym 7358 w_rx_09_fifo_data[19]
.sym 7360 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7364 rx_09_fifo.rd_addr[0]
.sym 7369 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7375 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7376 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 7377 rx_09_fifo.wr_addr_gray_rd[6]
.sym 7378 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 7379 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7380 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 7381 rx_09_fifo.wr_addr_gray_rd[5]
.sym 7382 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 7383 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7392 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7393 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7395 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7396 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7397 rx_09_fifo.rd_addr[5]
.sym 7398 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7399 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7400 rx_09_fifo.rd_addr[8]
.sym 7401 rx_09_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_09_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7406 w_rx_09_fifo_data[21]
.sym 7408 w_rx_09_fifo_data[19]
.sym 7410 w_rx_09_fifo_data[23]
.sym 7412 w_rx_09_fifo_data[17]
.sym 7418 i_button_SB_LUT4_I3_I0[2]
.sym 7421 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7423 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7425 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7429 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7431 rx_09_fifo.wr_addr_gray_rd[3]
.sym 7432 w_rx_24_fifo_data[1]
.sym 7438 rx_09_fifo.rd_addr_gray[6]
.sym 7439 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7447 w_rx_09_fifo_data[2]
.sym 7448 rx_09_fifo.wr_addr[0]
.sym 7450 $PACKER_VCC_NET
.sym 7451 rx_09_fifo.wr_addr[2]
.sym 7456 w_rx_09_fifo_data[0]
.sym 7457 w_rx_09_fifo_push
.sym 7458 w_rx_09_fifo_data[6]
.sym 7459 rx_09_fifo.wr_addr[7]
.sym 7460 rx_09_fifo.wr_addr[6]
.sym 7461 rx_09_fifo.wr_addr[3]
.sym 7469 rx_09_fifo.wr_addr[8]
.sym 7470 rx_09_fifo.wr_addr[4]
.sym 7471 rx_09_fifo.wr_addr[5]
.sym 7473 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7476 w_rx_09_fifo_data[4]
.sym 7478 rx_09_fifo.rd_addr_gray_wr[6]
.sym 7480 rx_09_fifo.rd_addr_gray_wr[2]
.sym 7481 rx_09_fifo.rd_addr_gray_wr[0]
.sym 7483 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7484 rx_09_fifo.rd_addr_gray_wr[1]
.sym 7494 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7495 rx_09_fifo.wr_addr[2]
.sym 7497 rx_09_fifo.wr_addr[3]
.sym 7498 rx_09_fifo.wr_addr[4]
.sym 7499 rx_09_fifo.wr_addr[5]
.sym 7500 rx_09_fifo.wr_addr[6]
.sym 7501 rx_09_fifo.wr_addr[7]
.sym 7502 rx_09_fifo.wr_addr[8]
.sym 7503 rx_09_fifo.wr_addr[0]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 w_rx_09_fifo_push
.sym 7507 w_rx_09_fifo_data[0]
.sym 7509 w_rx_09_fifo_data[4]
.sym 7511 w_rx_09_fifo_data[2]
.sym 7513 w_rx_09_fifo_data[6]
.sym 7515 $PACKER_VCC_NET
.sym 7523 w_rx_09_fifo_push
.sym 7525 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 7526 rx_09_fifo.wr_addr_gray_rd[0]
.sym 7527 i_rst_b$SB_IO_IN
.sym 7528 rx_09_fifo.wr_addr_gray_rd[2]
.sym 7530 w_rx_09_fifo_pull
.sym 7531 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 7533 w_rx_09_fifo_data[5]
.sym 7542 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 7549 w_rx_09_fifo_data[7]
.sym 7550 rx_09_fifo.rd_addr[5]
.sym 7551 w_rx_09_fifo_data[3]
.sym 7555 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7556 w_rx_09_fifo_data[5]
.sym 7557 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7558 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7559 w_rx_09_fifo_pull
.sym 7560 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7561 $PACKER_VCC_NET
.sym 7562 rx_09_fifo.rd_addr[8]
.sym 7564 rx_09_fifo.rd_addr[0]
.sym 7566 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7572 w_rx_09_fifo_data[1]
.sym 7573 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7580 rx_09_fifo.wr_addr_gray_rd[3]
.sym 7584 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7585 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7586 rx_09_fifo.wr_addr_gray_rd[1]
.sym 7596 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7597 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7599 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7600 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 7601 rx_09_fifo.rd_addr[5]
.sym 7602 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 7603 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 7604 rx_09_fifo.rd_addr[8]
.sym 7605 rx_09_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 w_rx_09_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7610 w_rx_09_fifo_data[5]
.sym 7612 w_rx_09_fifo_data[3]
.sym 7614 w_rx_09_fifo_data[7]
.sym 7616 w_rx_09_fifo_data[1]
.sym 7628 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7629 $PACKER_VCC_NET
.sym 7635 w_rx_09_fifo_pulled_data[5]
.sym 7686 rx_09_fifo.wr_addr_gray_rd[7]
.sym 7826 rx_09_fifo.wr_addr_gray[7]
.sym 7829 i_rst_b$SB_IO_IN
.sym 8091 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$SB_IO_IN
.sym 8108 w_smi_data_output[6]
.sym 8112 i_smi_a2$SB_IO_IN
.sym 8119 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 8120 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 8121 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 8122 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 8123 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 8124 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 8125 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 8139 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8152 i_smi_a2$SB_IO_IN
.sym 8162 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 8165 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 8171 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 8174 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 8178 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8188 rx_24_fifo.wr_addr[0]
.sym 8196 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 8207 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 8220 rx_24_fifo.wr_addr[0]
.sym 8224 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 8237 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 8239 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8240 lvds_clock_$glb_clk
.sym 8241 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8246 rx_24_fifo.wr_addr[7]
.sym 8247 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 8248 rx_24_fifo.wr_addr[4]
.sym 8249 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8250 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 8251 rx_24_fifo.wr_addr[1]
.sym 8252 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 8253 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 8258 rx_24_fifo.wr_addr[5]
.sym 8260 rx_24_fifo.wr_addr[3]
.sym 8264 rx_24_fifo.wr_addr[2]
.sym 8268 rx_24_fifo.wr_addr[0]
.sym 8288 rx_24_fifo.wr_addr[0]
.sym 8290 rx_24_fifo.wr_addr[3]
.sym 8291 w_smi_data_output[2]
.sym 8295 rx_24_fifo.wr_addr[6]
.sym 8297 rx_24_fifo.wr_addr[5]
.sym 8301 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 8307 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8312 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 8327 rx_24_fifo.wr_addr[0]
.sym 8328 rx_24_fifo.wr_addr[3]
.sym 8331 rx_24_fifo.wr_addr[5]
.sym 8333 rx_24_fifo.wr_addr[2]
.sym 8338 rx_24_fifo.wr_addr[6]
.sym 8339 rx_24_fifo.wr_addr[7]
.sym 8341 rx_24_fifo.wr_addr[4]
.sym 8352 rx_24_fifo.wr_addr[1]
.sym 8355 $nextpnr_ICESTORM_LC_5$O
.sym 8358 rx_24_fifo.wr_addr[0]
.sym 8361 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 8363 rx_24_fifo.wr_addr[1]
.sym 8365 rx_24_fifo.wr_addr[0]
.sym 8367 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 8369 rx_24_fifo.wr_addr[2]
.sym 8371 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 8373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 8376 rx_24_fifo.wr_addr[3]
.sym 8377 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 8379 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 8382 rx_24_fifo.wr_addr[4]
.sym 8383 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 8385 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 8388 rx_24_fifo.wr_addr[5]
.sym 8389 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 8391 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 8394 rx_24_fifo.wr_addr[6]
.sym 8395 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 8397 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 8399 rx_24_fifo.wr_addr[7]
.sym 8401 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 8405 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 8406 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8407 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8408 w_rx_24_fifo_full
.sym 8409 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 8410 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8411 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 8412 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8429 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 8432 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8435 rx_24_fifo.wr_addr[1]
.sym 8436 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8437 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 8438 w_rx_24_fifo_push
.sym 8441 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 8448 rx_24_fifo.rd_addr_gray_wr[1]
.sym 8451 w_rx_24_fifo_pulled_data[14]
.sym 8455 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8456 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 8459 rx_24_fifo.wr_addr[1]
.sym 8460 w_rx_24_fifo_pulled_data[6]
.sym 8461 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 8466 smi_ctrl_ins.int_cnt_24[3]
.sym 8470 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 8472 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8473 rx_24_fifo.wr_addr[8]
.sym 8475 smi_ctrl_ins.int_cnt_24[4]
.sym 8476 rx_24_fifo.rd_addr_gray[1]
.sym 8481 rx_24_fifo.wr_addr[8]
.sym 8482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 8486 rx_24_fifo.rd_addr_gray_wr[1]
.sym 8492 rx_24_fifo.rd_addr_gray[1]
.sym 8497 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 8498 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8503 rx_24_fifo.wr_addr[1]
.sym 8509 w_rx_24_fifo_pulled_data[14]
.sym 8510 smi_ctrl_ins.int_cnt_24[3]
.sym 8511 w_rx_24_fifo_pulled_data[6]
.sym 8512 smi_ctrl_ins.int_cnt_24[4]
.sym 8516 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8521 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 8522 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 8526 lvds_clock_$glb_clk
.sym 8528 rx_24_fifo.rd_addr_gray_wr[8]
.sym 8529 rx_24_fifo.rd_addr_gray_wr[2]
.sym 8530 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 8531 rx_24_fifo.wr_addr[8]
.sym 8533 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 8534 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 8535 rx_24_fifo.rd_addr_gray_wr[7]
.sym 8540 rx_24_fifo.wr_addr[0]
.sym 8544 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 8545 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8548 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8550 rx_24_fifo.wr_addr[3]
.sym 8552 smi_ctrl_ins.int_cnt_24[3]
.sym 8557 rx_24_fifo.rd_addr[5]
.sym 8558 rx_24_fifo.rd_addr[8]
.sym 8559 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 8560 smi_ctrl_ins.int_cnt_24[4]
.sym 8572 w_rx_24_fifo_full
.sym 8576 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 8579 w_rx_24_fifo_data[24]
.sym 8586 w_rx_24_fifo_data[29]
.sym 8587 w_rx_24_fifo_data[27]
.sym 8590 w_rx_24_fifo_data[28]
.sym 8591 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 8593 w_rx_24_fifo_data[26]
.sym 8598 w_rx_24_fifo_push
.sym 8599 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8603 w_rx_24_fifo_data[24]
.sym 8605 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8608 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8611 w_rx_24_fifo_data[27]
.sym 8615 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8617 w_rx_24_fifo_data[28]
.sym 8620 w_rx_24_fifo_full
.sym 8621 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 8622 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 8623 w_rx_24_fifo_push
.sym 8632 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8634 w_rx_24_fifo_data[26]
.sym 8639 w_rx_24_fifo_data[29]
.sym 8641 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8648 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8651 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 8652 rx_24_fifo.rd_addr[8]
.sym 8653 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 8654 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8655 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 8656 rx_24_fifo.rd_addr_gray[2]
.sym 8657 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8658 rx_24_fifo.rd_addr_gray[7]
.sym 8660 $PACKER_VCC_NET
.sym 8661 $PACKER_VCC_NET
.sym 8663 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 8667 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8668 $PACKER_VCC_NET
.sym 8672 $PACKER_VCC_NET
.sym 8675 w_smi_data_output[2]
.sym 8680 smi_ctrl_ins.int_cnt_24[3]
.sym 8683 rx_24_fifo.rd_addr[5]
.sym 8686 w_rx_24_fifo_push
.sym 8692 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8694 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8696 smi_ctrl_ins.int_cnt_24[4]
.sym 8697 w_rx_24_fifo_pulled_data[4]
.sym 8698 w_rx_24_fifo_pulled_data[12]
.sym 8700 smi_ctrl_ins.int_cnt_24[3]
.sym 8701 w_rx_24_fifo_pulled_data[0]
.sym 8702 w_rx_24_fifo_pulled_data[8]
.sym 8704 w_rx_24_fifo_pulled_data[9]
.sym 8705 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 8708 w_rx_24_fifo_pulled_data[1]
.sym 8709 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 8721 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 8723 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8727 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8731 smi_ctrl_ins.int_cnt_24[3]
.sym 8732 w_rx_24_fifo_pulled_data[0]
.sym 8733 w_rx_24_fifo_pulled_data[8]
.sym 8734 smi_ctrl_ins.int_cnt_24[4]
.sym 8737 w_rx_24_fifo_pulled_data[1]
.sym 8738 smi_ctrl_ins.int_cnt_24[3]
.sym 8739 smi_ctrl_ins.int_cnt_24[4]
.sym 8740 w_rx_24_fifo_pulled_data[9]
.sym 8744 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 8746 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 8749 smi_ctrl_ins.int_cnt_24[4]
.sym 8750 w_rx_24_fifo_pulled_data[4]
.sym 8751 w_rx_24_fifo_pulled_data[12]
.sym 8752 smi_ctrl_ins.int_cnt_24[3]
.sym 8755 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 8758 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 8768 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8771 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8772 r_counter_$glb_clk
.sym 8773 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8774 w_smi_data_output[0]
.sym 8775 w_smi_data_output[1]
.sym 8776 w_smi_data_output[4]
.sym 8777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8778 w_smi_data_output[6]
.sym 8779 w_smi_data_output[5]
.sym 8780 w_smi_data_output[2]
.sym 8786 rx_24_fifo.rd_addr[5]
.sym 8787 rx_24_fifo.rd_addr[7]
.sym 8790 w_rx_24_fifo_pulled_data[5]
.sym 8791 rx_24_fifo.rd_addr[0]
.sym 8794 w_rx_24_fifo_pulled_data[13]
.sym 8798 smi_ctrl_ins.int_cnt_24[4]
.sym 8802 i_glob_clock$SB_IO_IN
.sym 8806 smi_ctrl_ins.int_cnt_24[3]
.sym 8815 smi_ctrl_ins.soe_and_reset
.sym 8816 w_rx_24_fifo_pulled_data[10]
.sym 8817 smi_ctrl_ins.int_cnt_09[4]
.sym 8819 w_rx_24_fifo_pulled_data[2]
.sym 8823 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8827 w_rx_09_fifo_pulled_data[0]
.sym 8830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8831 smi_ctrl_ins.int_cnt_24[3]
.sym 8833 w_rx_09_fifo_pulled_data[12]
.sym 8834 w_rx_09_fifo_pulled_data[4]
.sym 8839 w_rx_09_fifo_pulled_data[8]
.sym 8842 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8843 smi_ctrl_ins.int_cnt_24[4]
.sym 8850 smi_ctrl_ins.int_cnt_24[3]
.sym 8854 smi_ctrl_ins.int_cnt_24[4]
.sym 8855 smi_ctrl_ins.int_cnt_24[3]
.sym 8856 w_rx_24_fifo_pulled_data[10]
.sym 8857 w_rx_24_fifo_pulled_data[2]
.sym 8860 smi_ctrl_ins.int_cnt_09[4]
.sym 8861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8862 w_rx_09_fifo_pulled_data[12]
.sym 8863 w_rx_09_fifo_pulled_data[4]
.sym 8874 smi_ctrl_ins.int_cnt_24[3]
.sym 8875 smi_ctrl_ins.int_cnt_24[4]
.sym 8878 w_rx_09_fifo_pulled_data[8]
.sym 8879 smi_ctrl_ins.int_cnt_09[4]
.sym 8880 w_rx_09_fifo_pulled_data[0]
.sym 8881 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8894 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8895 smi_ctrl_ins.soe_and_reset
.sym 8896 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8901 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 8902 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 8903 smi_ctrl_ins.r_fifo_24_pull_1
.sym 8904 smi_ctrl_ins.r_fifo_24_pull
.sym 8909 smi_ctrl_ins.int_cnt_24[3]
.sym 8911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 8918 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 8919 smi_ctrl_ins.int_cnt_24[4]
.sym 8923 smi_ctrl_ins.int_cnt_09[3]
.sym 8926 i_rst_b$SB_IO_IN
.sym 8930 w_rx_24_fifo_push
.sym 8938 w_rx_09_fifo_pulled_data[24]
.sym 8939 w_rx_09_fifo_pulled_data[10]
.sym 8940 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8941 i_smi_a3$SB_IO_IN
.sym 8942 w_rx_09_fifo_pulled_data[1]
.sym 8943 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8947 w_rx_09_fifo_pulled_data[2]
.sym 8948 w_rx_09_fifo_pulled_data[28]
.sym 8952 i_rst_b$SB_IO_IN
.sym 8953 i_smi_a3$SB_IO_IN
.sym 8955 w_rx_09_fifo_pulled_data[16]
.sym 8956 smi_ctrl_ins.int_cnt_09[4]
.sym 8959 w_rx_09_fifo_pulled_data[20]
.sym 8962 w_rx_09_fifo_pulled_data[9]
.sym 8963 smi_ctrl_ins.soe_and_reset
.sym 8964 smi_ctrl_ins.int_cnt_09[4]
.sym 8965 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8967 smi_ctrl_ins.int_cnt_09[3]
.sym 8971 smi_ctrl_ins.int_cnt_09[4]
.sym 8972 w_rx_09_fifo_pulled_data[28]
.sym 8973 smi_ctrl_ins.int_cnt_09[3]
.sym 8974 w_rx_09_fifo_pulled_data[20]
.sym 8977 w_rx_09_fifo_pulled_data[10]
.sym 8978 w_rx_09_fifo_pulled_data[2]
.sym 8979 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8980 smi_ctrl_ins.int_cnt_09[4]
.sym 8983 smi_ctrl_ins.int_cnt_09[3]
.sym 8986 smi_ctrl_ins.int_cnt_09[4]
.sym 8989 i_rst_b$SB_IO_IN
.sym 8991 i_smi_a3$SB_IO_IN
.sym 8995 i_smi_a3$SB_IO_IN
.sym 8996 i_rst_b$SB_IO_IN
.sym 9004 smi_ctrl_ins.int_cnt_09[3]
.sym 9007 w_rx_09_fifo_pulled_data[1]
.sym 9008 smi_ctrl_ins.int_cnt_09[4]
.sym 9009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9010 w_rx_09_fifo_pulled_data[9]
.sym 9013 smi_ctrl_ins.int_cnt_09[4]
.sym 9014 w_rx_09_fifo_pulled_data[24]
.sym 9015 w_rx_09_fifo_pulled_data[16]
.sym 9016 smi_ctrl_ins.int_cnt_09[3]
.sym 9017 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 9018 smi_ctrl_ins.soe_and_reset
.sym 9019 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9021 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 9022 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 9023 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[2]
.sym 9024 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9025 rx_09_fifo.rd_addr[5]
.sym 9026 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9027 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 9032 w_rx_09_fifo_pulled_data[5]
.sym 9039 w_rx_09_fifo_pulled_data[14]
.sym 9042 w_rx_09_fifo_pulled_data[13]
.sym 9043 w_rx_09_fifo_pulled_data[2]
.sym 9046 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 9047 rx_09_fifo.rd_addr[5]
.sym 9048 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 9050 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9052 w_rx_09_fifo_pull
.sym 9053 w_rx_09_fifo_empty
.sym 9054 rx_09_fifo.rd_addr[0]
.sym 9061 w_rx_09_fifo_pulled_data[25]
.sym 9063 smi_ctrl_ins.int_cnt_09[4]
.sym 9065 rx_09_fifo.wr_addr_gray_rd[8]
.sym 9066 smi_ctrl_ins.int_cnt_09[3]
.sym 9071 w_rx_09_fifo_pulled_data[29]
.sym 9074 smi_ctrl_ins.int_cnt_09[3]
.sym 9075 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9078 w_rx_09_fifo_pulled_data[17]
.sym 9081 w_rx_09_fifo_pulled_data[26]
.sym 9082 w_rx_09_fifo_pulled_data[21]
.sym 9083 w_rx_09_fifo_pulled_data[22]
.sym 9088 rx_09_fifo.wr_addr[8]
.sym 9089 w_rx_09_fifo_pulled_data[18]
.sym 9090 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 9091 w_rx_09_fifo_pulled_data[30]
.sym 9092 rx_09_fifo.wr_addr_gray_rd[6]
.sym 9094 rx_09_fifo.wr_addr_gray_rd[6]
.sym 9100 w_rx_09_fifo_pulled_data[30]
.sym 9101 w_rx_09_fifo_pulled_data[22]
.sym 9102 smi_ctrl_ins.int_cnt_09[3]
.sym 9103 smi_ctrl_ins.int_cnt_09[4]
.sym 9106 w_rx_09_fifo_pulled_data[25]
.sym 9107 smi_ctrl_ins.int_cnt_09[3]
.sym 9108 smi_ctrl_ins.int_cnt_09[4]
.sym 9109 w_rx_09_fifo_pulled_data[17]
.sym 9112 w_rx_09_fifo_pulled_data[29]
.sym 9113 smi_ctrl_ins.int_cnt_09[4]
.sym 9114 w_rx_09_fifo_pulled_data[21]
.sym 9115 smi_ctrl_ins.int_cnt_09[3]
.sym 9120 rx_09_fifo.wr_addr[8]
.sym 9124 smi_ctrl_ins.int_cnt_09[3]
.sym 9125 smi_ctrl_ins.int_cnt_09[4]
.sym 9126 w_rx_09_fifo_pulled_data[18]
.sym 9127 w_rx_09_fifo_pulled_data[26]
.sym 9130 rx_09_fifo.wr_addr_gray_rd[8]
.sym 9137 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 9138 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9141 r_counter_$glb_clk
.sym 9143 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 9144 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9145 rx_09_fifo.rd_addr_gray[5]
.sym 9146 rx_09_fifo.rd_addr[0]
.sym 9147 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 9148 rx_09_fifo.rd_addr_gray[3]
.sym 9149 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9150 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9167 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 9169 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9170 rx_09_fifo.rd_addr_gray[3]
.sym 9171 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 9173 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9175 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9177 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9178 w_rx_09_fifo_pulled_data[6]
.sym 9185 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 9187 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 9189 rx_09_fifo.rd_addr[5]
.sym 9190 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9191 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9201 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9211 rx_09_fifo.rd_addr[0]
.sym 9215 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 9216 $nextpnr_ICESTORM_LC_1$O
.sym 9219 rx_09_fifo.rd_addr[0]
.sym 9222 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9225 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9226 rx_09_fifo.rd_addr[0]
.sym 9228 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9231 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9232 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9234 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9237 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9238 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9240 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9242 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 9244 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9246 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9249 rx_09_fifo.rd_addr[5]
.sym 9250 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9252 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9255 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 9256 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9258 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9261 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 9262 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9266 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9267 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 9268 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9269 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9270 w_rx_09_fifo_empty
.sym 9271 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9272 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9273 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 9281 rx_09_fifo.rd_addr[0]
.sym 9291 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9292 rx_09_fifo.rd_addr[0]
.sym 9297 rx_09_fifo.rd_addr[8]
.sym 9298 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9300 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 9302 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9308 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9310 rx_09_fifo.rd_addr[0]
.sym 9311 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 9313 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9317 rx_09_fifo.rd_addr[5]
.sym 9318 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9319 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 9320 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 9321 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9322 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9323 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9324 w_rx_09_fifo_pull
.sym 9329 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9337 rx_09_fifo.rd_addr[8]
.sym 9341 rx_09_fifo.rd_addr[8]
.sym 9343 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9349 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9352 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9354 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 9355 w_rx_09_fifo_pull
.sym 9358 rx_09_fifo.rd_addr[0]
.sym 9361 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 9366 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9370 rx_09_fifo.rd_addr[5]
.sym 9371 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 9372 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 9376 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9379 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9382 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9386 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9387 r_counter_$glb_clk
.sym 9388 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9389 rx_09_fifo.rd_addr_gray_wr[8]
.sym 9391 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9392 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 9393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 9394 rx_09_fifo.rd_addr_gray_wr[7]
.sym 9395 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9396 rx_09_fifo.rd_addr_gray_wr[5]
.sym 9404 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 9413 i_rst_b$SB_IO_IN
.sym 9421 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9422 w_rx_24_fifo_push
.sym 9423 rx_09_fifo.rd_addr[8]
.sym 9430 i_rst_b$SB_IO_IN
.sym 9433 rx_09_fifo.wr_addr_gray_rd[2]
.sym 9435 w_rx_09_fifo_pull
.sym 9439 rx_09_fifo.wr_addr_gray_rd[0]
.sym 9440 rx_09_fifo.wr_addr_gray[6]
.sym 9441 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9445 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9446 rx_09_fifo.wr_addr_gray_rd[3]
.sym 9447 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9451 rx_09_fifo.wr_addr_gray_rd[5]
.sym 9452 rx_09_fifo.wr_addr_gray[5]
.sym 9454 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9466 rx_09_fifo.wr_addr_gray_rd[2]
.sym 9469 rx_09_fifo.wr_addr_gray[6]
.sym 9475 rx_09_fifo.wr_addr_gray_rd[3]
.sym 9481 w_rx_09_fifo_pull
.sym 9482 i_rst_b$SB_IO_IN
.sym 9490 rx_09_fifo.wr_addr_gray_rd[5]
.sym 9494 rx_09_fifo.wr_addr_gray[5]
.sym 9501 rx_09_fifo.wr_addr_gray_rd[0]
.sym 9505 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9506 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9507 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9508 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9510 r_counter_$glb_clk
.sym 9512 rx_09_fifo.rd_addr_gray[0]
.sym 9513 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 9514 rx_09_fifo.rd_addr_gray[1]
.sym 9515 rx_09_fifo.rd_addr[8]
.sym 9517 rx_09_fifo.rd_addr_gray[2]
.sym 9536 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9537 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9543 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 9545 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9546 rx_09_fifo.wr_addr_gray_rd[4]
.sym 9557 rx_09_fifo.rd_addr_gray[6]
.sym 9571 rx_09_fifo.rd_addr_gray[1]
.sym 9577 rx_09_fifo.rd_addr_gray[0]
.sym 9582 rx_09_fifo.rd_addr_gray[2]
.sym 9583 rx_09_fifo.rd_addr_gray_wr[1]
.sym 9588 rx_09_fifo.rd_addr_gray[6]
.sym 9600 rx_09_fifo.rd_addr_gray[2]
.sym 9604 rx_09_fifo.rd_addr_gray[0]
.sym 9618 rx_09_fifo.rd_addr_gray_wr[1]
.sym 9624 rx_09_fifo.rd_addr_gray[1]
.sym 9633 lvds_clock_$glb_clk
.sym 9635 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 9639 w_rx_24_fifo_push
.sym 9649 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 9650 rx_09_fifo.rd_addr[8]
.sym 9661 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9667 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 9694 rx_09_fifo.wr_addr_gray[1]
.sym 9698 rx_09_fifo.wr_addr_gray_rd[1]
.sym 9700 rx_09_fifo.wr_addr_gray[3]
.sym 9706 rx_09_fifo.wr_addr_gray_rd[4]
.sym 9712 rx_09_fifo.wr_addr_gray[3]
.sym 9733 rx_09_fifo.wr_addr_gray_rd[1]
.sym 9741 rx_09_fifo.wr_addr_gray_rd[4]
.sym 9745 rx_09_fifo.wr_addr_gray[1]
.sym 9756 r_counter_$glb_clk
.sym 9758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 9804 rx_09_fifo.wr_addr_gray[7]
.sym 9857 rx_09_fifo.wr_addr_gray[7]
.sym 9879 r_counter_$glb_clk
.sym 9905 i_rst_b$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10196 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$SB_IO_IN
.sym 10214 w_smi_data_output[2]
.sym 10215 w_smi_data_output[1]
.sym 10216 i_smi_a2$SB_IO_IN
.sym 10224 i_smi_a2$SB_IO_IN
.sym 10226 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 10227 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 10228 rx_24_fifo.rd_addr_gray_wr[3]
.sym 10229 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 10230 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 10231 rx_24_fifo.rd_addr_gray_wr[5]
.sym 10232 rx_24_fifo.rd_addr_gray_wr[6]
.sym 10233 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10239 w_smi_data_output[1]
.sym 10250 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10260 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10268 rx_24_fifo.wr_addr[7]
.sym 10270 rx_24_fifo.wr_addr[2]
.sym 10273 rx_24_fifo.wr_addr[3]
.sym 10276 rx_24_fifo.wr_addr[5]
.sym 10278 rx_24_fifo.wr_addr[4]
.sym 10281 rx_24_fifo.wr_addr[1]
.sym 10282 rx_24_fifo.wr_addr[8]
.sym 10283 rx_24_fifo.wr_addr[6]
.sym 10300 $nextpnr_ICESTORM_LC_4$O
.sym 10303 rx_24_fifo.wr_addr[1]
.sym 10306 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10308 rx_24_fifo.wr_addr[2]
.sym 10310 rx_24_fifo.wr_addr[1]
.sym 10312 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10314 rx_24_fifo.wr_addr[3]
.sym 10316 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10318 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10321 rx_24_fifo.wr_addr[4]
.sym 10322 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10324 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10326 rx_24_fifo.wr_addr[5]
.sym 10328 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10330 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10332 rx_24_fifo.wr_addr[6]
.sym 10334 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10336 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 10339 rx_24_fifo.wr_addr[7]
.sym 10340 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10345 rx_24_fifo.wr_addr[8]
.sym 10346 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 10354 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10355 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 10356 rx_24_fifo.rd_addr_gray[3]
.sym 10357 rx_24_fifo.rd_addr_gray[5]
.sym 10358 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10359 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 10360 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10361 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10364 rx_09_fifo.rd_addr[5]
.sym 10371 w_rx_24_fifo_data[22]
.sym 10391 w_smi_data_output[0]
.sym 10394 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10395 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 10399 rx_24_fifo.wr_addr[7]
.sym 10402 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10404 rx_24_fifo.wr_addr[4]
.sym 10406 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 10410 rx_24_fifo.rd_addr_gray_wr[2]
.sym 10412 w_smi_data_output[7]
.sym 10413 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10416 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 10418 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10422 rx_24_fifo.wr_addr[8]
.sym 10432 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 10435 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10436 rx_24_fifo.wr_addr[1]
.sym 10437 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 10438 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 10440 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 10443 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10444 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 10445 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 10446 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 10449 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10451 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 10457 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 10458 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10459 rx_24_fifo.wr_addr[0]
.sym 10460 w_rx_24_fifo_push
.sym 10461 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10462 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 10465 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 10470 rx_24_fifo.wr_addr[0]
.sym 10472 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 10476 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10482 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10483 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 10484 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10485 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10488 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 10489 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 10490 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 10491 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 10494 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 10500 w_rx_24_fifo_push
.sym 10501 rx_24_fifo.wr_addr[0]
.sym 10502 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 10503 rx_24_fifo.wr_addr[1]
.sym 10507 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 10509 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 10510 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10511 lvds_clock_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10513 rx_24_fifo.wr_addr_gray[4]
.sym 10514 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10515 rx_24_fifo.wr_addr_gray[0]
.sym 10516 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 10517 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 10519 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10520 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 10523 w_rx_24_fifo_full
.sym 10524 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10525 rx_24_fifo.rd_addr[8]
.sym 10526 smi_ctrl_ins.int_cnt_24[3]
.sym 10530 w_rx_24_fifo_data[17]
.sym 10531 $PACKER_VCC_NET
.sym 10536 smi_ctrl_ins.int_cnt_24[4]
.sym 10537 w_rx_24_fifo_push
.sym 10538 rx_24_fifo.wr_addr[4]
.sym 10540 rx_24_fifo.rd_addr[5]
.sym 10541 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10544 rx_24_fifo.wr_addr[8]
.sym 10546 w_smi_data_output[7]
.sym 10547 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 10548 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10555 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 10556 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10557 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10560 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10562 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 10563 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 10569 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10571 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10572 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 10574 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10576 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 10577 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 10578 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10580 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 10581 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 10582 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10583 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10584 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10587 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10590 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10593 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 10596 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 10599 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10601 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 10605 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10606 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10607 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10608 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10611 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 10614 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 10617 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 10618 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 10619 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10620 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10623 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 10624 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 10625 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10626 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10631 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10632 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 10634 lvds_clock_$glb_clk
.sym 10635 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10637 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10638 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10639 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 10640 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10641 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10642 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10643 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10652 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 10653 rx_24_fifo.wr_addr[5]
.sym 10654 smi_ctrl_ins.int_cnt_24[3]
.sym 10657 rx_24_fifo.wr_addr[6]
.sym 10658 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10659 rx_24_fifo.rd_addr[5]
.sym 10660 w_smi_data_output[0]
.sym 10661 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10662 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10663 w_rx_24_fifo_full
.sym 10667 smi_ctrl_ins.int_cnt_24[4]
.sym 10668 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10669 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10670 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 10671 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10682 rx_24_fifo.rd_addr_gray[2]
.sym 10684 rx_24_fifo.rd_addr_gray[7]
.sym 10686 rx_24_fifo.rd_addr[8]
.sym 10693 rx_24_fifo.rd_addr_gray_wr[8]
.sym 10696 rx_24_fifo.wr_addr[8]
.sym 10700 rx_24_fifo.rd_addr_gray_wr[7]
.sym 10704 rx_24_fifo.rd_addr_gray_wr[4]
.sym 10712 rx_24_fifo.rd_addr[8]
.sym 10718 rx_24_fifo.rd_addr_gray[2]
.sym 10722 rx_24_fifo.rd_addr_gray_wr[4]
.sym 10728 rx_24_fifo.wr_addr[8]
.sym 10743 rx_24_fifo.rd_addr_gray_wr[8]
.sym 10747 rx_24_fifo.rd_addr_gray_wr[7]
.sym 10754 rx_24_fifo.rd_addr_gray[7]
.sym 10757 lvds_clock_$glb_clk
.sym 10759 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10760 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 10761 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10762 rx_24_fifo.wr_addr[8]
.sym 10763 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10764 rx_24_fifo.wr_addr_gray[5]
.sym 10765 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10766 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 10778 $PACKER_VCC_NET
.sym 10779 smi_ctrl_ins.int_cnt_24[4]
.sym 10783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 10784 w_rx_24_fifo_pulled_data[24]
.sym 10787 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10791 smi_ctrl_ins.soe_and_reset
.sym 10792 w_rx_24_fifo_pulled_data[16]
.sym 10793 i_smi_soe_se$SB_IO_IN
.sym 10801 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10802 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10803 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 10805 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10810 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10811 w_rx_24_fifo_pulled_data[13]
.sym 10812 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10813 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10815 w_rx_24_fifo_pulled_data[5]
.sym 10816 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10817 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 10818 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10819 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10824 smi_ctrl_ins.int_cnt_24[3]
.sym 10828 smi_ctrl_ins.int_cnt_24[4]
.sym 10833 w_rx_24_fifo_pulled_data[5]
.sym 10834 smi_ctrl_ins.int_cnt_24[3]
.sym 10835 w_rx_24_fifo_pulled_data[13]
.sym 10836 smi_ctrl_ins.int_cnt_24[4]
.sym 10842 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10846 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10851 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10852 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10853 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10854 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10860 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10863 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 10865 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10870 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10877 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 10879 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10880 r_counter_$glb_clk
.sym 10881 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10883 smi_ctrl_ins.soe_and_reset
.sym 10884 smi_ctrl_ins.soe_and_reset
.sym 10885 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 10887 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10888 w_rx_24_fifo_pull
.sym 10893 w_rx_24_fifo_push
.sym 10898 rx_24_fifo.rd_addr[8]
.sym 10899 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 10900 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10907 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10908 w_smi_data_output[5]
.sym 10909 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 10911 w_rx_24_fifo_pull
.sym 10913 w_rx_24_fifo_empty
.sym 10915 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10923 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 10924 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10925 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 10926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10927 smi_ctrl_ins.int_cnt_24[4]
.sym 10928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10930 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 10931 smi_ctrl_ins.int_cnt_24[3]
.sym 10932 smi_ctrl_ins.soe_and_reset
.sym 10933 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10934 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10935 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 10936 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 10937 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 10938 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10940 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 10944 w_rx_24_fifo_pulled_data[24]
.sym 10945 i_smi_a3$SB_IO_IN
.sym 10948 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10949 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10950 i_rst_b$SB_IO_IN
.sym 10951 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10952 w_rx_24_fifo_pulled_data[16]
.sym 10953 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 10956 i_smi_a3$SB_IO_IN
.sym 10957 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10958 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10959 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10962 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10963 i_smi_a3$SB_IO_IN
.sym 10964 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 10965 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 10968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10970 i_smi_a3$SB_IO_IN
.sym 10971 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10974 w_rx_24_fifo_pulled_data[24]
.sym 10975 w_rx_24_fifo_pulled_data[16]
.sym 10976 smi_ctrl_ins.int_cnt_24[3]
.sym 10977 smi_ctrl_ins.int_cnt_24[4]
.sym 10980 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 10981 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 10982 i_smi_a3$SB_IO_IN
.sym 10983 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 10986 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 10987 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 10988 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 10989 i_smi_a3$SB_IO_IN
.sym 10992 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10993 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10994 i_smi_a3$SB_IO_IN
.sym 10995 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 11002 i_rst_b$SB_IO_IN
.sym 11003 smi_ctrl_ins.soe_and_reset
.sym 11005 rx_24_fifo.wr_addr_gray[7]
.sym 11008 rx_24_fifo.wr_addr_gray[6]
.sym 11018 w_rx_09_fifo_empty
.sym 11023 w_smi_data_output[4]
.sym 11025 w_rx_24_fifo_empty
.sym 11027 i_glob_clock$SB_IO_IN
.sym 11028 smi_ctrl_ins.soe_and_reset
.sym 11029 smi_ctrl_ins.soe_and_reset
.sym 11030 w_rx_24_fifo_push
.sym 11033 w_rx_24_fifo_push
.sym 11035 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 11038 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 11046 i_glob_clock$SB_IO_IN
.sym 11048 w_rx_09_fifo_pulled_data[6]
.sym 11051 w_rx_09_fifo_pulled_data[5]
.sym 11054 w_rx_09_fifo_pulled_data[14]
.sym 11056 smi_ctrl_ins.int_cnt_09[4]
.sym 11057 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11059 w_rx_09_fifo_pulled_data[13]
.sym 11061 smi_ctrl_ins.r_fifo_24_pull
.sym 11071 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11073 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11103 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11104 smi_ctrl_ins.int_cnt_09[4]
.sym 11105 w_rx_09_fifo_pulled_data[13]
.sym 11106 w_rx_09_fifo_pulled_data[5]
.sym 11109 smi_ctrl_ins.int_cnt_09[4]
.sym 11110 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11111 w_rx_09_fifo_pulled_data[14]
.sym 11112 w_rx_09_fifo_pulled_data[6]
.sym 11115 smi_ctrl_ins.r_fifo_24_pull
.sym 11122 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11126 i_glob_clock$SB_IO_IN
.sym 11127 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11135 r_counter
.sym 11142 w_rx_09_fifo_pulled_data[6]
.sym 11154 rx_09_fifo.rd_addr[5]
.sym 11156 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11157 $PACKER_VCC_NET
.sym 11159 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 11162 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 11163 w_rx_24_fifo_full
.sym 11170 i_rst_b$SB_IO_IN
.sym 11173 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 11175 rx_09_fifo.rd_addr[8]
.sym 11176 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11177 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11185 w_rx_09_fifo_push
.sym 11187 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11188 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11192 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 11195 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11196 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 11197 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11198 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11199 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11200 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 11208 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 11209 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 11210 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11211 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 11214 w_rx_09_fifo_push
.sym 11215 i_rst_b$SB_IO_IN
.sym 11220 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11221 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 11222 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11223 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11227 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11229 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11233 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11241 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11245 rx_09_fifo.rd_addr[8]
.sym 11246 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11248 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11249 r_counter_$glb_clk
.sym 11250 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11251 w_tx_data_smi[2]
.sym 11252 w_tx_data_smi[3]
.sym 11257 w_tx_data_smi[0]
.sym 11263 i_glob_clock$SB_IO_IN
.sym 11268 r_counter
.sym 11271 rx_09_fifo.rd_addr[8]
.sym 11280 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11284 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11285 w_fetch
.sym 11295 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11296 w_rx_09_fifo_empty
.sym 11299 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11303 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[2]
.sym 11304 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11305 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11306 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11308 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11310 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 11311 rx_09_fifo.rd_addr[0]
.sym 11318 rx_09_fifo.rd_addr[8]
.sym 11319 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11320 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 11321 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 11322 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 11325 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 11326 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11331 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11337 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11340 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11343 rx_09_fifo.rd_addr[0]
.sym 11350 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11351 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 11355 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11357 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11362 rx_09_fifo.rd_addr[8]
.sym 11363 w_rx_09_fifo_empty
.sym 11364 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 11367 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 11368 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[2]
.sym 11369 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11370 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 11371 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11372 r_counter_$glb_clk
.sym 11373 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11374 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 11376 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11377 w_tx_data_smi[1]
.sym 11378 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 11379 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11399 rx_09_fifo.rd_addr_gray[5]
.sym 11400 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 11401 w_rx_24_fifo_empty
.sym 11404 rx_09_fifo.rd_addr[8]
.sym 11415 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 11418 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 11420 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11421 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11423 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11424 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11425 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11426 rx_09_fifo.rd_addr[0]
.sym 11428 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11429 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11430 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11431 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11432 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11433 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11436 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11438 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11439 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11440 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11441 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 11442 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 11443 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11444 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11446 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11448 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11449 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11450 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11451 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11454 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11455 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11456 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11457 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11460 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 11461 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11462 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11463 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11467 rx_09_fifo.rd_addr[0]
.sym 11468 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11472 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11473 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11474 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11475 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11478 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11479 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11485 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11486 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11490 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 11491 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11492 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 11493 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 11495 r_counter_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11499 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 11500 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 11501 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[3]
.sym 11502 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11503 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11504 w_rx_09_fifo_push
.sym 11505 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11523 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11524 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11528 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11529 w_rx_24_fifo_push
.sym 11531 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_1_O
.sym 11541 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11544 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 11549 rx_09_fifo.rd_addr[8]
.sym 11551 rx_09_fifo.rd_addr_gray_wr[7]
.sym 11552 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 11558 rx_09_fifo.rd_addr_gray[7]
.sym 11559 rx_09_fifo.rd_addr_gray[5]
.sym 11562 rx_09_fifo.rd_addr_gray_wr[8]
.sym 11567 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11569 rx_09_fifo.rd_addr_gray_wr[5]
.sym 11573 rx_09_fifo.rd_addr[8]
.sym 11583 rx_09_fifo.rd_addr_gray_wr[5]
.sym 11589 rx_09_fifo.rd_addr_gray_wr[8]
.sym 11595 rx_09_fifo.rd_addr_gray_wr[7]
.sym 11604 rx_09_fifo.rd_addr_gray[7]
.sym 11607 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11608 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 11609 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 11610 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11615 rx_09_fifo.rd_addr_gray[5]
.sym 11618 lvds_clock_$glb_clk
.sym 11620 io_ctrl_ins.pmod_dir_state[1]
.sym 11632 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11638 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 11640 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11641 w_ioc[0]
.sym 11643 w_fetch
.sym 11653 w_rx_09_fifo_full
.sym 11669 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11670 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11679 rx_09_fifo.rd_addr[5]
.sym 11682 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11683 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11684 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11685 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11688 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11695 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11702 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11703 rx_09_fifo.rd_addr[5]
.sym 11707 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 11708 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11713 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11724 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11740 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11741 r_counter_$glb_clk
.sym 11742 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11743 w_tx_data_io[1]
.sym 11744 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[3]
.sym 11761 w_rx_data[0]
.sym 11762 w_rx_data[1]
.sym 11775 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11786 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11795 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11797 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11801 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 11802 w_rx_24_fifo_full
.sym 11817 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11819 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11841 w_rx_24_fifo_full
.sym 11843 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11844 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 11863 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11864 lvds_clock_$glb_clk
.sym 11865 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11878 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11919 rx_09_fifo.wr_addr_gray_rd[7]
.sym 11941 rx_09_fifo.wr_addr_gray_rd[7]
.sym 11987 r_counter_$glb_clk
.sym 12001 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12005 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 12116 i_rst_b_SB_LUT4_I3_O
.sym 12305 i_rst_b$SB_IO_IN
.sym 12309 i_sck$SB_IO_IN
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$SB_IO_IN
.sym 12321 i_smi_a2$SB_IO_IN
.sym 12323 w_smi_data_output[0]
.sym 12327 i_sck$SB_IO_IN
.sym 12329 i_smi_a2$SB_IO_IN
.sym 12331 w_smi_data_output[7]
.sym 12339 rx_24_fifo.rd_addr_gray_wr[0]
.sym 12367 i_sck$SB_IO_IN
.sym 12379 rx_24_fifo.rd_addr_gray[3]
.sym 12383 rx_24_fifo.rd_addr_gray_wr[6]
.sym 12387 rx_24_fifo.rd_addr_gray_wr[3]
.sym 12388 rx_24_fifo.rd_addr_gray[5]
.sym 12397 rx_24_fifo.rd_addr_gray_wr[0]
.sym 12398 rx_24_fifo.rd_addr_gray_wr[5]
.sym 12399 rx_24_fifo.rd_addr_gray_wr[2]
.sym 12406 rx_24_fifo.rd_addr_gray[6]
.sym 12411 rx_24_fifo.rd_addr_gray_wr[5]
.sym 12417 rx_24_fifo.rd_addr_gray_wr[0]
.sym 12422 rx_24_fifo.rd_addr_gray[3]
.sym 12429 rx_24_fifo.rd_addr_gray_wr[2]
.sym 12437 rx_24_fifo.rd_addr_gray_wr[3]
.sym 12441 rx_24_fifo.rd_addr_gray[5]
.sym 12446 rx_24_fifo.rd_addr_gray[6]
.sym 12455 rx_24_fifo.rd_addr_gray_wr[6]
.sym 12457 lvds_clock_$glb_clk
.sym 12466 rx_24_fifo.rd_addr_gray[0]
.sym 12467 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12468 rx_24_fifo.rd_addr_gray[6]
.sym 12469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12470 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12480 w_rx_24_fifo_data[20]
.sym 12481 w_rx_24_fifo_data[16]
.sym 12482 rx_24_fifo.wr_addr[4]
.sym 12483 $PACKER_VCC_NET
.sym 12485 w_rx_24_fifo_data[18]
.sym 12488 w_smi_data_output[3]
.sym 12502 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12514 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12520 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 12525 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12529 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12541 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 12542 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12543 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12548 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12551 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 12552 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 12553 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 12555 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 12557 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12559 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 12560 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 12561 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 12563 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12566 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 12569 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 12570 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12574 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12579 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12581 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 12582 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 12588 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12593 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12597 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 12598 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12599 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 12600 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 12603 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 12605 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 12609 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 12610 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 12611 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 12612 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12615 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 12616 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 12617 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 12618 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 12619 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12620 r_counter_$glb_clk
.sym 12621 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12623 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 12624 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12625 rx_24_fifo.wr_addr_gray[2]
.sym 12626 rx_24_fifo.wr_addr_gray[3]
.sym 12627 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 12628 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12629 rx_24_fifo.wr_addr_gray[1]
.sym 12632 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 12634 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12635 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12637 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 12638 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12639 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 12640 w_rx_24_fifo_data[19]
.sym 12641 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 12643 rx_24_fifo.wr_addr[1]
.sym 12644 w_rx_24_fifo_data[21]
.sym 12647 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12649 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12652 rx_24_fifo.wr_addr[8]
.sym 12653 rx_24_fifo.rd_addr[0]
.sym 12657 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12665 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12667 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 12670 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 12671 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12672 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12673 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12674 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12675 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 12676 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12678 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12680 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12681 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 12682 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12684 rx_24_fifo.wr_addr[1]
.sym 12685 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12686 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 12688 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12690 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12694 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12699 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12702 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12703 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 12705 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12710 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12715 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12716 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 12720 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12721 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 12722 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12726 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 12729 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12732 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12733 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12734 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12735 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 12738 rx_24_fifo.wr_addr[1]
.sym 12739 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 12742 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12743 lvds_clock_$glb_clk
.sym 12744 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12745 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 12746 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 12747 rx_24_fifo.wr_addr_gray_rd[4]
.sym 12748 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12749 rx_24_fifo.wr_addr_gray_rd[0]
.sym 12750 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12751 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 12752 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12757 w_rx_24_fifo_pulled_data[24]
.sym 12759 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12761 rx_24_fifo.wr_addr[4]
.sym 12763 rx_24_fifo.wr_addr[7]
.sym 12764 i_smi_soe_se$SB_IO_IN
.sym 12765 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12767 w_rx_24_fifo_pulled_data[16]
.sym 12769 rx_24_fifo.rd_addr[6]
.sym 12773 smi_ctrl_ins.int_cnt_24[3]
.sym 12775 w_rx_24_fifo_pulled_data[21]
.sym 12778 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 12779 rx_24_fifo.rd_addr[0]
.sym 12794 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12801 rx_24_fifo.rd_addr[5]
.sym 12804 rx_24_fifo.rd_addr[7]
.sym 12805 rx_24_fifo.rd_addr[0]
.sym 12808 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12812 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12813 rx_24_fifo.rd_addr[0]
.sym 12814 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12816 rx_24_fifo.rd_addr[6]
.sym 12818 $nextpnr_ICESTORM_LC_6$O
.sym 12820 rx_24_fifo.rd_addr[0]
.sym 12824 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12826 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12828 rx_24_fifo.rd_addr[0]
.sym 12830 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12832 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12834 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12836 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12839 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12840 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12842 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12844 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12846 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12848 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12850 rx_24_fifo.rd_addr[5]
.sym 12852 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12854 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12856 rx_24_fifo.rd_addr[6]
.sym 12858 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12860 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12862 rx_24_fifo.rd_addr[7]
.sym 12864 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12868 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12869 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12870 rx_24_fifo.rd_addr[7]
.sym 12871 rx_24_fifo.rd_addr[0]
.sym 12872 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12873 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 12874 rx_24_fifo.rd_addr[6]
.sym 12875 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 12880 w_rx_24_fifo_empty
.sym 12881 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12882 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 12883 w_rx_24_fifo_data[26]
.sym 12886 w_rx_24_fifo_pull
.sym 12887 w_rx_24_fifo_data[28]
.sym 12888 w_rx_24_fifo_data[27]
.sym 12889 w_rx_24_fifo_data[31]
.sym 12890 w_smi_data_output[5]
.sym 12893 w_rx_24_fifo_pull
.sym 12894 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12899 i_rst_b$SB_IO_IN
.sym 12900 rx_24_fifo.wr_addr_gray_rd[7]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12904 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12910 rx_24_fifo.rd_addr[8]
.sym 12911 w_rx_24_fifo_pulled_data[29]
.sym 12914 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12915 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 12916 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12918 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12919 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12920 smi_ctrl_ins.int_cnt_24[4]
.sym 12923 w_rx_24_fifo_pull
.sym 12925 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12927 i_rst_b$SB_IO_IN
.sym 12932 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 12933 smi_ctrl_ins.int_cnt_24[3]
.sym 12935 w_rx_24_fifo_pulled_data[21]
.sym 12936 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12940 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 12943 rx_24_fifo.rd_addr[8]
.sym 12945 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12950 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12951 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12954 i_rst_b$SB_IO_IN
.sym 12955 w_rx_24_fifo_pull
.sym 12961 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 12967 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12968 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12974 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12978 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 12979 w_rx_24_fifo_pull
.sym 12980 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 12981 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 12984 smi_ctrl_ins.int_cnt_24[3]
.sym 12985 smi_ctrl_ins.int_cnt_24[4]
.sym 12986 w_rx_24_fifo_pulled_data[21]
.sym 12987 w_rx_24_fifo_pulled_data[29]
.sym 12988 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12989 lvds_clock_$glb_clk
.sym 12990 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12991 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 12992 rx_24_fifo.wr_addr_gray_rd[6]
.sym 12993 rx_24_fifo.wr_addr_gray_rd[8]
.sym 12994 rx_24_fifo.wr_addr_gray_rd[5]
.sym 12995 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 12997 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12998 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 13000 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13004 rx_24_fifo.rd_addr[6]
.sym 13005 w_rx_24_fifo_push
.sym 13006 rx_24_fifo.rd_addr[5]
.sym 13007 w_rx_24_fifo_pulled_data[29]
.sym 13011 rx_24_fifo.wr_addr[8]
.sym 13014 rx_24_fifo.rd_addr[7]
.sym 13017 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13020 $PACKER_VCC_NET
.sym 13023 rx_24_fifo.rd_addr[6]
.sym 13025 i_button_SB_LUT4_I3_I0[0]
.sym 13026 $PACKER_VCC_NET
.sym 13038 i_smi_soe_se$SB_IO_IN
.sym 13043 w_rx_24_fifo_empty
.sym 13048 smi_ctrl_ins.int_cnt_24[3]
.sym 13050 smi_ctrl_ins.soe_and_reset
.sym 13055 smi_ctrl_ins.r_fifo_24_pull
.sym 13056 smi_ctrl_ins.int_cnt_24[4]
.sym 13057 smi_ctrl_ins.soe_and_reset
.sym 13059 i_rst_b$SB_IO_IN
.sym 13061 w_rx_24_fifo_push
.sym 13062 smi_ctrl_ins.r_fifo_24_pull_1
.sym 13063 i_rst_b$SB_IO_IN
.sym 13072 smi_ctrl_ins.soe_and_reset
.sym 13077 i_rst_b$SB_IO_IN
.sym 13079 i_smi_soe_se$SB_IO_IN
.sym 13084 smi_ctrl_ins.int_cnt_24[3]
.sym 13085 smi_ctrl_ins.int_cnt_24[4]
.sym 13096 i_rst_b$SB_IO_IN
.sym 13098 w_rx_24_fifo_push
.sym 13101 w_rx_24_fifo_empty
.sym 13102 smi_ctrl_ins.r_fifo_24_pull
.sym 13104 smi_ctrl_ins.r_fifo_24_pull_1
.sym 13111 i_rst_b$SB_IO_IN
.sym 13112 smi_ctrl_ins.soe_and_reset
.sym 13115 w_tx_data_sys[0]
.sym 13132 $PACKER_VCC_NET
.sym 13134 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13145 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13146 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13148 i_rst_b$SB_IO_IN
.sym 13166 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 13170 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 13182 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13188 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 13209 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 13234 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 13235 lvds_clock_$glb_clk
.sym 13236 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13237 i_rst_b$SB_IO_IN
.sym 13238 r_tx_data[1]
.sym 13239 r_tx_data[3]
.sym 13240 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13241 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13243 r_tx_data[6]
.sym 13244 r_tx_data[2]
.sym 13249 rx_24_fifo.wr_addr_gray[7]
.sym 13261 i_rst_b$SB_IO_IN
.sym 13265 w_cs[2]
.sym 13266 w_tx_data_io[1]
.sym 13267 w_tx_data_smi[1]
.sym 13269 i_rst_b$SB_IO_IN
.sym 13278 i_glob_clock$SB_IO_IN
.sym 13309 r_counter
.sym 13356 r_counter
.sym 13358 i_glob_clock$SB_IO_IN
.sym 13359 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13360 r_tx_data[0]
.sym 13361 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13362 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13363 r_tx_data_SB_DFFE_Q_E
.sym 13364 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 13365 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13367 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13368 i_glob_clock$SB_IO_IN
.sym 13386 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13391 i_rst_b$SB_IO_IN
.sym 13403 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 13408 w_rx_24_fifo_full
.sym 13421 i_button_SB_LUT4_I3_I0[2]
.sym 13424 w_rx_24_fifo_empty
.sym 13429 w_rx_09_fifo_empty
.sym 13435 w_rx_24_fifo_empty
.sym 13440 w_rx_24_fifo_full
.sym 13473 w_rx_09_fifo_empty
.sym 13480 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 13481 r_counter_$glb_clk
.sym 13482 i_button_SB_LUT4_I3_I0[2]
.sym 13483 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 13484 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13485 spi_if_ins.state_if[1]
.sym 13486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13487 spi_if_ins.state_if[2]
.sym 13488 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13489 spi_if_ins.state_if[0]
.sym 13490 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13495 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13499 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 13505 spi_if_ins.w_rx_data_valid
.sym 13506 $PACKER_VCC_NET
.sym 13508 $PACKER_VCC_NET
.sym 13509 w_tx_data_io[2]
.sym 13510 w_rx_09_fifo_push
.sym 13511 i_glob_clock$SB_IO_IN
.sym 13512 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 13514 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 13516 i_button_SB_LUT4_I3_I0[0]
.sym 13518 w_cs[1]
.sym 13524 w_rx_09_fifo_full
.sym 13525 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13526 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 13527 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13530 w_fetch
.sym 13531 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13532 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 13533 w_cs[2]
.sym 13539 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13548 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13549 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13551 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13553 i_button_SB_LUT4_I3_I0[2]
.sym 13554 i_rst_b$SB_IO_IN
.sym 13559 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13560 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13569 w_cs[2]
.sym 13570 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 13571 w_fetch
.sym 13572 i_rst_b$SB_IO_IN
.sym 13576 w_rx_09_fifo_full
.sym 13582 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13583 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13587 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13589 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13590 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13603 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 13604 r_counter_$glb_clk
.sym 13605 i_button_SB_LUT4_I3_I0[2]
.sym 13606 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13607 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13608 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13609 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 13610 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13611 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[0]
.sym 13612 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13613 w_tx_data_io[2]
.sym 13615 w_cs[2]
.sym 13623 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 13627 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13628 w_rx_09_fifo_full
.sym 13629 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 13630 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13632 i_button_SB_LUT4_I3_I0[2]
.sym 13640 i_rst_b$SB_IO_IN
.sym 13647 i_rst_b$SB_IO_IN
.sym 13649 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 13650 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13653 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 13654 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13655 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 13656 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13657 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13659 w_fetch
.sym 13667 i_button_SB_LUT4_I3_I0[0]
.sym 13668 w_rx_09_fifo_full
.sym 13672 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 13675 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[3]
.sym 13678 w_cs[1]
.sym 13693 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13698 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[3]
.sym 13700 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13701 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13704 i_rst_b$SB_IO_IN
.sym 13705 w_fetch
.sym 13706 w_cs[1]
.sym 13712 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13713 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 13716 i_button_SB_LUT4_I3_I0[0]
.sym 13717 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 13718 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[3]
.sym 13722 w_rx_09_fifo_full
.sym 13723 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 13725 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 13726 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 13727 lvds_clock_$glb_clk
.sym 13728 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 13730 io_ctrl_ins.o_pmod[0]
.sym 13731 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 13732 io_ctrl_ins.o_pmod[2]
.sym 13733 i_button_SB_LUT4_I3_I0[0]
.sym 13734 i_button_SB_LUT4_I3_I2[2]
.sym 13735 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[2]
.sym 13736 i_button_SB_LUT4_I3_I0[2]
.sym 13743 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 13744 w_fetch
.sym 13745 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13746 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13749 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 13750 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13752 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13753 i_rst_b$SB_IO_IN
.sym 13758 w_tx_data_io[1]
.sym 13760 i_button_SB_LUT4_I3_I0[2]
.sym 13761 w_rx_data[2]
.sym 13762 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13763 o_led1$SB_IO_OUT
.sym 13764 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 13778 w_rx_data[1]
.sym 13788 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13804 w_rx_data[1]
.sym 13849 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13850 r_counter_$glb_clk
.sym 13852 i_button_SB_LUT4_I3_I0[3]
.sym 13854 io_ctrl_ins.debug_mode[1]
.sym 13855 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13856 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13858 io_ctrl_ins.debug_mode[0]
.sym 13859 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13866 io_ctrl_ins.o_pmod[1]
.sym 13867 w_ioc[0]
.sym 13869 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13873 o_shdn_rx_lna$SB_IO_OUT
.sym 13875 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[3]
.sym 13886 i_rst_b$SB_IO_IN
.sym 13893 io_ctrl_ins.pmod_dir_state[1]
.sym 13898 i_button_SB_LUT4_I3_I2[2]
.sym 13899 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[2]
.sym 13902 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[3]
.sym 13905 i_button_SB_LUT4_I3_I0[0]
.sym 13906 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13908 i_button_SB_LUT4_I3_I0[2]
.sym 13911 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13919 io_ctrl_ins.debug_mode[1]
.sym 13923 o_led1$SB_IO_OUT
.sym 13926 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[2]
.sym 13927 i_button_SB_LUT4_I3_I2[2]
.sym 13928 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[3]
.sym 13929 o_led1$SB_IO_OUT
.sym 13932 i_button_SB_LUT4_I3_I0[0]
.sym 13933 io_ctrl_ins.pmod_dir_state[1]
.sym 13934 io_ctrl_ins.debug_mode[1]
.sym 13935 i_button_SB_LUT4_I3_I0[2]
.sym 13972 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13973 r_counter_$glb_clk
.sym 13974 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13977 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 13979 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13980 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 13988 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13998 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14003 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14098 io_ctrl_ins.rf_pin_state[3]
.sym 14115 o_shdn_tx_lna$SB_IO_OUT
.sym 14131 i_rst_b$SB_IO_IN
.sym 14240 io_ctrl_ins.rf_pin_state[3]
.sym 14249 i_rst_b$SB_IO_IN
.sym 14252 o_shdn_rx_lna$SB_IO_OUT
.sym 14290 i_rst_b$SB_IO_IN
.sym 14322 i_rst_b$SB_IO_IN
.sym 14344 i_rst_b$SB_IO_IN
.sym 14373 i_rst_b$SB_IO_IN
.sym 14388 i_rst_b_SB_LUT4_I3_O
.sym 14410 i_rst_b_SB_LUT4_I3_O
.sym 14414 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14418 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$SB_IO_IN
.sym 14437 w_smi_data_output[3]
.sym 14438 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14442 i_smi_a2$SB_IO_IN
.sym 14444 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 14468 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 14489 rx_24_fifo.rd_addr_gray[0]
.sym 14546 rx_24_fifo.rd_addr_gray[0]
.sym 14566 lvds_clock_$glb_clk
.sym 14573 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14574 rx_24_fifo.wr_addr_gray_rd[3]
.sym 14578 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14579 rx_24_fifo.wr_addr_gray_rd[2]
.sym 14584 rx_24_fifo.wr_addr[8]
.sym 14587 rx_24_fifo.wr_addr[6]
.sym 14595 rx_24_fifo.wr_addr[2]
.sym 14649 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14651 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 14653 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14657 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14660 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14663 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14670 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14671 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14672 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14676 rx_24_fifo.rd_addr[0]
.sym 14677 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14679 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14680 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14701 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 14706 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14707 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14708 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14709 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14714 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14720 rx_24_fifo.rd_addr[0]
.sym 14721 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14724 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14725 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14726 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14727 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14728 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14729 r_counter_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 14733 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14734 rx_24_fifo.wr_addr_gray_rd[1]
.sym 14735 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14737 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14738 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14744 w_rx_24_fifo_pulled_data[21]
.sym 14749 rx_24_fifo.wr_addr[7]
.sym 14756 rx_24_fifo.rd_addr[5]
.sym 14758 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14759 rx_24_fifo.rd_addr[7]
.sym 14763 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14775 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14777 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 14779 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14781 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14783 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 14788 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14789 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14790 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 14791 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 14792 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14793 rx_24_fifo.rd_addr[6]
.sym 14794 rx_24_fifo.rd_addr[0]
.sym 14797 rx_24_fifo.rd_addr[5]
.sym 14798 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14799 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14800 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14802 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14805 rx_24_fifo.rd_addr[5]
.sym 14806 rx_24_fifo.rd_addr[6]
.sym 14808 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14811 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14813 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14817 rx_24_fifo.rd_addr[0]
.sym 14818 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14826 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14832 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14835 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 14836 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14837 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 14838 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14841 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14842 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14843 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 14844 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14850 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14851 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 14852 lvds_clock_$glb_clk
.sym 14853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14854 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14855 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14857 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 14858 w_rx_24_fifo_empty
.sym 14859 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14860 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14861 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14866 w_rx_24_fifo_pull
.sym 14870 w_rx_24_fifo_data[24]
.sym 14878 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 14879 rx_24_fifo.rd_addr[6]
.sym 14882 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 14884 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 14886 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 14887 rx_24_fifo.rd_addr[7]
.sym 14889 rx_24_fifo.rd_addr[0]
.sym 14895 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 14896 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 14897 rx_24_fifo.wr_addr_gray_rd[4]
.sym 14899 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14900 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 14901 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14902 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14904 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14906 rx_24_fifo.rd_addr[0]
.sym 14907 rx_24_fifo.wr_addr_gray_rd[0]
.sym 14908 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 14909 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14912 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14915 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14917 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14918 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14919 rx_24_fifo.wr_addr_gray[4]
.sym 14921 rx_24_fifo.wr_addr_gray[0]
.sym 14925 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14928 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14929 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14930 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14931 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14935 rx_24_fifo.rd_addr[0]
.sym 14936 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14937 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14941 rx_24_fifo.wr_addr_gray[4]
.sym 14946 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 14947 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 14948 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 14949 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 14953 rx_24_fifo.wr_addr_gray[0]
.sym 14958 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14959 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14960 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14961 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14964 rx_24_fifo.wr_addr_gray_rd[4]
.sym 14970 rx_24_fifo.wr_addr_gray_rd[0]
.sym 14975 r_counter_$glb_clk
.sym 14977 spi_if_ins.spi.r_tx_byte[7]
.sym 14978 spi_if_ins.spi.r_tx_byte[3]
.sym 14979 spi_if_ins.spi.r_tx_byte[0]
.sym 14980 spi_if_ins.spi.r_tx_byte[4]
.sym 14981 spi_if_ins.spi.r_tx_byte[2]
.sym 14982 spi_if_ins.spi.r_tx_byte[5]
.sym 14983 spi_if_ins.spi.r_tx_byte[6]
.sym 14984 spi_if_ins.spi.r_tx_byte[1]
.sym 14989 w_rx_24_fifo_data[30]
.sym 14991 $PACKER_VCC_NET
.sym 14994 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14995 w_rx_24_fifo_data[25]
.sym 15002 spi_if_ins.r_tx_byte[7]
.sym 15006 spi_if_ins.r_tx_byte[0]
.sym 15008 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15010 spi_if_ins.r_tx_byte[1]
.sym 15020 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 15024 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 15026 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15027 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 15028 rx_24_fifo.rd_addr[7]
.sym 15029 rx_24_fifo.rd_addr[0]
.sym 15033 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 15039 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 15040 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 15042 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 15044 rx_24_fifo.rd_addr[8]
.sym 15049 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 15051 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 15053 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 15057 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 15060 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 15065 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 15070 rx_24_fifo.rd_addr[0]
.sym 15075 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 15076 rx_24_fifo.rd_addr[7]
.sym 15077 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 15078 rx_24_fifo.rd_addr[8]
.sym 15081 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 15082 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 15083 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15084 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 15087 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 15093 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 15094 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 15096 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 15097 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 15098 r_counter_$glb_clk
.sym 15099 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15100 spi_if_ins.r_tx_byte[2]
.sym 15102 w_smi_read_req
.sym 15103 spi_if_ins.r_tx_byte[5]
.sym 15111 i_rst_b$SB_IO_IN
.sym 15112 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 15113 rx_24_fifo.rd_addr[8]
.sym 15116 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 15118 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 15120 rx_24_fifo.rd_addr[0]
.sym 15124 spi_if_ins.r_tx_byte[6]
.sym 15126 spi_if_ins.r_tx_byte[3]
.sym 15134 spi_if_ins.r_tx_byte[4]
.sym 15135 r_tx_data_SB_DFFE_Q_E
.sym 15144 rx_24_fifo.wr_addr_gray_rd[5]
.sym 15145 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15158 rx_24_fifo.wr_addr_gray_rd[6]
.sym 15160 rx_24_fifo.wr_addr_gray[6]
.sym 15162 rx_24_fifo.wr_addr_gray[5]
.sym 15167 rx_24_fifo.wr_addr_gray_rd[8]
.sym 15168 rx_24_fifo.wr_addr[8]
.sym 15175 rx_24_fifo.wr_addr_gray_rd[6]
.sym 15180 rx_24_fifo.wr_addr_gray[6]
.sym 15188 rx_24_fifo.wr_addr[8]
.sym 15194 rx_24_fifo.wr_addr_gray[5]
.sym 15199 rx_24_fifo.wr_addr_gray_rd[5]
.sym 15212 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15218 rx_24_fifo.wr_addr_gray_rd[8]
.sym 15221 r_counter_$glb_clk
.sym 15223 spi_if_ins.r_tx_byte[7]
.sym 15225 spi_if_ins.r_tx_byte[0]
.sym 15226 spi_if_ins.r_tx_byte[4]
.sym 15227 spi_if_ins.r_tx_byte[1]
.sym 15229 spi_if_ins.r_tx_byte[6]
.sym 15230 spi_if_ins.r_tx_byte[3]
.sym 15239 o_miso_$_TBUF__Y_E
.sym 15247 r_tx_data[0]
.sym 15250 r_tx_data[2]
.sym 15255 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15257 w_tx_data_sys[0]
.sym 15258 w_tx_data_io[0]
.sym 15270 i_button_SB_LUT4_I3_I0[0]
.sym 15291 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15306 i_button_SB_LUT4_I3_I0[0]
.sym 15343 sys_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15346 r_tx_data[4]
.sym 15349 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15350 r_tx_data[7]
.sym 15351 r_tx_data_SB_DFFE_Q_E
.sym 15352 r_tx_data[5]
.sym 15364 rx_24_fifo.wr_addr_gray_rd[7]
.sym 15373 w_rx_data[0]
.sym 15374 w_cs[1]
.sym 15377 w_cs[3]
.sym 15381 w_cs[1]
.sym 15387 i_glob_clock$SB_IO_IN
.sym 15388 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15390 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 15391 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15396 w_fetch
.sym 15398 w_tx_data_io[2]
.sym 15399 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15401 i_rst_b$SB_IO_IN
.sym 15403 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15404 w_tx_data_smi[3]
.sym 15405 r_tx_data_SB_DFFE_Q_E
.sym 15406 i_rst_b$SB_IO_IN
.sym 15407 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15411 w_tx_data_smi[2]
.sym 15412 w_tx_data_io[3]
.sym 15414 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15415 w_tx_data_io[1]
.sym 15417 w_cs[0]
.sym 15418 w_tx_data_smi[1]
.sym 15423 i_rst_b$SB_IO_IN
.sym 15426 w_tx_data_io[1]
.sym 15427 w_tx_data_smi[1]
.sym 15428 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15429 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15432 w_tx_data_io[3]
.sym 15433 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15434 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15435 w_tx_data_smi[3]
.sym 15438 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15440 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15441 w_tx_data_io[2]
.sym 15444 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15445 i_rst_b$SB_IO_IN
.sym 15446 w_fetch
.sym 15447 w_cs[0]
.sym 15457 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15459 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 15463 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15464 w_tx_data_smi[2]
.sym 15465 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15466 r_tx_data_SB_DFFE_Q_E
.sym 15467 i_glob_clock$SB_IO_IN
.sym 15468 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15469 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15470 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15471 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15472 w_ioc[2]
.sym 15473 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15474 w_ioc[3]
.sym 15475 w_cs[0]
.sym 15476 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 15481 i_glob_clock$SB_IO_IN
.sym 15483 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15484 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 15486 w_tx_data_io[2]
.sym 15488 i_glob_clock$SB_IO_IN
.sym 15492 w_fetch
.sym 15494 w_tx_data_io[4]
.sym 15495 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15498 w_tx_data_io[3]
.sym 15499 w_rx_data[0]
.sym 15500 spi_if_ins.w_rx_data_valid
.sym 15504 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15512 spi_if_ins.state_if[1]
.sym 15515 spi_if_ins.w_rx_data_valid
.sym 15516 spi_if_ins.state_if[0]
.sym 15518 w_cs[2]
.sym 15519 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15520 spi_if_ins.state_if[1]
.sym 15521 r_tx_data_SB_DFFE_Q_E
.sym 15522 spi_if_ins.state_if[2]
.sym 15523 r_tx_data_SB_DFFE_Q_E
.sym 15524 w_tx_data_smi[0]
.sym 15525 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 15526 i_glob_clock$SB_IO_IN
.sym 15528 w_tx_data_io[0]
.sym 15529 w_tx_data_sys[0]
.sym 15530 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15534 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15536 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15537 w_cs[3]
.sym 15540 w_cs[0]
.sym 15541 w_cs[1]
.sym 15543 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15544 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15545 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 15546 w_tx_data_sys[0]
.sym 15549 w_cs[0]
.sym 15550 w_cs[1]
.sym 15551 w_cs[2]
.sym 15552 w_cs[3]
.sym 15555 spi_if_ins.state_if[1]
.sym 15556 spi_if_ins.state_if[2]
.sym 15557 spi_if_ins.state_if[0]
.sym 15558 spi_if_ins.w_rx_data_valid
.sym 15564 r_tx_data_SB_DFFE_Q_E
.sym 15567 w_cs[1]
.sym 15568 w_cs[0]
.sym 15569 w_cs[3]
.sym 15570 w_cs[2]
.sym 15573 spi_if_ins.state_if[2]
.sym 15575 spi_if_ins.state_if[1]
.sym 15576 spi_if_ins.state_if[0]
.sym 15585 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15586 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15587 w_tx_data_smi[0]
.sym 15588 w_tx_data_io[0]
.sym 15589 r_tx_data_SB_DFFE_Q_E
.sym 15590 i_glob_clock$SB_IO_IN
.sym 15592 w_rx_data[5]
.sym 15593 w_rx_data[0]
.sym 15594 w_rx_data[4]
.sym 15595 w_rx_data[7]
.sym 15596 w_rx_data[3]
.sym 15597 w_rx_data[6]
.sym 15598 w_rx_data[1]
.sym 15599 w_rx_data[2]
.sym 15604 spi_if_ins.w_rx_data[5]
.sym 15606 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15607 i_rst_b$SB_IO_IN
.sym 15608 spi_if_ins.w_rx_data[2]
.sym 15610 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15613 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15614 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15615 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15616 spi_if_ins.w_rx_data[2]
.sym 15617 w_rx_data[3]
.sym 15620 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15622 io_ctrl_ins.o_pmod[2]
.sym 15625 w_tx_data_io[7]
.sym 15633 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 15635 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15637 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15638 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15643 spi_if_ins.state_if[1]
.sym 15646 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15647 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 15651 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15652 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15655 spi_if_ins.state_if[0]
.sym 15658 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15660 spi_if_ins.w_rx_data_valid
.sym 15661 spi_if_ins.state_if[2]
.sym 15663 i_rst_b$SB_IO_IN
.sym 15666 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15667 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15669 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 15672 spi_if_ins.state_if[2]
.sym 15673 spi_if_ins.state_if[0]
.sym 15674 spi_if_ins.state_if[1]
.sym 15675 spi_if_ins.w_rx_data_valid
.sym 15678 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 15684 spi_if_ins.state_if[2]
.sym 15685 spi_if_ins.state_if[0]
.sym 15686 spi_if_ins.state_if[1]
.sym 15687 spi_if_ins.w_rx_data_valid
.sym 15690 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15696 i_rst_b$SB_IO_IN
.sym 15697 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15699 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15702 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15708 i_rst_b$SB_IO_IN
.sym 15709 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15710 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15711 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15712 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15714 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15715 w_tx_data_io[4]
.sym 15716 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 15717 w_tx_data_io[3]
.sym 15718 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15720 w_tx_data_io[0]
.sym 15721 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15722 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15727 spi_if_ins.w_rx_data[0]
.sym 15728 i_rst_b$SB_IO_IN
.sym 15731 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15732 w_rx_data[2]
.sym 15733 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15734 w_cs[2]
.sym 15736 spi_if_ins.w_rx_data[1]
.sym 15737 spi_if_ins.state_if[2]
.sym 15739 w_rx_data[4]
.sym 15741 i_config[3]$SB_IO_IN
.sym 15742 w_tx_data_io[0]
.sym 15745 w_rx_data[6]
.sym 15747 w_rx_data[1]
.sym 15748 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15749 w_rx_data[2]
.sym 15758 spi_if_ins.state_if[1]
.sym 15759 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 15761 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15762 spi_if_ins.state_if[0]
.sym 15764 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 15767 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15768 spi_if_ins.state_if[2]
.sym 15770 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15771 i_button_SB_LUT4_I3_I0[2]
.sym 15774 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15777 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15778 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 15779 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15780 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15782 io_ctrl_ins.o_pmod[2]
.sym 15787 w_ioc[0]
.sym 15789 spi_if_ins.state_if[1]
.sym 15791 spi_if_ins.state_if[0]
.sym 15795 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15797 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15801 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15802 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15803 w_ioc[0]
.sym 15808 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15810 w_ioc[0]
.sym 15813 spi_if_ins.state_if[1]
.sym 15814 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15815 spi_if_ins.state_if[0]
.sym 15816 spi_if_ins.state_if[2]
.sym 15819 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15821 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15822 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15825 w_ioc[0]
.sym 15827 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15828 io_ctrl_ins.o_pmod[2]
.sym 15831 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 15832 i_button_SB_LUT4_I3_I0[2]
.sym 15833 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 15834 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 15835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15836 r_counter_$glb_clk
.sym 15837 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 15838 w_tx_data_io[5]
.sym 15839 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 15840 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 15841 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 15842 w_tx_data_io[7]
.sym 15843 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15844 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 15845 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 15850 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15853 i_rst_b$SB_IO_IN
.sym 15858 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15864 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15865 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 15867 i_button_SB_LUT4_I3_I0[3]
.sym 15870 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15871 w_rx_data[3]
.sym 15872 o_shdn_tx_lna$SB_IO_OUT
.sym 15873 w_rx_data[0]
.sym 15882 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 15883 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[3]
.sym 15885 w_ioc[0]
.sym 15889 o_shdn_rx_lna$SB_IO_OUT
.sym 15891 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15892 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15893 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15894 io_ctrl_ins.o_pmod[1]
.sym 15897 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 15898 o_shdn_tx_lna$SB_IO_OUT
.sym 15899 i_button_SB_LUT4_I3_I0[0]
.sym 15906 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15907 w_rx_data[0]
.sym 15909 w_rx_data[2]
.sym 15912 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[3]
.sym 15913 o_shdn_tx_lna$SB_IO_OUT
.sym 15914 i_button_SB_LUT4_I3_I0[0]
.sym 15915 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 15918 w_rx_data[0]
.sym 15924 w_ioc[0]
.sym 15925 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15926 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15927 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15930 w_rx_data[2]
.sym 15936 w_ioc[0]
.sym 15938 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15939 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15942 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15943 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15945 w_ioc[0]
.sym 15948 io_ctrl_ins.o_pmod[1]
.sym 15949 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 15950 w_ioc[0]
.sym 15951 o_shdn_rx_lna$SB_IO_OUT
.sym 15955 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15956 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 15957 w_ioc[0]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15962 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 15963 io_ctrl_ins.pmod_dir_state[0]
.sym 15964 io_ctrl_ins.pmod_dir_state[6]
.sym 15965 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15966 i_button_SB_LUT4_I3_I2[1]
.sym 15967 i_button_SB_LUT4_I3_O[0]
.sym 15968 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15974 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 15975 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15980 w_cs[1]
.sym 15987 w_rx_data[0]
.sym 15989 io_ctrl_ins.debug_mode[0]
.sym 16003 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16005 i_rst_b$SB_IO_IN
.sym 16006 i_button_SB_LUT4_I3_I0[0]
.sym 16009 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16011 w_rx_data[4]
.sym 16013 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16017 i_button_SB_LUT4_I3_I0[2]
.sym 16019 w_rx_data[1]
.sym 16033 w_rx_data[0]
.sym 16037 w_rx_data[4]
.sym 16050 w_rx_data[1]
.sym 16053 i_rst_b$SB_IO_IN
.sym 16055 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16056 i_button_SB_LUT4_I3_I0[2]
.sym 16060 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16061 i_button_SB_LUT4_I3_I0[0]
.sym 16073 w_rx_data[0]
.sym 16077 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16079 i_rst_b$SB_IO_IN
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16082 r_counter_$glb_clk
.sym 16083 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16085 o_led0$SB_IO_OUT
.sym 16087 o_led1$SB_IO_OUT
.sym 16092 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16096 i_button_SB_LUT4_I3_I0[3]
.sym 16097 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 16102 io_ctrl_ins.debug_mode[1]
.sym 16106 i_rst_b$SB_IO_IN
.sym 16113 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16117 w_rx_data[3]
.sym 16126 w_rx_data[2]
.sym 16135 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 16136 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16140 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16141 w_rx_data[3]
.sym 16172 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16173 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 16184 w_rx_data[3]
.sym 16188 w_rx_data[2]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16205 r_counter_$glb_clk
.sym 16206 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16208 io_ctrl_ins.rf_pin_state[0]
.sym 16209 io_ctrl_ins.rf_pin_state[4]
.sym 16210 io_ctrl_ins.rf_pin_state[6]
.sym 16211 io_ctrl_ins.rf_pin_state[7]
.sym 16212 io_ctrl_ins.rf_pin_state[2]
.sym 16214 io_ctrl_ins.rf_pin_state[1]
.sym 16219 o_shdn_rx_lna$SB_IO_OUT
.sym 16221 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 16222 o_led1$SB_IO_OUT
.sym 16228 o_led0$SB_IO_OUT
.sym 16229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16232 i_config[3]$SB_IO_IN
.sym 16236 i_button$SB_IO_IN
.sym 16238 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16250 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 16277 w_rx_data[3]
.sym 16283 w_rx_data[3]
.sym 16327 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 16328 r_counter_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16519 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16577 w_tx_data_io[5]
.sym 16587 i_smi_a2$SB_IO_IN
.sym 16610 rx_24_fifo.wr_addr_gray_rd[2]
.sym 16628 rx_24_fifo.wr_addr_gray_rd[2]
.sym 16675 r_counter_$glb_clk
.sym 16681 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 16682 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 16684 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 16685 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16688 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 16695 rx_24_fifo.wr_addr[3]
.sym 16696 rx_24_fifo.wr_addr[0]
.sym 16703 rx_24_fifo.wr_addr[5]
.sym 16710 i_ss$SB_IO_IN
.sym 16714 w_smi_data_output[4]
.sym 16732 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 16736 smi_ctrl_ins.int_cnt_24[4]
.sym 16766 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 16776 rx_24_fifo.wr_addr_gray_rd[3]
.sym 16777 rx_24_fifo.wr_addr_gray[2]
.sym 16778 rx_24_fifo.wr_addr_gray[3]
.sym 16783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16800 rx_24_fifo.wr_addr_gray_rd[3]
.sym 16803 rx_24_fifo.wr_addr_gray[3]
.sym 16829 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16830 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 16835 rx_24_fifo.wr_addr_gray[2]
.sym 16838 r_counter_$glb_clk
.sym 16840 spi_if_ins.spi.SCKr[1]
.sym 16844 spi_if_ins.spi.SCKr[0]
.sym 16845 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 16846 spi_if_ins.spi.SCKr[2]
.sym 16852 rx_24_fifo.rd_addr[6]
.sym 16853 rx_24_fifo.rd_addr[7]
.sym 16854 rx_24_fifo.rd_addr[0]
.sym 16859 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 16861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 16866 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 16867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 16869 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16870 $PACKER_VCC_NET
.sym 16875 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16882 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16885 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16887 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16888 rx_24_fifo.wr_addr_gray[1]
.sym 16889 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 16897 rx_24_fifo.rd_addr[5]
.sym 16900 rx_24_fifo.wr_addr_gray_rd[1]
.sym 16901 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 16902 rx_24_fifo.rd_addr[6]
.sym 16903 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16907 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16909 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16910 rx_24_fifo.rd_addr[7]
.sym 16911 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 16912 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16915 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 16916 rx_24_fifo.rd_addr[5]
.sym 16926 rx_24_fifo.rd_addr[7]
.sym 16928 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 16929 rx_24_fifo.rd_addr[6]
.sym 16934 rx_24_fifo.wr_addr_gray[1]
.sym 16938 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16939 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16940 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16941 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 16951 rx_24_fifo.wr_addr_gray_rd[1]
.sym 16956 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16957 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16958 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16959 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16961 r_counter_$glb_clk
.sym 16964 $PACKER_VCC_NET
.sym 16965 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16966 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 16967 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16968 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16969 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 16970 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 16973 w_rx_data[6]
.sym 16976 i_sck$SB_IO_IN
.sym 16981 rx_24_fifo.wr_addr[3]
.sym 16985 rx_24_fifo.wr_addr[0]
.sym 16987 w_rx_24_fifo_empty
.sym 16992 w_smi_data_output[4]
.sym 16996 i_ss$SB_IO_IN
.sym 16998 $PACKER_VCC_NET
.sym 17004 spi_if_ins.spi.r_tx_byte[7]
.sym 17005 spi_if_ins.spi.r_tx_byte[3]
.sym 17006 spi_if_ins.spi.r_tx_byte[0]
.sym 17007 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 17008 spi_if_ins.spi.r_tx_byte[2]
.sym 17009 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 17010 spi_if_ins.spi.r_tx_byte[6]
.sym 17011 spi_if_ins.spi.r_tx_byte[1]
.sym 17015 spi_if_ins.spi.r_tx_byte[4]
.sym 17017 spi_if_ins.spi.r_tx_byte[5]
.sym 17018 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17019 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 17020 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17022 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17024 w_rx_24_fifo_empty
.sym 17029 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17030 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17031 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17032 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17033 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17037 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17038 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17039 spi_if_ins.spi.r_tx_byte[5]
.sym 17040 spi_if_ins.spi.r_tx_byte[1]
.sym 17043 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17044 spi_if_ins.spi.r_tx_byte[4]
.sym 17045 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17046 spi_if_ins.spi.r_tx_byte[0]
.sym 17056 spi_if_ins.spi.r_tx_byte[6]
.sym 17057 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17058 spi_if_ins.spi.r_tx_byte[2]
.sym 17061 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 17062 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 17063 w_rx_24_fifo_empty
.sym 17064 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 17067 spi_if_ins.spi.r_tx_byte[3]
.sym 17068 spi_if_ins.spi.r_tx_byte[7]
.sym 17069 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17073 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17074 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17075 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17076 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17079 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17080 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17081 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17082 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17084 r_counter_$glb_clk
.sym 17085 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17088 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17090 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17091 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17092 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17093 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17097 w_rx_data[1]
.sym 17107 $PACKER_VCC_NET
.sym 17119 w_smi_read_req
.sym 17130 spi_if_ins.r_tx_byte[5]
.sym 17135 spi_if_ins.r_tx_byte[2]
.sym 17138 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17140 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17143 spi_if_ins.r_tx_byte[7]
.sym 17147 spi_if_ins.r_tx_byte[0]
.sym 17149 spi_if_ins.r_tx_byte[3]
.sym 17151 spi_if_ins.r_tx_byte[1]
.sym 17155 spi_if_ins.r_tx_byte[6]
.sym 17157 spi_if_ins.r_tx_byte[4]
.sym 17160 spi_if_ins.r_tx_byte[7]
.sym 17169 spi_if_ins.r_tx_byte[3]
.sym 17174 spi_if_ins.r_tx_byte[0]
.sym 17178 spi_if_ins.r_tx_byte[4]
.sym 17185 spi_if_ins.r_tx_byte[2]
.sym 17192 spi_if_ins.r_tx_byte[5]
.sym 17197 spi_if_ins.r_tx_byte[6]
.sym 17202 spi_if_ins.r_tx_byte[1]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17209 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17210 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17212 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17213 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17214 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17216 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17219 w_rx_data[2]
.sym 17233 i_glob_clock$SB_IO_IN
.sym 17238 spi_if_ins.r_tx_byte[7]
.sym 17242 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17243 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17259 w_rx_24_fifo_empty
.sym 17261 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17270 w_rx_09_fifo_empty
.sym 17271 r_tx_data[5]
.sym 17273 r_tx_data[2]
.sym 17286 r_tx_data[2]
.sym 17295 w_rx_24_fifo_empty
.sym 17297 w_rx_09_fifo_empty
.sym 17301 r_tx_data[5]
.sym 17329 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17338 rx_24_fifo.wr_addr_gray_rd[7]
.sym 17343 w_rx_data[5]
.sym 17353 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17357 r_tx_data[5]
.sym 17358 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17360 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17373 r_tx_data[4]
.sym 17377 r_tx_data[7]
.sym 17384 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17390 r_tx_data[0]
.sym 17391 r_tx_data[3]
.sym 17395 r_tx_data[6]
.sym 17398 r_tx_data[1]
.sym 17406 r_tx_data[7]
.sym 17421 r_tx_data[0]
.sym 17425 r_tx_data[4]
.sym 17432 r_tx_data[1]
.sym 17442 r_tx_data[6]
.sym 17451 r_tx_data[3]
.sym 17452 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17455 spi_if_ins.spi.r_rx_byte[4]
.sym 17456 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17458 spi_if_ins.spi.r_rx_byte[3]
.sym 17460 spi_if_ins.spi.r_rx_byte[6]
.sym 17461 spi_if_ins.spi.r_rx_byte[7]
.sym 17462 spi_if_ins.spi.r_rx_byte[5]
.sym 17465 w_rx_data[0]
.sym 17478 i_smi_a2$SB_IO_IN
.sym 17490 w_cs[2]
.sym 17496 w_tx_data_io[7]
.sym 17498 r_tx_data_SB_DFFE_Q_E
.sym 17500 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17503 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 17504 i_rst_b$SB_IO_IN
.sym 17505 i_glob_clock$SB_IO_IN
.sym 17512 w_tx_data_io[5]
.sym 17514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17517 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17521 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17524 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 17525 w_tx_data_io[4]
.sym 17529 w_tx_data_io[4]
.sym 17530 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 17547 i_rst_b$SB_IO_IN
.sym 17548 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17549 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17553 w_tx_data_io[7]
.sym 17554 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 17555 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17559 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 17561 i_rst_b$SB_IO_IN
.sym 17565 w_tx_data_io[5]
.sym 17566 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 17567 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17575 r_tx_data_SB_DFFE_Q_E
.sym 17576 i_glob_clock$SB_IO_IN
.sym 17577 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17578 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17579 spi_if_ins.w_rx_data[3]
.sym 17580 spi_if_ins.w_rx_data[6]
.sym 17581 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17582 spi_if_ins.w_rx_data[5]
.sym 17583 spi_if_ins.w_rx_data[4]
.sym 17589 w_rx_data[4]
.sym 17591 spi_if_ins.w_rx_data[2]
.sym 17592 r_tx_data_SB_DFFE_Q_E
.sym 17599 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17600 w_tx_data_io[7]
.sym 17601 i_ss$SB_IO_IN
.sym 17602 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17608 w_ioc[0]
.sym 17609 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17612 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17626 spi_if_ins.w_rx_data[2]
.sym 17627 w_cs[1]
.sym 17630 w_cs[3]
.sym 17636 spi_if_ins.w_rx_data[3]
.sym 17637 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17640 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17643 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17646 w_ioc[2]
.sym 17647 w_ioc[4]
.sym 17648 w_ioc[3]
.sym 17649 w_cs[0]
.sym 17650 w_cs[2]
.sym 17652 w_cs[3]
.sym 17653 w_cs[0]
.sym 17654 w_cs[2]
.sym 17655 w_cs[1]
.sym 17658 w_ioc[4]
.sym 17659 w_ioc[3]
.sym 17660 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17661 w_ioc[2]
.sym 17664 w_cs[3]
.sym 17665 w_cs[0]
.sym 17666 w_cs[2]
.sym 17667 w_cs[1]
.sym 17670 spi_if_ins.w_rx_data[2]
.sym 17676 w_ioc[3]
.sym 17678 w_ioc[2]
.sym 17679 w_ioc[4]
.sym 17684 spi_if_ins.w_rx_data[3]
.sym 17689 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17694 w_cs[0]
.sym 17695 w_cs[3]
.sym 17696 w_cs[1]
.sym 17697 w_cs[2]
.sym 17698 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17699 r_counter_$glb_clk
.sym 17701 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17702 w_ioc[0]
.sym 17704 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17705 w_ioc[4]
.sym 17706 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 17707 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17711 w_rx_data[7]
.sym 17717 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17719 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17725 w_rx_data[3]
.sym 17729 w_rx_data[1]
.sym 17731 w_rx_data[2]
.sym 17733 w_rx_data[5]
.sym 17735 w_rx_data[0]
.sym 17736 w_ioc[0]
.sym 17744 spi_if_ins.w_rx_data[6]
.sym 17745 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17746 spi_if_ins.w_rx_data[5]
.sym 17747 spi_if_ins.w_rx_data[4]
.sym 17751 spi_if_ins.w_rx_data[3]
.sym 17752 spi_if_ins.w_rx_data[1]
.sym 17755 spi_if_ins.w_rx_data[0]
.sym 17759 spi_if_ins.w_rx_data[2]
.sym 17769 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17775 spi_if_ins.w_rx_data[5]
.sym 17782 spi_if_ins.w_rx_data[0]
.sym 17788 spi_if_ins.w_rx_data[4]
.sym 17793 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 17799 spi_if_ins.w_rx_data[3]
.sym 17806 spi_if_ins.w_rx_data[6]
.sym 17812 spi_if_ins.w_rx_data[1]
.sym 17819 spi_if_ins.w_rx_data[2]
.sym 17821 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17824 io_ctrl_ins.o_pmod[7]
.sym 17825 io_ctrl_ins.o_pmod[4]
.sym 17826 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17827 io_ctrl_ins.o_pmod[1]
.sym 17828 io_ctrl_ins.o_pmod[3]
.sym 17829 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17830 io_ctrl_ins.o_pmod[6]
.sym 17831 io_ctrl_ins.o_pmod[5]
.sym 17837 w_cs[3]
.sym 17838 spi_if_ins.w_rx_data_valid
.sym 17841 spi_if_ins.w_rx_data[1]
.sym 17843 w_cs[1]
.sym 17844 spi_if_ins.w_rx_data[0]
.sym 17845 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 17846 w_rx_data[3]
.sym 17849 w_rx_data[4]
.sym 17850 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17851 w_rx_data[7]
.sym 17853 i_config[2]$SB_IO_IN
.sym 17854 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17855 io_ctrl_ins.mixer_en_state
.sym 17857 i_config[1]$SB_IO_IN
.sym 17865 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17866 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17867 io_ctrl_ins.debug_mode[0]
.sym 17868 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17870 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17871 i_rst_b$SB_IO_IN
.sym 17874 w_ioc[0]
.sym 17875 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17876 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17878 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[0]
.sym 17879 io_ctrl_ins.mixer_en_state
.sym 17881 i_config[1]$SB_IO_IN
.sym 17882 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 17883 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17885 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17886 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17887 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 17888 i_button_SB_LUT4_I3_I0[2]
.sym 17889 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17890 io_ctrl_ins.o_pmod[0]
.sym 17892 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17894 i_button_SB_LUT4_I3_I2[2]
.sym 17895 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17896 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17898 i_config[1]$SB_IO_IN
.sym 17899 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17900 i_button_SB_LUT4_I3_I2[2]
.sym 17901 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17904 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17905 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17910 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17911 i_button_SB_LUT4_I3_I0[2]
.sym 17912 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17913 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17916 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17917 i_rst_b$SB_IO_IN
.sym 17918 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 17919 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17924 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17928 i_button_SB_LUT4_I3_I0[2]
.sym 17929 io_ctrl_ins.debug_mode[0]
.sym 17930 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17931 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 17934 w_ioc[0]
.sym 17935 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17936 io_ctrl_ins.o_pmod[0]
.sym 17937 io_ctrl_ins.mixer_en_state
.sym 17940 i_button_SB_LUT4_I3_I0[2]
.sym 17943 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[0]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17945 r_counter_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17947 io_ctrl_ins.pmod_dir_state[3]
.sym 17948 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17949 i_button_SB_LUT4_I3_O[1]
.sym 17950 i_button_SB_LUT4_I3_I0[1]
.sym 17951 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17952 io_ctrl_ins.pmod_dir_state[5]
.sym 17953 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[3]
.sym 17960 spi_if_ins.w_rx_data_valid
.sym 17961 io_ctrl_ins.debug_mode[0]
.sym 17967 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17972 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17973 i_config[0]$SB_IO_IN
.sym 17980 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 17982 o_tr_vc1$SB_IO_OUT
.sym 17990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 17991 io_ctrl_ins.pmod_dir_state[6]
.sym 17992 i_button_SB_LUT4_I3_I0[0]
.sym 17993 i_button_SB_LUT4_I3_I2[2]
.sym 17994 i_config[3]$SB_IO_IN
.sym 17995 i_button_SB_LUT4_I3_I0[2]
.sym 17999 i_config[0]$SB_IO_IN
.sym 18001 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 18002 i_button_SB_LUT4_I3_O[0]
.sym 18003 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18004 i_button_SB_LUT4_I3_I0[3]
.sym 18005 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 18006 w_ioc[0]
.sym 18007 i_button_SB_LUT4_I3_I0[1]
.sym 18009 io_ctrl_ins.pmod_dir_state[5]
.sym 18011 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18012 io_ctrl_ins.pmod_dir_state[3]
.sym 18013 i_config[2]$SB_IO_IN
.sym 18014 i_button_SB_LUT4_I3_O[1]
.sym 18015 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 18016 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 18017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[0]
.sym 18023 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18024 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 18027 i_button_SB_LUT4_I3_I0[1]
.sym 18028 i_button_SB_LUT4_I3_I0[0]
.sym 18029 i_button_SB_LUT4_I3_I0[2]
.sym 18030 i_button_SB_LUT4_I3_I0[3]
.sym 18033 w_ioc[0]
.sym 18034 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18035 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 18039 io_ctrl_ins.pmod_dir_state[6]
.sym 18040 i_config[3]$SB_IO_IN
.sym 18041 i_button_SB_LUT4_I3_I2[2]
.sym 18042 i_button_SB_LUT4_I3_I0[0]
.sym 18046 i_button_SB_LUT4_I3_O[0]
.sym 18048 i_button_SB_LUT4_I3_O[1]
.sym 18051 io_ctrl_ins.pmod_dir_state[3]
.sym 18052 i_button_SB_LUT4_I3_I0[0]
.sym 18053 i_button_SB_LUT4_I3_I2[2]
.sym 18054 i_config[0]$SB_IO_IN
.sym 18057 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 18060 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 18063 i_button_SB_LUT4_I3_I2[2]
.sym 18064 i_config[2]$SB_IO_IN
.sym 18065 io_ctrl_ins.pmod_dir_state[5]
.sym 18066 i_button_SB_LUT4_I3_I0[0]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 18068 r_counter_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[0]
.sym 18071 o_rx_h_tx_l$SB_IO_OUT
.sym 18072 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18073 io_ctrl_ins.mixer_en_state
.sym 18075 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18076 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18096 o_tr_vc1_b$SB_IO_OUT
.sym 18100 io_ctrl_ins.rf_pin_state[6]
.sym 18102 io_ctrl_ins.rf_pin_state[7]
.sym 18105 o_led1$SB_IO_OUT
.sym 18111 i_button_SB_LUT4_I3_I0[3]
.sym 18112 o_led0$SB_IO_OUT
.sym 18113 io_ctrl_ins.debug_mode[1]
.sym 18116 i_button_SB_LUT4_I3_I2[1]
.sym 18118 w_rx_data[0]
.sym 18120 i_button$SB_IO_IN
.sym 18121 w_rx_data[7]
.sym 18122 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18123 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 18124 i_rst_b$SB_IO_IN
.sym 18125 io_ctrl_ins.debug_mode[0]
.sym 18126 w_rx_data[6]
.sym 18129 io_ctrl_ins.pmod_dir_state[0]
.sym 18131 i_button_SB_LUT4_I3_I0[0]
.sym 18132 i_button_SB_LUT4_I3_I2[2]
.sym 18139 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18145 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 18146 i_rst_b$SB_IO_IN
.sym 18147 i_button_SB_LUT4_I3_I2[2]
.sym 18150 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18151 i_button_SB_LUT4_I3_I0[3]
.sym 18152 io_ctrl_ins.debug_mode[0]
.sym 18153 i_rst_b$SB_IO_IN
.sym 18159 w_rx_data[0]
.sym 18165 w_rx_data[6]
.sym 18169 io_ctrl_ins.debug_mode[0]
.sym 18170 io_ctrl_ins.debug_mode[1]
.sym 18176 w_rx_data[7]
.sym 18180 i_button$SB_IO_IN
.sym 18181 i_button_SB_LUT4_I3_I2[1]
.sym 18182 i_button_SB_LUT4_I3_I0[0]
.sym 18183 i_button_SB_LUT4_I3_I2[2]
.sym 18186 i_button_SB_LUT4_I3_I2[2]
.sym 18187 io_ctrl_ins.pmod_dir_state[0]
.sym 18188 o_led0$SB_IO_OUT
.sym 18189 i_button_SB_LUT4_I3_I0[0]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18191 r_counter_$glb_clk
.sym 18195 o_tr_vc2$SB_IO_OUT
.sym 18196 o_shdn_tx_lna$SB_IO_OUT
.sym 18197 o_shdn_rx_lna$SB_IO_OUT
.sym 18198 o_tr_vc1$SB_IO_OUT
.sym 18199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18200 o_tr_vc1_b$SB_IO_OUT
.sym 18205 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18216 i_button$SB_IO_IN
.sym 18224 io_ctrl_ins.rf_pin_state[0]
.sym 18248 w_rx_data[0]
.sym 18261 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18262 w_rx_data[1]
.sym 18273 w_rx_data[0]
.sym 18285 w_rx_data[1]
.sym 18313 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18315 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 18330 i_button_SB_LUT4_I3_I0[3]
.sym 18331 o_shdn_tx_lna$SB_IO_OUT
.sym 18345 i_config[2]$SB_IO_IN
.sym 18349 i_config[1]$SB_IO_IN
.sym 18374 w_rx_data[0]
.sym 18375 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 18376 w_rx_data[1]
.sym 18378 w_rx_data[7]
.sym 18382 w_rx_data[6]
.sym 18384 w_rx_data[4]
.sym 18386 w_rx_data[2]
.sym 18388 w_rx_data[5]
.sym 18390 w_rx_data[5]
.sym 18398 w_rx_data[0]
.sym 18404 w_rx_data[4]
.sym 18409 w_rx_data[6]
.sym 18417 w_rx_data[7]
.sym 18423 w_rx_data[2]
.sym 18432 w_rx_data[1]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 18437 r_counter_$glb_clk
.sym 18464 i_config[0]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18582 o_led1$SB_IO_OUT
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$SB_IO_IN
.sym 18641 i_smi_a2$SB_IO_IN
.sym 18651 i_smi_a2$SB_IO_IN
.sym 18654 w_smi_data_output[4]
.sym 18659 i_smi_a2$SB_IO_IN
.sym 18661 w_rx_24_fifo_pulled_data[16]
.sym 18663 w_rx_24_fifo_pulled_data[20]
.sym 18665 w_rx_24_fifo_pulled_data[18]
.sym 18667 w_rx_24_fifo_pulled_data[22]
.sym 18692 $PACKER_VCC_NET
.sym 18695 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18789 w_rx_24_fifo_pulled_data[17]
.sym 18791 w_rx_24_fifo_pulled_data[21]
.sym 18793 w_rx_24_fifo_pulled_data[19]
.sym 18795 w_rx_24_fifo_pulled_data[23]
.sym 18799 $PACKER_VCC_NET
.sym 18801 $PACKER_VCC_NET
.sym 18809 w_rx_24_fifo_data[22]
.sym 18817 rx_24_fifo.wr_addr[1]
.sym 18820 w_rx_24_fifo_data[21]
.sym 18830 i_smi_soe_se$SB_IO_IN
.sym 18837 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 18839 w_rx_24_fifo_pulled_data[16]
.sym 18841 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 18844 w_rx_24_fifo_pulled_data[25]
.sym 18845 $PACKER_VCC_NET
.sym 18846 w_smi_data_output[5]
.sym 18848 w_rx_24_fifo_data[26]
.sym 18853 $PACKER_VCC_NET
.sym 18854 w_rx_24_fifo_data[28]
.sym 18855 w_rx_24_fifo_pull
.sym 18866 w_rx_24_fifo_pulled_data[25]
.sym 18867 smi_ctrl_ins.int_cnt_24[3]
.sym 18868 w_rx_24_fifo_pulled_data[20]
.sym 18870 w_rx_24_fifo_pulled_data[18]
.sym 18871 smi_ctrl_ins.int_cnt_24[4]
.sym 18872 w_rx_24_fifo_pulled_data[22]
.sym 18875 smi_ctrl_ins.int_cnt_24[4]
.sym 18878 smi_ctrl_ins.int_cnt_24[3]
.sym 18886 w_rx_24_fifo_pulled_data[31]
.sym 18888 w_rx_24_fifo_pulled_data[23]
.sym 18890 w_rx_24_fifo_pulled_data[17]
.sym 18892 w_rx_24_fifo_pulled_data[28]
.sym 18894 w_rx_24_fifo_pulled_data[26]
.sym 18896 w_rx_24_fifo_pulled_data[30]
.sym 18899 w_rx_24_fifo_pulled_data[18]
.sym 18900 w_rx_24_fifo_pulled_data[26]
.sym 18901 smi_ctrl_ins.int_cnt_24[4]
.sym 18902 smi_ctrl_ins.int_cnt_24[3]
.sym 18905 smi_ctrl_ins.int_cnt_24[3]
.sym 18906 w_rx_24_fifo_pulled_data[25]
.sym 18907 w_rx_24_fifo_pulled_data[17]
.sym 18908 smi_ctrl_ins.int_cnt_24[4]
.sym 18917 smi_ctrl_ins.int_cnt_24[3]
.sym 18918 w_rx_24_fifo_pulled_data[20]
.sym 18919 w_rx_24_fifo_pulled_data[28]
.sym 18920 smi_ctrl_ins.int_cnt_24[4]
.sym 18923 w_rx_24_fifo_pulled_data[22]
.sym 18924 w_rx_24_fifo_pulled_data[30]
.sym 18925 smi_ctrl_ins.int_cnt_24[4]
.sym 18926 smi_ctrl_ins.int_cnt_24[3]
.sym 18941 smi_ctrl_ins.int_cnt_24[3]
.sym 18942 w_rx_24_fifo_pulled_data[23]
.sym 18943 smi_ctrl_ins.int_cnt_24[4]
.sym 18944 w_rx_24_fifo_pulled_data[31]
.sym 18948 w_rx_24_fifo_pulled_data[24]
.sym 18950 w_rx_24_fifo_pulled_data[28]
.sym 18952 w_rx_24_fifo_pulled_data[26]
.sym 18954 w_rx_24_fifo_pulled_data[30]
.sym 18961 smi_ctrl_ins.int_cnt_24[3]
.sym 18965 w_rx_24_fifo_data[17]
.sym 18966 smi_ctrl_ins.int_cnt_24[3]
.sym 18967 smi_ctrl_ins.int_cnt_24[4]
.sym 18970 rx_24_fifo.rd_addr[8]
.sym 18971 smi_ctrl_ins.int_cnt_24[4]
.sym 18972 w_rx_24_fifo_pulled_data[31]
.sym 18973 rx_24_fifo.wr_addr[8]
.sym 18974 rx_24_fifo.rd_addr[7]
.sym 18976 rx_24_fifo.rd_addr[5]
.sym 18978 rx_24_fifo.rd_addr[6]
.sym 18979 $PACKER_VCC_NET
.sym 18980 w_rx_24_fifo_pulled_data[29]
.sym 18983 w_rx_24_fifo_push
.sym 18989 spi_if_ins.spi.SCKr[1]
.sym 18993 i_sck$SB_IO_IN
.sym 19001 w_rx_24_fifo_pulled_data[19]
.sym 19002 smi_ctrl_ins.int_cnt_24[4]
.sym 19004 smi_ctrl_ins.int_cnt_24[3]
.sym 19009 spi_if_ins.spi.SCKr[0]
.sym 19017 w_rx_24_fifo_pulled_data[27]
.sym 19024 spi_if_ins.spi.SCKr[0]
.sym 19046 i_sck$SB_IO_IN
.sym 19052 w_rx_24_fifo_pulled_data[27]
.sym 19053 smi_ctrl_ins.int_cnt_24[4]
.sym 19054 w_rx_24_fifo_pulled_data[19]
.sym 19055 smi_ctrl_ins.int_cnt_24[3]
.sym 19058 spi_if_ins.spi.SCKr[1]
.sym 19069 r_counter_$glb_clk
.sym 19071 w_rx_24_fifo_pulled_data[25]
.sym 19073 w_rx_24_fifo_pulled_data[29]
.sym 19075 w_rx_24_fifo_pulled_data[27]
.sym 19077 w_rx_24_fifo_pulled_data[31]
.sym 19084 w_smi_read_req
.sym 19085 rx_24_fifo.wr_addr[6]
.sym 19088 rx_24_fifo.wr_addr[5]
.sym 19092 smi_ctrl_ins.int_cnt_24[3]
.sym 19096 rx_24_fifo.wr_addr[1]
.sym 19099 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19102 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19105 $PACKER_VCC_NET
.sym 19112 spi_if_ins.spi.SCKr[1]
.sym 19114 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19115 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19116 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19118 spi_if_ins.spi.SCKr[2]
.sym 19120 spi_if_ins.spi.SCKr[1]
.sym 19124 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19126 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19127 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19137 $PACKER_VCC_NET
.sym 19138 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19144 $nextpnr_ICESTORM_LC_9$O
.sym 19146 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19150 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19152 $PACKER_VCC_NET
.sym 19153 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19158 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19159 $PACKER_VCC_NET
.sym 19160 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19165 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19169 $PACKER_VCC_NET
.sym 19170 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19172 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19176 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19177 spi_if_ins.spi.SCKr[1]
.sym 19178 spi_if_ins.spi.SCKr[2]
.sym 19181 spi_if_ins.spi.SCKr[1]
.sym 19182 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19183 spi_if_ins.spi.SCKr[2]
.sym 19184 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19187 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19188 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19189 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19191 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19192 r_counter_$glb_clk
.sym 19193 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19208 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19210 $PACKER_VCC_NET
.sym 19212 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19217 spi_if_ins.r_tx_byte[7]
.sym 19237 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19239 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19248 i_ss$SB_IO_IN
.sym 19249 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19261 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19267 $nextpnr_ICESTORM_LC_7$O
.sym 19269 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19273 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19281 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19292 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19295 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19298 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19299 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19300 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19301 i_ss$SB_IO_IN
.sym 19307 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19313 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19331 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19351 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19360 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19361 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19364 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19368 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19370 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19376 o_miso_$_TBUF__Y_E
.sym 19381 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19382 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19383 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19392 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19397 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19411 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19415 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19416 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19417 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19423 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19434 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19437 o_miso_$_TBUF__Y_E
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19452 i_glob_clock$SB_IO_IN
.sym 19462 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19467 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19471 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19472 $PACKER_VCC_NET
.sym 19475 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19502 rx_24_fifo.wr_addr_gray[7]
.sym 19553 rx_24_fifo.wr_addr_gray[7]
.sym 19561 r_counter_$glb_clk
.sym 19574 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 19589 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 19594 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19596 spi_if_ins.w_rx_data[6]
.sym 19598 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 19604 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19606 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19612 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19616 i_ss$SB_IO_IN
.sym 19623 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19627 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19631 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19635 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19638 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19643 i_ss$SB_IO_IN
.sym 19644 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19657 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19668 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19673 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19681 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19683 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19699 i_glob_clock$SB_IO_IN
.sym 19701 r_counter
.sym 19709 i_glob_clock$SB_IO_IN
.sym 19721 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19730 spi_if_ins.spi.r_rx_byte[3]
.sym 19733 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 19734 spi_if_ins.spi.r_rx_byte[5]
.sym 19735 spi_if_ins.spi.r_rx_byte[4]
.sym 19740 spi_if_ins.spi.r_rx_byte[6]
.sym 19741 spi_if_ins.spi.r_rx_byte[7]
.sym 19746 i_rst_b$SB_IO_IN
.sym 19754 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19755 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19760 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 19761 i_rst_b$SB_IO_IN
.sym 19763 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19766 spi_if_ins.spi.r_rx_byte[3]
.sym 19774 spi_if_ins.spi.r_rx_byte[6]
.sym 19778 spi_if_ins.spi.r_rx_byte[7]
.sym 19787 spi_if_ins.spi.r_rx_byte[5]
.sym 19792 spi_if_ins.spi.r_rx_byte[4]
.sym 19806 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19807 r_counter_$glb_clk
.sym 19835 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 19843 w_ioc[0]
.sym 19844 io_ctrl_ins.o_pmod[1]
.sym 19852 spi_if_ins.w_rx_data[6]
.sym 19853 spi_if_ins.w_rx_data[0]
.sym 19854 spi_if_ins.w_rx_data[5]
.sym 19856 spi_if_ins.w_rx_data[1]
.sym 19857 spi_if_ins.w_rx_data_valid
.sym 19861 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 19863 spi_if_ins.w_rx_data[4]
.sym 19867 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 19874 spi_if_ins.state_if[2]
.sym 19875 i_rst_b$SB_IO_IN
.sym 19883 spi_if_ins.w_rx_data[6]
.sym 19885 spi_if_ins.w_rx_data[5]
.sym 19889 spi_if_ins.w_rx_data[0]
.sym 19903 spi_if_ins.w_rx_data_valid
.sym 19904 i_rst_b$SB_IO_IN
.sym 19907 spi_if_ins.w_rx_data[4]
.sym 19914 spi_if_ins.w_rx_data[1]
.sym 19920 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 19922 spi_if_ins.state_if[2]
.sym 19929 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 19930 r_counter_$glb_clk
.sym 19946 w_cs[2]
.sym 19958 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 19965 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 19976 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 19977 io_ctrl_ins.o_pmod[3]
.sym 19982 w_ioc[0]
.sym 19984 o_tr_vc1_b$SB_IO_OUT
.sym 19989 w_rx_data[5]
.sym 19990 io_ctrl_ins.o_pmod[4]
.sym 19991 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 19994 w_rx_data[6]
.sym 19997 o_tr_vc2$SB_IO_OUT
.sym 19999 w_rx_data[4]
.sym 20000 w_rx_data[7]
.sym 20001 w_rx_data[3]
.sym 20003 w_rx_data[1]
.sym 20008 w_rx_data[7]
.sym 20012 w_rx_data[4]
.sym 20018 io_ctrl_ins.o_pmod[3]
.sym 20019 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 20020 w_ioc[0]
.sym 20021 o_tr_vc2$SB_IO_OUT
.sym 20026 w_rx_data[1]
.sym 20031 w_rx_data[3]
.sym 20036 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 20037 w_ioc[0]
.sym 20038 io_ctrl_ins.o_pmod[4]
.sym 20039 o_tr_vc1_b$SB_IO_OUT
.sym 20045 w_rx_data[6]
.sym 20051 w_rx_data[5]
.sym 20052 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 20053 r_counter_$glb_clk
.sym 20072 o_tr_vc1_b$SB_IO_OUT
.sym 20075 w_fetch
.sym 20083 o_tr_vc2$SB_IO_OUT
.sym 20097 w_rx_data[3]
.sym 20098 w_ioc[0]
.sym 20099 w_rx_data[5]
.sym 20101 w_rx_data[4]
.sym 20102 io_ctrl_ins.o_pmod[6]
.sym 20103 w_rx_data[2]
.sym 20104 io_ctrl_ins.o_pmod[7]
.sym 20105 o_rx_h_tx_l$SB_IO_OUT
.sym 20106 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20110 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 20111 io_ctrl_ins.o_pmod[5]
.sym 20114 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20122 o_tr_vc1$SB_IO_OUT
.sym 20130 w_rx_data[3]
.sym 20135 o_tr_vc1$SB_IO_OUT
.sym 20136 io_ctrl_ins.o_pmod[5]
.sym 20137 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 20138 w_ioc[0]
.sym 20141 o_rx_h_tx_l$SB_IO_OUT
.sym 20142 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 20143 w_ioc[0]
.sym 20144 io_ctrl_ins.o_pmod[7]
.sym 20149 w_rx_data[4]
.sym 20153 io_ctrl_ins.o_pmod[6]
.sym 20154 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 20155 w_ioc[0]
.sym 20156 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20161 w_rx_data[5]
.sym 20168 w_rx_data[2]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20176 r_counter_$glb_clk
.sym 20195 w_rx_data[5]
.sym 20212 io_ctrl_ins.rf_pin_state[3]
.sym 20224 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 20228 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 20230 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20231 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20232 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20235 i_button_SB_LUT4_I3_I0[3]
.sym 20236 io_ctrl_ins.rf_pin_state[7]
.sym 20238 io_ctrl_ins.rf_pin_state[0]
.sym 20239 io_ctrl_ins.debug_mode[1]
.sym 20242 io_ctrl_ins.rf_pin_state[6]
.sym 20248 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20258 io_ctrl_ins.rf_pin_state[7]
.sym 20260 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20261 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20264 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20265 io_ctrl_ins.rf_pin_state[6]
.sym 20267 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20270 io_ctrl_ins.rf_pin_state[0]
.sym 20271 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20272 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20273 i_button_SB_LUT4_I3_I0[3]
.sym 20282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20283 i_button_SB_LUT4_I3_I0[3]
.sym 20284 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 20285 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20288 io_ctrl_ins.debug_mode[1]
.sym 20290 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 20298 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20317 o_rx_h_tx_l$SB_IO_OUT
.sym 20325 o_shdn_rx_lna$SB_IO_OUT
.sym 20349 i_button_SB_LUT4_I3_I0[3]
.sym 20358 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20360 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 20362 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20363 io_ctrl_ins.rf_pin_state[2]
.sym 20364 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20365 io_ctrl_ins.rf_pin_state[1]
.sym 20366 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20368 io_ctrl_ins.rf_pin_state[4]
.sym 20369 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20370 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20372 io_ctrl_ins.rf_pin_state[3]
.sym 20387 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20388 io_ctrl_ins.rf_pin_state[3]
.sym 20389 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20390 i_button_SB_LUT4_I3_I0[3]
.sym 20393 i_button_SB_LUT4_I3_I0[3]
.sym 20394 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20395 io_ctrl_ins.rf_pin_state[2]
.sym 20396 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20401 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20402 io_ctrl_ins.rf_pin_state[1]
.sym 20405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20413 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 20414 i_button_SB_LUT4_I3_I0[3]
.sym 20417 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20418 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20419 io_ctrl_ins.rf_pin_state[4]
.sym 20420 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20438 o_tr_vc1$SB_IO_OUT
.sym 20442 o_tr_vc2$SB_IO_OUT
.sym 20570 o_tr_vc1_b$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20740 o_led1$SB_IO_OUT
.sym 20742 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$SB_IO_IN
.sym 20756 i_smi_a2$SB_IO_IN
.sym 20761 w_smi_data_output[5]
.sym 20802 i_sck$SB_IO_IN
.sym 20812 w_rx_24_fifo_push
.sym 20813 w_rx_24_fifo_data[22]
.sym 20814 rx_24_fifo.wr_addr[1]
.sym 20815 rx_24_fifo.wr_addr[4]
.sym 20818 w_rx_24_fifo_data[18]
.sym 20822 w_rx_24_fifo_data[16]
.sym 20823 $PACKER_VCC_NET
.sym 20824 w_rx_24_fifo_data[20]
.sym 20826 rx_24_fifo.wr_addr[5]
.sym 20828 rx_24_fifo.wr_addr[3]
.sym 20831 rx_24_fifo.wr_addr[8]
.sym 20835 rx_24_fifo.wr_addr[7]
.sym 20837 rx_24_fifo.wr_addr[0]
.sym 20838 rx_24_fifo.wr_addr[2]
.sym 20840 rx_24_fifo.wr_addr[6]
.sym 20844 i_mosi$SB_IO_IN
.sym 20862 rx_24_fifo.wr_addr[1]
.sym 20863 rx_24_fifo.wr_addr[2]
.sym 20865 rx_24_fifo.wr_addr[3]
.sym 20866 rx_24_fifo.wr_addr[4]
.sym 20867 rx_24_fifo.wr_addr[5]
.sym 20868 rx_24_fifo.wr_addr[6]
.sym 20869 rx_24_fifo.wr_addr[7]
.sym 20870 rx_24_fifo.wr_addr[8]
.sym 20871 rx_24_fifo.wr_addr[0]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 w_rx_24_fifo_push
.sym 20875 w_rx_24_fifo_data[16]
.sym 20877 w_rx_24_fifo_data[20]
.sym 20879 w_rx_24_fifo_data[18]
.sym 20881 w_rx_24_fifo_data[22]
.sym 20883 $PACKER_VCC_NET
.sym 20890 w_rx_24_fifo_push
.sym 20894 w_rx_24_fifo_data[16]
.sym 20895 rx_24_fifo.wr_addr[4]
.sym 20896 w_rx_24_fifo_data[20]
.sym 20898 w_rx_24_fifo_data[18]
.sym 20909 rx_24_fifo.wr_addr[7]
.sym 20924 w_rx_24_fifo_pull
.sym 20931 w_rx_24_fifo_data[30]
.sym 20942 o_miso_$_TBUF__Y_E
.sym 20947 int_miso
.sym 20953 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 20955 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 20956 $PACKER_VCC_NET
.sym 20957 rx_24_fifo.rd_addr[8]
.sym 20960 w_rx_24_fifo_data[19]
.sym 20962 w_rx_24_fifo_data[21]
.sym 20963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20964 w_rx_24_fifo_data[23]
.sym 20966 w_rx_24_fifo_data[17]
.sym 20967 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 20968 rx_24_fifo.rd_addr[5]
.sym 20970 rx_24_fifo.rd_addr[0]
.sym 20976 rx_24_fifo.rd_addr[6]
.sym 20977 rx_24_fifo.rd_addr[7]
.sym 20979 w_rx_24_fifo_pull
.sym 21000 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21001 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 21003 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21004 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21005 rx_24_fifo.rd_addr[5]
.sym 21006 rx_24_fifo.rd_addr[6]
.sym 21007 rx_24_fifo.rd_addr[7]
.sym 21008 rx_24_fifo.rd_addr[8]
.sym 21009 rx_24_fifo.rd_addr[0]
.sym 21011 r_counter_$glb_clk
.sym 21012 w_rx_24_fifo_pull
.sym 21013 $PACKER_VCC_NET
.sym 21014 w_rx_24_fifo_data[21]
.sym 21016 w_rx_24_fifo_data[19]
.sym 21018 w_rx_24_fifo_data[23]
.sym 21020 w_rx_24_fifo_data[17]
.sym 21026 w_rx_24_fifo_data[19]
.sym 21031 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21032 $PACKER_VCC_NET
.sym 21037 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 21038 int_miso
.sym 21039 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21041 rx_24_fifo.wr_addr[2]
.sym 21044 rx_24_fifo.rd_addr[8]
.sym 21045 rx_24_fifo.rd_addr[0]
.sym 21059 rx_24_fifo.wr_addr[4]
.sym 21060 rx_24_fifo.wr_addr[5]
.sym 21061 rx_24_fifo.wr_addr[6]
.sym 21062 w_rx_24_fifo_data[26]
.sym 21064 rx_24_fifo.wr_addr[2]
.sym 21067 $PACKER_VCC_NET
.sym 21068 w_rx_24_fifo_data[28]
.sym 21069 rx_24_fifo.wr_addr[7]
.sym 21070 rx_24_fifo.wr_addr[0]
.sym 21072 w_rx_24_fifo_push
.sym 21074 rx_24_fifo.wr_addr[3]
.sym 21075 w_rx_24_fifo_data[30]
.sym 21077 w_rx_24_fifo_data[24]
.sym 21078 rx_24_fifo.wr_addr[8]
.sym 21083 rx_24_fifo.wr_addr[1]
.sym 21091 o_miso_$_TBUF__Y_E
.sym 21092 int_miso
.sym 21102 rx_24_fifo.wr_addr[1]
.sym 21103 rx_24_fifo.wr_addr[2]
.sym 21105 rx_24_fifo.wr_addr[3]
.sym 21106 rx_24_fifo.wr_addr[4]
.sym 21107 rx_24_fifo.wr_addr[5]
.sym 21108 rx_24_fifo.wr_addr[6]
.sym 21109 rx_24_fifo.wr_addr[7]
.sym 21110 rx_24_fifo.wr_addr[8]
.sym 21111 rx_24_fifo.wr_addr[0]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 w_rx_24_fifo_push
.sym 21115 w_rx_24_fifo_data[24]
.sym 21117 w_rx_24_fifo_data[28]
.sym 21119 w_rx_24_fifo_data[26]
.sym 21121 w_rx_24_fifo_data[30]
.sym 21123 $PACKER_VCC_NET
.sym 21128 w_rx_24_fifo_pulled_data[24]
.sym 21135 rx_24_fifo.wr_addr[4]
.sym 21137 rx_24_fifo.wr_addr[7]
.sym 21143 o_miso_$_TBUF__Y_E
.sym 21156 rx_24_fifo.rd_addr[5]
.sym 21157 w_rx_24_fifo_data[27]
.sym 21158 w_rx_24_fifo_pull
.sym 21162 rx_24_fifo.rd_addr[7]
.sym 21163 w_rx_24_fifo_data[31]
.sym 21165 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21166 rx_24_fifo.rd_addr[6]
.sym 21169 $PACKER_VCC_NET
.sym 21170 w_rx_24_fifo_data[29]
.sym 21173 w_rx_24_fifo_data[25]
.sym 21177 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21182 rx_24_fifo.rd_addr[8]
.sym 21183 rx_24_fifo.rd_addr[0]
.sym 21185 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21186 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 21189 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 21190 o_miso_$_TBUF__Y_E
.sym 21193 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21195 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21204 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21205 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 21207 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21208 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21209 rx_24_fifo.rd_addr[5]
.sym 21210 rx_24_fifo.rd_addr[6]
.sym 21211 rx_24_fifo.rd_addr[7]
.sym 21212 rx_24_fifo.rd_addr[8]
.sym 21213 rx_24_fifo.rd_addr[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 w_rx_24_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21218 w_rx_24_fifo_data[29]
.sym 21220 w_rx_24_fifo_data[27]
.sym 21222 w_rx_24_fifo_data[31]
.sym 21224 w_rx_24_fifo_data[25]
.sym 21231 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21235 $PACKER_VCC_NET
.sym 21239 w_rx_24_fifo_data[31]
.sym 21241 w_rx_24_fifo_data[27]
.sym 21249 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21296 spi_if_ins.spi.r_rx_done
.sym 21350 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21351 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21392 spi_if_ins.spi.r_rx_byte[0]
.sym 21394 spi_if_ins.spi.r_rx_byte[1]
.sym 21397 spi_if_ins.spi.r_rx_byte[2]
.sym 21436 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21452 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 21454 spi_if_ins.w_rx_data[2]
.sym 21457 spi_if_ins.r_tx_data_valid
.sym 21496 spi_if_ins.w_rx_data[2]
.sym 21498 spi_if_ins.w_rx_data[0]
.sym 21499 spi_if_ins.w_rx_data[1]
.sym 21549 spi_if_ins.w_rx_data[0]
.sym 21551 spi_if_ins.w_rx_data[1]
.sym 21559 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 21601 spi_if_ins.r_tx_data_valid
.sym 21699 w_cs[2]
.sym 21700 w_cs[3]
.sym 21701 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 21702 w_cs[1]
.sym 21750 spi_if_ins.w_rx_data_valid
.sym 21751 $PACKER_VCC_NET
.sym 21753 w_cs[1]
.sym 21754 w_fetch
.sym 21800 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 21807 w_fetch
.sym 21852 spi_if_ins.w_rx_data[6]
.sym 21858 spi_if_ins.w_rx_data[5]
.sym 21863 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 21946 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 21949 w_fetch
.sym 21956 spi_if_ins.state_if[2]
.sym 22149 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22370 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22533 o_miso_$_TBUF__Y_E
.sym 22535 int_miso
.sym 22554 i_mosi$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22680 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 22698 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22979 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 22980 i_ss$SB_IO_IN
.sym 22984 i_ss$SB_IO_IN
.sym 22994 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 22999 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23002 i_ss$SB_IO_IN
.sym 23011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23018 spi_if_ins.r_tx_byte[7]
.sym 23057 i_ss$SB_IO_IN
.sym 23062 spi_if_ins.r_tx_byte[7]
.sym 23063 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23064 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23072 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23073 r_counter_$glb_clk
.sym 23095 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23107 i_smi_a2$SB_IO_IN
.sym 23118 o_miso_$_TBUF__Y_E
.sym 23121 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23127 spi_if_ins.r_tx_data_valid
.sym 23129 o_miso_$_TBUF__Y_E
.sym 23136 i_mosi$SB_IO_IN
.sym 23144 i_ss$SB_IO_IN
.sym 23155 i_ss$SB_IO_IN
.sym 23158 spi_if_ins.r_tx_data_valid
.sym 23163 o_miso_$_TBUF__Y_E
.sym 23182 i_mosi$SB_IO_IN
.sym 23191 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23195 o_miso_$_TBUF__Y_E
.sym 23196 i_sck$SB_IO_IN_$glb_clk
.sym 23198 spi_if_ins.spi.r3_rx_done
.sym 23199 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23204 spi_if_ins.spi.r2_rx_done
.sym 23215 spi_if_ins.r_tx_data_valid
.sym 23230 i_ss$SB_IO_IN
.sym 23233 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23252 i_ss$SB_IO_IN
.sym 23257 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23263 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23309 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23318 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23319 i_sck$SB_IO_IN_$glb_clk
.sym 23320 i_ss$SB_IO_IN
.sym 23364 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23368 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23373 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23378 i_mosi$SB_IO_IN
.sym 23397 i_mosi$SB_IO_IN
.sym 23407 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23426 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23441 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23442 i_sck$SB_IO_IN_$glb_clk
.sym 23468 spi_if_ins.w_rx_data[0]
.sym 23470 spi_if_ins.w_rx_data[1]
.sym 23471 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23472 spi_if_ins.w_rx_data_valid
.sym 23474 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23485 spi_if_ins.spi.r_rx_byte[0]
.sym 23495 spi_if_ins.spi.r_rx_byte[1]
.sym 23498 spi_if_ins.spi.r_rx_byte[2]
.sym 23503 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23530 spi_if_ins.spi.r_rx_byte[2]
.sym 23542 spi_if_ins.spi.r_rx_byte[0]
.sym 23550 spi_if_ins.spi.r_rx_byte[1]
.sym 23564 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23565 r_counter_$glb_clk
.sym 23567 spi_if_ins.w_rx_data_valid
.sym 23568 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23580 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23590 i_glob_clock$SB_IO_IN
.sym 23600 spi_if_ins.w_rx_data_valid
.sym 23602 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23619 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23621 spi_if_ins.w_rx_data_valid
.sym 23622 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23671 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23687 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23688 r_counter_$glb_clk
.sym 23689 spi_if_ins.w_rx_data_valid
.sym 23705 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23710 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23731 spi_if_ins.w_rx_data_valid
.sym 23733 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23735 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23744 spi_if_ins.w_rx_data[6]
.sym 23747 spi_if_ins.w_rx_data[5]
.sym 23771 spi_if_ins.w_rx_data[5]
.sym 23773 spi_if_ins.w_rx_data[6]
.sym 23776 spi_if_ins.w_rx_data[6]
.sym 23778 spi_if_ins.w_rx_data[5]
.sym 23783 spi_if_ins.w_rx_data_valid
.sym 23788 spi_if_ins.w_rx_data[6]
.sym 23790 spi_if_ins.w_rx_data[5]
.sym 23810 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23811 r_counter_$glb_clk
.sym 23812 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23820 w_load
.sym 23829 w_cs[2]
.sym 23858 w_cs[1]
.sym 23862 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23877 w_fetch
.sym 23881 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23882 spi_if_ins.state_if[2]
.sym 23883 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23885 w_load
.sym 23887 w_load
.sym 23888 w_fetch
.sym 23889 w_cs[1]
.sym 23929 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23931 spi_if_ins.state_if[2]
.sym 23933 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23935 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23936 $PACKER_GND_NET
.sym 23958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 24596 o_led0$SB_IO_OUT
.sym 24607 o_led0$SB_IO_OUT
.sym 25101 i_smi_a2$SB_IO_IN
.sym 25486 spi_if_ins.spi.r_rx_done
.sym 25496 spi_if_ins.spi.r3_rx_done
.sym 25502 spi_if_ins.spi.r2_rx_done
.sym 25506 spi_if_ins.spi.r2_rx_done
.sym 25511 spi_if_ins.spi.r2_rx_done
.sym 25513 spi_if_ins.spi.r3_rx_done
.sym 25542 spi_if_ins.spi.r_rx_done
.sym 25552 r_counter_$glb_clk
.sym 25566 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25947 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 25952 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25970 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25978 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26017 r_counter_$glb_clk
.sym 26251 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 26252 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26265 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 26324 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26326 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 26327 r_counter_$glb_clk
.sym 26328 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 26343 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 27214 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a2$SB_IO_IN
.sym 27291 i_smi_a2$SB_IO_IN
.sym 27301 w_smi_read_req
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27429 r_counter
.sym 27453 r_counter
.sym 27459 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27460 $PACKER_VCC_NET
.sym 27470 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27478 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27566 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27640 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27652 o_tr_vc1_b$SB_IO_OUT
.sym 27684 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27685 w_rx_24_fifo_data[10]
.sym 27692 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27693 w_rx_24_fifo_data[8]
.sym 27780 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27781 w_rx_09_fifo_data[14]
.sym 27784 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27785 w_rx_09_fifo_data[12]
.sym 27788 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27789 w_rx_09_fifo_data[22]
.sym 27792 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27793 w_rx_09_fifo_data[16]
.sym 27800 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27801 w_rx_09_fifo_data[18]
.sym 27804 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27805 w_rx_09_fifo_data[24]
.sym 27808 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27809 w_rx_09_fifo_data[20]
.sym 27812 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27813 w_rx_09_fifo_data[15]
.sym 27816 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27817 w_rx_09_fifo_data[9]
.sym 27820 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27821 w_rx_09_fifo_data[13]
.sym 27824 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27825 w_rx_09_fifo_data[7]
.sym 27828 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27829 w_rx_09_fifo_data[25]
.sym 27832 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27833 w_rx_09_fifo_data[11]
.sym 27836 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27837 w_rx_09_fifo_data[5]
.sym 27840 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27841 w_rx_09_fifo_data[27]
.sym 27844 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27845 w_rx_09_fifo_data[1]
.sym 27848 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27849 w_rx_09_fifo_data[4]
.sym 27852 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27853 w_rx_09_fifo_data[0]
.sym 27856 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27857 w_rx_09_fifo_data[3]
.sym 27860 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27861 w_rx_09_fifo_data[2]
.sym 27864 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27865 w_rx_09_fifo_data[26]
.sym 27868 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27869 w_rx_09_fifo_data[29]
.sym 27872 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27873 w_rx_09_fifo_data[28]
.sym 27888 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27889 w_rx_24_fifo_data[25]
.sym 27906 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 27912 rx_09_fifo.wr_addr[2]
.sym 27913 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 27918 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 27922 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 27929 rx_09_fifo.wr_addr[0]
.sym 27930 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 27934 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 27939 rx_09_fifo.wr_addr[0]
.sym 27944 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 27945 rx_09_fifo.wr_addr[0]
.sym 27948 rx_09_fifo.wr_addr[2]
.sym 27949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27952 rx_09_fifo.wr_addr[3]
.sym 27953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27956 rx_09_fifo.wr_addr[4]
.sym 27957 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27960 rx_09_fifo.wr_addr[5]
.sym 27961 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27964 rx_09_fifo.wr_addr[6]
.sym 27965 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27968 rx_09_fifo.wr_addr[7]
.sym 27969 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27972 rx_09_fifo.wr_addr[8]
.sym 27973 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27974 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 27978 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 27984 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 27985 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 27988 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 27989 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 27990 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 27996 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 27997 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 28000 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 28001 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 28004 rx_09_fifo.wr_addr[0]
.sym 28005 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28007 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 28008 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28009 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28012 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 28013 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 28015 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28016 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 28017 w_lvds_rx_09_d0
.sym 28018 w_lvds_rx_09_d1
.sym 28022 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 28023 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 28024 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 28025 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 28028 rx_09_fifo.wr_addr[0]
.sym 28029 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 28032 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 28033 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 28036 w_lvds_rx_09_d1
.sym 28037 w_lvds_rx_09_d0
.sym 28038 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28039 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28040 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28041 i_rst_b$SB_IO_IN
.sym 28044 w_lvds_rx_09_d0
.sym 28045 w_lvds_rx_09_d1
.sym 28050 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28051 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28052 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28053 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 28055 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28056 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 28057 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28059 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28060 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28061 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 28064 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28065 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 28067 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28068 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 28069 w_lvds_rx_24_d0
.sym 28077 w_lvds_rx_24_d1
.sym 28098 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28099 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28100 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 28101 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28104 w_lvds_rx_24_d1
.sym 28105 w_lvds_rx_24_d0
.sym 28106 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 28107 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28108 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 28109 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28111 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28112 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28113 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28115 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28116 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28117 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28122 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28123 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28124 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28125 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 28128 w_lvds_rx_24_d0
.sym 28129 w_lvds_rx_24_d1
.sym 28133 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 28138 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28139 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28140 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28141 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 28146 w_lvds_rx_09_d0_SB_LUT4_I3_I2[0]
.sym 28147 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28148 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28149 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 28150 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28151 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 28152 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 28153 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28157 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28158 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28159 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 28160 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 28161 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28163 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28167 lvds_rx_09_inst.r_phase_count[1]
.sym 28168 $PACKER_VCC_NET
.sym 28169 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28170 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28172 $PACKER_VCC_NET
.sym 28173 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 28181 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28196 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28197 w_rx_24_fifo_data[18]
.sym 28200 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28201 w_rx_24_fifo_data[11]
.sym 28204 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28205 w_rx_24_fifo_data[14]
.sym 28208 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28209 w_rx_24_fifo_data[13]
.sym 28212 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28213 w_rx_24_fifo_data[16]
.sym 28216 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28217 w_rx_24_fifo_data[12]
.sym 28220 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28221 w_rx_24_fifo_data[9]
.sym 28224 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28225 w_rx_24_fifo_data[20]
.sym 28228 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28229 w_rx_24_fifo_data[19]
.sym 28232 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28233 w_rx_24_fifo_data[15]
.sym 28236 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28237 w_rx_24_fifo_data[6]
.sym 28244 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28245 w_rx_24_fifo_data[17]
.sym 28252 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28253 w_rx_24_fifo_data[21]
.sym 28256 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28257 w_rx_24_fifo_data[22]
.sym 28260 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28261 w_rx_24_fifo_data[0]
.sym 28264 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28265 w_rx_24_fifo_data[7]
.sym 28268 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28269 w_rx_24_fifo_data[3]
.sym 28272 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28273 w_rx_24_fifo_data[23]
.sym 28276 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28277 w_rx_24_fifo_data[1]
.sym 28280 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28281 w_rx_24_fifo_data[4]
.sym 28284 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28285 w_rx_24_fifo_data[2]
.sym 28288 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28289 w_rx_24_fifo_data[5]
.sym 28292 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28293 w_rx_09_fifo_data[21]
.sym 28296 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28297 w_rx_09_fifo_data[23]
.sym 28298 w_rx_24_fifo_pulled_data[3]
.sym 28299 w_rx_24_fifo_pulled_data[11]
.sym 28300 smi_ctrl_ins.int_cnt_24[4]
.sym 28301 smi_ctrl_ins.int_cnt_24[3]
.sym 28304 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28305 w_rx_09_fifo_data[8]
.sym 28308 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28309 w_rx_09_fifo_data[10]
.sym 28312 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28313 w_rx_09_fifo_data[17]
.sym 28316 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28317 w_rx_09_fifo_data[6]
.sym 28320 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28321 w_rx_09_fifo_data[19]
.sym 28324 smi_ctrl_ins.int_cnt_09[4]
.sym 28325 smi_ctrl_ins.int_cnt_09[3]
.sym 28326 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 28327 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 28328 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 28329 i_smi_a3$SB_IO_IN
.sym 28333 w_rx_09_fifo_data[13]
.sym 28334 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 28335 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 28336 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 28337 i_smi_a3$SB_IO_IN
.sym 28350 w_rx_24_fifo_pulled_data[7]
.sym 28351 w_rx_24_fifo_pulled_data[15]
.sym 28352 smi_ctrl_ins.int_cnt_24[4]
.sym 28353 smi_ctrl_ins.int_cnt_24[3]
.sym 28354 smi_ctrl_ins.r_fifo_09_pull
.sym 28361 w_rx_09_fifo_data[28]
.sym 28363 w_rx_09_fifo_empty
.sym 28364 smi_ctrl_ins.r_fifo_09_pull_1
.sym 28365 smi_ctrl_ins.r_fifo_09_pull
.sym 28366 w_rx_09_fifo_pulled_data[7]
.sym 28367 w_rx_09_fifo_pulled_data[15]
.sym 28368 smi_ctrl_ins.int_cnt_09[4]
.sym 28369 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28370 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 28382 w_rx_09_fifo_pulled_data[3]
.sym 28383 w_rx_09_fifo_pulled_data[11]
.sym 28384 smi_ctrl_ins.int_cnt_09[4]
.sym 28385 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28386 w_rx_09_fifo_pulled_data[23]
.sym 28387 w_rx_09_fifo_pulled_data[31]
.sym 28388 smi_ctrl_ins.int_cnt_09[4]
.sym 28389 smi_ctrl_ins.int_cnt_09[3]
.sym 28397 w_rx_09_fifo_pull
.sym 28398 rx_09_fifo.rd_addr_gray_wr[3]
.sym 28402 w_rx_09_fifo_pulled_data[19]
.sym 28403 w_rx_09_fifo_pulled_data[27]
.sym 28404 smi_ctrl_ins.int_cnt_09[4]
.sym 28405 smi_ctrl_ins.int_cnt_09[3]
.sym 28406 rx_09_fifo.rd_addr_gray[3]
.sym 28410 rx_24_fifo.rd_addr_gray[4]
.sym 28414 rx_09_fifo.rd_addr_gray[4]
.sym 28422 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28426 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28427 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 28428 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 28429 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 28436 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 28437 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28438 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28444 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28445 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28451 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 28456 rx_09_fifo.wr_addr[2]
.sym 28460 rx_09_fifo.wr_addr[3]
.sym 28461 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28464 rx_09_fifo.wr_addr[4]
.sym 28465 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28468 rx_09_fifo.wr_addr[5]
.sym 28469 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28472 rx_09_fifo.wr_addr[6]
.sym 28473 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28476 rx_09_fifo.wr_addr[7]
.sym 28477 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28480 rx_09_fifo.wr_addr[8]
.sym 28481 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28484 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 28485 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 28486 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[0]
.sym 28487 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[1]
.sym 28488 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[2]
.sym 28489 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O[3]
.sym 28490 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28491 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 28492 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 28493 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 28494 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 28495 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 28496 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 28497 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 28498 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28499 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28500 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28501 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28504 w_rx_09_fifo_push
.sym 28505 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_I3[1]
.sym 28508 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 28509 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 28510 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28511 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28512 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28513 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28514 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28515 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 28516 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 28517 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28518 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28519 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28520 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28521 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 28522 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 28523 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28524 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28525 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 28526 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28532 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 28533 rx_09_fifo.rd_addr_gray_wr_r[8]
.sym 28534 w_rx_09_fifo_push
.sym 28535 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 28536 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28537 w_rx_09_fifo_full
.sym 28538 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28539 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28540 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28541 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28542 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28546 rx_09_fifo.rd_addr_gray_wr[6]
.sym 28558 rx_09_fifo.rd_addr_gray_wr[0]
.sym 28566 rx_09_fifo.rd_addr_gray_wr[2]
.sym 28574 rx_09_fifo.rd_addr_gray_wr[4]
.sym 28578 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28582 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28590 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28598 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28602 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 28606 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28610 rx_09_fifo.wr_addr_gray[0]
.sym 28614 rx_09_fifo.wr_addr_gray[2]
.sym 28618 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28619 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28620 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28621 i_rst_b$SB_IO_IN
.sym 28622 rx_09_fifo.wr_addr_gray[4]
.sym 28643 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28647 lvds_rx_24_inst.r_phase_count[1]
.sym 28648 $PACKER_VCC_NET
.sym 28649 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28650 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 28652 $PACKER_VCC_NET
.sym 28653 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 28657 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28658 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28659 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 28660 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 28661 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28662 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28663 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28664 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28665 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 28666 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28667 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 28668 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 28669 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28670 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28671 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28672 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 28673 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28706 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 28714 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 28725 rx_24_fifo.wr_addr[0]
.sym 28726 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 28734 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 28739 rx_24_fifo.wr_addr[0]
.sym 28744 rx_24_fifo.wr_addr[1]
.sym 28745 rx_24_fifo.wr_addr[0]
.sym 28748 rx_24_fifo.wr_addr[2]
.sym 28749 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28752 rx_24_fifo.wr_addr[3]
.sym 28753 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28756 rx_24_fifo.wr_addr[4]
.sym 28757 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28760 rx_24_fifo.wr_addr[5]
.sym 28761 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28764 rx_24_fifo.wr_addr[6]
.sym 28765 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28768 rx_24_fifo.wr_addr[7]
.sym 28769 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28772 rx_24_fifo.wr_addr[8]
.sym 28773 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 28774 rx_24_fifo.rd_addr_gray_wr[1]
.sym 28778 rx_24_fifo.rd_addr_gray[1]
.sym 28784 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28785 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 28789 rx_24_fifo.wr_addr[1]
.sym 28790 w_rx_24_fifo_pulled_data[6]
.sym 28791 w_rx_24_fifo_pulled_data[14]
.sym 28792 smi_ctrl_ins.int_cnt_24[4]
.sym 28793 smi_ctrl_ins.int_cnt_24[3]
.sym 28797 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28800 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 28801 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 28804 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28805 w_rx_24_fifo_data[24]
.sym 28808 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28809 w_rx_24_fifo_data[27]
.sym 28812 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28813 w_rx_24_fifo_data[28]
.sym 28814 w_rx_24_fifo_push
.sym 28815 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 28816 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28817 w_rx_24_fifo_full
.sym 28824 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28825 w_rx_24_fifo_data[26]
.sym 28828 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28829 w_rx_24_fifo_data[29]
.sym 28834 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28838 w_rx_24_fifo_pulled_data[0]
.sym 28839 w_rx_24_fifo_pulled_data[8]
.sym 28840 smi_ctrl_ins.int_cnt_24[4]
.sym 28841 smi_ctrl_ins.int_cnt_24[3]
.sym 28842 w_rx_24_fifo_pulled_data[1]
.sym 28843 w_rx_24_fifo_pulled_data[9]
.sym 28844 smi_ctrl_ins.int_cnt_24[4]
.sym 28845 smi_ctrl_ins.int_cnt_24[3]
.sym 28848 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28849 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28850 w_rx_24_fifo_pulled_data[4]
.sym 28851 w_rx_24_fifo_pulled_data[12]
.sym 28852 smi_ctrl_ins.int_cnt_24[4]
.sym 28853 smi_ctrl_ins.int_cnt_24[3]
.sym 28856 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 28857 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 28862 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28869 smi_ctrl_ins.int_cnt_24[3]
.sym 28870 w_rx_24_fifo_pulled_data[2]
.sym 28871 w_rx_24_fifo_pulled_data[10]
.sym 28872 smi_ctrl_ins.int_cnt_24[4]
.sym 28873 smi_ctrl_ins.int_cnt_24[3]
.sym 28874 w_rx_09_fifo_pulled_data[4]
.sym 28875 w_rx_09_fifo_pulled_data[12]
.sym 28876 smi_ctrl_ins.int_cnt_09[4]
.sym 28877 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28884 smi_ctrl_ins.int_cnt_24[4]
.sym 28885 smi_ctrl_ins.int_cnt_24[3]
.sym 28886 w_rx_09_fifo_pulled_data[0]
.sym 28887 w_rx_09_fifo_pulled_data[8]
.sym 28888 smi_ctrl_ins.int_cnt_09[4]
.sym 28889 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28898 w_rx_09_fifo_pulled_data[20]
.sym 28899 w_rx_09_fifo_pulled_data[28]
.sym 28900 smi_ctrl_ins.int_cnt_09[4]
.sym 28901 smi_ctrl_ins.int_cnt_09[3]
.sym 28902 w_rx_09_fifo_pulled_data[2]
.sym 28903 w_rx_09_fifo_pulled_data[10]
.sym 28904 smi_ctrl_ins.int_cnt_09[4]
.sym 28905 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28908 smi_ctrl_ins.int_cnt_09[4]
.sym 28909 smi_ctrl_ins.int_cnt_09[3]
.sym 28912 i_rst_b$SB_IO_IN
.sym 28913 i_smi_a3$SB_IO_IN
.sym 28916 i_smi_a3$SB_IO_IN
.sym 28917 i_rst_b$SB_IO_IN
.sym 28921 smi_ctrl_ins.int_cnt_09[3]
.sym 28922 w_rx_09_fifo_pulled_data[1]
.sym 28923 w_rx_09_fifo_pulled_data[9]
.sym 28924 smi_ctrl_ins.int_cnt_09[4]
.sym 28925 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28926 w_rx_09_fifo_pulled_data[16]
.sym 28927 w_rx_09_fifo_pulled_data[24]
.sym 28928 smi_ctrl_ins.int_cnt_09[4]
.sym 28929 smi_ctrl_ins.int_cnt_09[3]
.sym 28930 rx_09_fifo.wr_addr_gray_rd[6]
.sym 28934 w_rx_09_fifo_pulled_data[22]
.sym 28935 w_rx_09_fifo_pulled_data[30]
.sym 28936 smi_ctrl_ins.int_cnt_09[4]
.sym 28937 smi_ctrl_ins.int_cnt_09[3]
.sym 28938 w_rx_09_fifo_pulled_data[17]
.sym 28939 w_rx_09_fifo_pulled_data[25]
.sym 28940 smi_ctrl_ins.int_cnt_09[4]
.sym 28941 smi_ctrl_ins.int_cnt_09[3]
.sym 28942 w_rx_09_fifo_pulled_data[21]
.sym 28943 w_rx_09_fifo_pulled_data[29]
.sym 28944 smi_ctrl_ins.int_cnt_09[4]
.sym 28945 smi_ctrl_ins.int_cnt_09[3]
.sym 28946 rx_09_fifo.wr_addr[8]
.sym 28950 w_rx_09_fifo_pulled_data[18]
.sym 28951 w_rx_09_fifo_pulled_data[26]
.sym 28952 smi_ctrl_ins.int_cnt_09[4]
.sym 28953 smi_ctrl_ins.int_cnt_09[3]
.sym 28954 rx_09_fifo.wr_addr_gray_rd[8]
.sym 28960 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 28961 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28963 rx_09_fifo.rd_addr[0]
.sym 28968 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 28969 rx_09_fifo.rd_addr[0]
.sym 28972 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 28973 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28976 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28977 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28980 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 28981 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28984 rx_09_fifo.rd_addr[5]
.sym 28985 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28988 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 28989 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28992 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 28993 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28996 rx_09_fifo.rd_addr[8]
.sym 28997 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 28998 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29003 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 29004 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29005 w_rx_09_fifo_pull
.sym 29008 rx_09_fifo.rd_addr[0]
.sym 29009 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29010 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29015 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 29016 rx_09_fifo.rd_addr[5]
.sym 29017 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 29020 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29021 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29022 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29026 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29030 rx_09_fifo.wr_addr_gray[6]
.sym 29034 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29040 w_rx_09_fifo_pull
.sym 29041 i_rst_b$SB_IO_IN
.sym 29042 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29046 rx_09_fifo.wr_addr_gray[5]
.sym 29050 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29054 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29055 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29056 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29057 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29058 rx_09_fifo.rd_addr_gray[6]
.sym 29066 rx_09_fifo.rd_addr_gray[2]
.sym 29070 rx_09_fifo.rd_addr_gray[0]
.sym 29078 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29082 rx_09_fifo.rd_addr_gray[1]
.sym 29090 rx_09_fifo.wr_addr_gray[3]
.sym 29106 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29110 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29114 rx_09_fifo.wr_addr_gray[1]
.sym 29138 rx_09_fifo.wr_addr_gray[7]
.sym 29219 rx_24_fifo.wr_addr[1]
.sym 29224 rx_24_fifo.wr_addr[2]
.sym 29225 rx_24_fifo.wr_addr[1]
.sym 29228 rx_24_fifo.wr_addr[3]
.sym 29229 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29232 rx_24_fifo.wr_addr[4]
.sym 29233 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29236 rx_24_fifo.wr_addr[5]
.sym 29237 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29240 rx_24_fifo.wr_addr[6]
.sym 29241 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29244 rx_24_fifo.wr_addr[7]
.sym 29245 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29248 rx_24_fifo.wr_addr[8]
.sym 29249 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 29250 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 29256 rx_24_fifo.wr_addr[0]
.sym 29257 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29258 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29262 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29263 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 29264 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 29265 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 29266 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 29267 rx_24_fifo.rd_addr_gray_wr_r[8]
.sym 29268 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 29269 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 29270 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29274 rx_24_fifo.wr_addr[0]
.sym 29275 rx_24_fifo.wr_addr[1]
.sym 29276 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29277 w_rx_24_fifo_push
.sym 29280 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 29281 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 29284 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29285 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 29288 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29289 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 29292 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 29293 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29294 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29295 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29296 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29297 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29300 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29301 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29302 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29303 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29304 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 29305 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29306 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29307 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29308 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29309 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 29312 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29313 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29314 rx_24_fifo.rd_addr[8]
.sym 29318 rx_24_fifo.rd_addr_gray[2]
.sym 29322 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29329 rx_24_fifo.wr_addr[8]
.sym 29334 rx_24_fifo.rd_addr_gray_wr[8]
.sym 29338 rx_24_fifo.rd_addr_gray_wr[7]
.sym 29342 rx_24_fifo.rd_addr_gray[7]
.sym 29346 w_rx_24_fifo_pulled_data[5]
.sym 29347 w_rx_24_fifo_pulled_data[13]
.sym 29348 smi_ctrl_ins.int_cnt_24[4]
.sym 29349 smi_ctrl_ins.int_cnt_24[3]
.sym 29350 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29354 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29358 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29359 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29360 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29361 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29362 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29368 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29369 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29370 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29374 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29378 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29379 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29380 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29381 i_smi_a3$SB_IO_IN
.sym 29382 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 29383 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 29384 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 29385 i_smi_a3$SB_IO_IN
.sym 29386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 29387 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29388 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 29389 i_smi_a3$SB_IO_IN
.sym 29390 w_rx_24_fifo_pulled_data[16]
.sym 29391 w_rx_24_fifo_pulled_data[24]
.sym 29392 smi_ctrl_ins.int_cnt_24[3]
.sym 29393 smi_ctrl_ins.int_cnt_24[4]
.sym 29394 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 29395 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 29396 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 29397 i_smi_a3$SB_IO_IN
.sym 29398 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 29399 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 29400 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 29401 i_smi_a3$SB_IO_IN
.sym 29402 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 29403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 29404 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 29405 i_smi_a3$SB_IO_IN
.sym 29426 w_rx_09_fifo_pulled_data[5]
.sym 29427 w_rx_09_fifo_pulled_data[13]
.sym 29428 smi_ctrl_ins.int_cnt_09[4]
.sym 29429 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29430 w_rx_09_fifo_pulled_data[6]
.sym 29431 w_rx_09_fifo_pulled_data[14]
.sym 29432 smi_ctrl_ins.int_cnt_09[4]
.sym 29433 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29434 smi_ctrl_ins.r_fifo_24_pull
.sym 29438 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29446 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 29447 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 29448 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 29449 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 29452 w_rx_09_fifo_push
.sym 29453 i_rst_b$SB_IO_IN
.sym 29454 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 29455 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29456 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29457 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29460 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 29461 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29462 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 29472 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29473 rx_09_fifo.rd_addr[8]
.sym 29475 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 29476 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29477 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29478 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29484 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29485 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29489 rx_09_fifo.rd_addr[0]
.sym 29492 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 29493 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29496 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29497 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29499 rx_09_fifo.rd_addr[8]
.sym 29500 rx_09_fifo.wr_addr_gray_rd_r[8]
.sym 29501 w_rx_09_fifo_empty
.sym 29502 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[0]
.sym 29503 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29504 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[2]
.sym 29505 rx_09_fifo.rd_en_i_SB_LUT4_I3_O[3]
.sym 29506 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29507 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29508 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29509 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29510 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29511 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29512 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29513 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29514 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29515 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29516 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 29517 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 29520 rx_09_fifo.rd_addr[0]
.sym 29521 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29522 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29523 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29524 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29525 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29528 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29529 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29532 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29533 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29534 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29535 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 29536 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 29537 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 29538 rx_09_fifo.rd_addr[8]
.sym 29546 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29550 rx_09_fifo.rd_addr_gray_wr[8]
.sym 29554 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29558 rx_09_fifo.rd_addr_gray[7]
.sym 29562 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29563 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29564 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29565 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29566 rx_09_fifo.rd_addr_gray[5]
.sym 29570 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29576 rx_09_fifo.rd_en_i_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29577 rx_09_fifo.rd_addr[5]
.sym 29580 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29581 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 29582 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29590 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29604 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29605 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29619 w_rx_24_fifo_full
.sym 29620 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29621 w_lvds_rx_24_d0_SB_LUT4_I3_I2[1]
.sym 29634 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29730 rx_24_fifo.rd_addr_gray_wr[5]
.sym 29734 rx_24_fifo.rd_addr_gray_wr[0]
.sym 29738 rx_24_fifo.rd_addr_gray[3]
.sym 29742 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29746 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29750 rx_24_fifo.rd_addr_gray[5]
.sym 29754 rx_24_fifo.rd_addr_gray[6]
.sym 29758 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29762 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29767 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 29768 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 29769 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 29770 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29774 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29778 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 29779 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29780 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 29781 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29784 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29785 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29786 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 29787 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29788 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 29789 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29790 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 29791 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 29792 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29793 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 29794 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29799 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29800 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29801 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29802 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29808 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29809 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29811 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 29812 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29813 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29816 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 29817 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29818 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 29819 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29820 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29821 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29824 rx_24_fifo.wr_addr[1]
.sym 29825 rx_24_fifo.rd_addr_gray_wr_r[1]
.sym 29827 rx_24_fifo.rd_addr[0]
.sym 29832 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29833 rx_24_fifo.rd_addr[0]
.sym 29836 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29837 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29840 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29841 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29844 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29845 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29848 rx_24_fifo.rd_addr[5]
.sym 29849 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29852 rx_24_fifo.rd_addr[6]
.sym 29853 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29856 rx_24_fifo.rd_addr[7]
.sym 29857 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29860 rx_24_fifo.rd_addr[8]
.sym 29861 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29864 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29865 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29868 w_rx_24_fifo_pull
.sym 29869 i_rst_b$SB_IO_IN
.sym 29870 rx_24_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 29876 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29877 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29878 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29882 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[0]
.sym 29883 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 29884 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29885 w_rx_24_fifo_pull
.sym 29886 w_rx_24_fifo_pulled_data[21]
.sym 29887 w_rx_24_fifo_pulled_data[29]
.sym 29888 smi_ctrl_ins.int_cnt_24[3]
.sym 29889 smi_ctrl_ins.int_cnt_24[4]
.sym 29897 smi_ctrl_ins.soe_and_reset
.sym 29900 i_rst_b$SB_IO_IN
.sym 29901 i_smi_soe_se$SB_IO_IN
.sym 29904 smi_ctrl_ins.int_cnt_24[4]
.sym 29905 smi_ctrl_ins.int_cnt_24[3]
.sym 29912 w_rx_24_fifo_push
.sym 29913 i_rst_b$SB_IO_IN
.sym 29915 w_rx_24_fifo_empty
.sym 29916 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29917 smi_ctrl_ins.r_fifo_24_pull
.sym 29922 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29934 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29985 r_counter
.sym 29986 w_rx_24_fifo_empty
.sym 29990 w_rx_24_fifo_full
.sym 30010 w_rx_09_fifo_empty
.sym 30020 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30021 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30026 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 30027 i_rst_b$SB_IO_IN
.sym 30028 w_cs[2]
.sym 30029 w_fetch
.sym 30030 w_rx_09_fifo_full
.sym 30036 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30037 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30039 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 30040 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 30041 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 30061 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 30063 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30064 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30065 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[3]
.sym 30067 i_rst_b$SB_IO_IN
.sym 30068 w_cs[1]
.sym 30069 w_fetch
.sym 30072 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30073 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 30074 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30075 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[1]
.sym 30076 i_button_SB_LUT4_I3_I0[0]
.sym 30077 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[3]
.sym 30079 w_rx_09_fifo_full
.sym 30080 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 30081 w_lvds_rx_09_d0_SB_LUT4_I3_I2[3]
.sym 30082 w_rx_data[1]
.sym 30114 i_button_SB_LUT4_I3_I2[2]
.sym 30115 o_led1$SB_IO_OUT
.sym 30116 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[2]
.sym 30117 io_ctrl_ins.led1_state_SB_LUT4_I1_I2[3]
.sym 30118 i_button_SB_LUT4_I3_I0[0]
.sym 30119 io_ctrl_ins.pmod_dir_state[1]
.sym 30120 i_button_SB_LUT4_I3_I0[2]
.sym 30121 io_ctrl_ins.debug_mode[1]
.sym 30229 i_rst_b$SB_IO_IN
.sym 30258 rx_24_fifo.rd_addr_gray[0]
.sym 30286 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 30290 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30291 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30292 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30294 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30300 rx_24_fifo.rd_addr[0]
.sym 30301 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30302 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30303 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30304 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30305 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30307 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30308 rx_24_fifo.rd_addr[5]
.sym 30309 rx_24_fifo.rd_addr[6]
.sym 30312 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30313 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30316 rx_24_fifo.rd_addr[0]
.sym 30317 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30318 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30322 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30326 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30327 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 30328 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 30329 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 30330 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30331 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30332 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30333 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 30334 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30338 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 30339 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 30340 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 30341 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 30343 rx_24_fifo.rd_addr[0]
.sym 30344 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30345 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30346 rx_24_fifo.wr_addr_gray[4]
.sym 30350 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[0]
.sym 30351 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 30352 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 30353 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 30354 rx_24_fifo.wr_addr_gray[0]
.sym 30358 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30359 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30360 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30361 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30362 rx_24_fifo.wr_addr_gray_rd[4]
.sym 30366 rx_24_fifo.wr_addr_gray_rd[0]
.sym 30372 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30373 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30376 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 30377 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30378 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30385 rx_24_fifo.rd_addr[0]
.sym 30386 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30387 rx_24_fifo.rd_addr[8]
.sym 30388 rx_24_fifo.rd_en_i_SB_LUT4_I3_I0[1]
.sym 30389 rx_24_fifo.rd_addr[7]
.sym 30390 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30391 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30392 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30393 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 30394 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30399 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30400 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30401 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30402 rx_24_fifo.wr_addr_gray_rd[6]
.sym 30406 rx_24_fifo.wr_addr_gray[6]
.sym 30410 rx_24_fifo.wr_addr[8]
.sym 30414 rx_24_fifo.wr_addr_gray[5]
.sym 30418 rx_24_fifo.wr_addr_gray_rd[5]
.sym 30426 rx_24_fifo.wr_addr_gray_rd[7]
.sym 30430 rx_24_fifo.wr_addr_gray_rd[8]
.sym 30438 i_button_SB_LUT4_I3_I0[0]
.sym 30469 i_rst_b$SB_IO_IN
.sym 30470 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30471 w_tx_data_smi[1]
.sym 30472 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30473 w_tx_data_io[1]
.sym 30474 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30475 w_tx_data_smi[3]
.sym 30476 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30477 w_tx_data_io[3]
.sym 30479 w_tx_data_io[2]
.sym 30480 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30481 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30482 w_fetch
.sym 30483 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30484 w_cs[0]
.sym 30485 i_rst_b$SB_IO_IN
.sym 30492 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30493 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 30495 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30496 w_tx_data_smi[2]
.sym 30497 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 30498 w_tx_data_sys[0]
.sym 30499 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30500 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30501 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 30502 w_cs[1]
.sym 30503 w_cs[2]
.sym 30504 w_cs[0]
.sym 30505 w_cs[3]
.sym 30506 spi_if_ins.state_if[2]
.sym 30507 spi_if_ins.state_if[1]
.sym 30508 spi_if_ins.state_if[0]
.sym 30509 spi_if_ins.w_rx_data_valid
.sym 30513 r_tx_data_SB_DFFE_Q_E
.sym 30514 w_cs[3]
.sym 30515 w_cs[2]
.sym 30516 w_cs[0]
.sym 30517 w_cs[1]
.sym 30519 spi_if_ins.state_if[2]
.sym 30520 spi_if_ins.state_if[0]
.sym 30521 spi_if_ins.state_if[1]
.sym 30526 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30527 w_tx_data_smi[0]
.sym 30528 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30529 w_tx_data_io[0]
.sym 30531 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30532 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 30533 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30534 spi_if_ins.w_rx_data_valid
.sym 30535 spi_if_ins.state_if[2]
.sym 30536 spi_if_ins.state_if[0]
.sym 30537 spi_if_ins.state_if[1]
.sym 30538 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 30542 spi_if_ins.w_rx_data_valid
.sym 30543 spi_if_ins.state_if[2]
.sym 30544 spi_if_ins.state_if[1]
.sym 30545 spi_if_ins.state_if[0]
.sym 30546 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30551 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30552 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30553 i_rst_b$SB_IO_IN
.sym 30554 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30558 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30559 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30560 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30561 i_rst_b$SB_IO_IN
.sym 30564 spi_if_ins.state_if[0]
.sym 30565 spi_if_ins.state_if[1]
.sym 30568 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30569 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30571 w_ioc[0]
.sym 30572 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30573 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30576 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30577 w_ioc[0]
.sym 30578 spi_if_ins.state_if[2]
.sym 30579 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30580 spi_if_ins.state_if[0]
.sym 30581 spi_if_ins.state_if[1]
.sym 30583 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30584 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30585 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30587 w_ioc[0]
.sym 30588 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30589 io_ctrl_ins.o_pmod[2]
.sym 30590 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30591 i_button_SB_LUT4_I3_I0[2]
.sym 30592 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 30593 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 30594 o_shdn_tx_lna$SB_IO_OUT
.sym 30595 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 30596 i_button_SB_LUT4_I3_I0[0]
.sym 30597 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[3]
.sym 30598 w_rx_data[0]
.sym 30602 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30603 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30604 w_ioc[0]
.sym 30605 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 30606 w_rx_data[2]
.sym 30611 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30612 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30613 w_ioc[0]
.sym 30615 w_ioc[0]
.sym 30616 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30617 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30618 io_ctrl_ins.o_pmod[1]
.sym 30619 o_shdn_rx_lna$SB_IO_OUT
.sym 30620 w_ioc[0]
.sym 30621 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30623 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30624 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30625 w_ioc[0]
.sym 30626 w_rx_data[4]
.sym 30634 w_rx_data[1]
.sym 30639 i_button_SB_LUT4_I3_I0[2]
.sym 30640 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30641 i_rst_b$SB_IO_IN
.sym 30644 i_button_SB_LUT4_I3_I0[0]
.sym 30645 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30650 w_rx_data[0]
.sym 30656 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30657 i_rst_b$SB_IO_IN
.sym 30668 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I0_I1[1]
.sym 30669 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30674 w_rx_data[3]
.sym 30678 w_rx_data[2]
.sym 30690 w_rx_data[3]
.sym 30754 rx_24_fifo.wr_addr_gray_rd[2]
.sym 30790 rx_24_fifo.wr_addr_gray_rd[3]
.sym 30794 rx_24_fifo.wr_addr_gray[3]
.sym 30812 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 30813 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30814 rx_24_fifo.wr_addr_gray[2]
.sym 30820 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 30821 rx_24_fifo.rd_addr[5]
.sym 30827 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30828 rx_24_fifo.rd_addr[6]
.sym 30829 rx_24_fifo.rd_addr[7]
.sym 30830 rx_24_fifo.wr_addr_gray[1]
.sym 30834 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30835 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30836 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 30837 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 30842 rx_24_fifo.wr_addr_gray_rd[1]
.sym 30846 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30847 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30848 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30849 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30850 spi_if_ins.spi.r_tx_byte[1]
.sym 30851 spi_if_ins.spi.r_tx_byte[5]
.sym 30852 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30853 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30854 spi_if_ins.spi.r_tx_byte[0]
.sym 30855 spi_if_ins.spi.r_tx_byte[4]
.sym 30856 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30857 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30863 spi_if_ins.spi.r_tx_byte[2]
.sym 30864 spi_if_ins.spi.r_tx_byte[6]
.sym 30865 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30866 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30867 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30868 w_rx_24_fifo_empty
.sym 30869 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30871 spi_if_ins.spi.r_tx_byte[3]
.sym 30872 spi_if_ins.spi.r_tx_byte[7]
.sym 30873 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30874 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 30875 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30876 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30877 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30878 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30879 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30880 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30881 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30882 spi_if_ins.r_tx_byte[7]
.sym 30886 spi_if_ins.r_tx_byte[3]
.sym 30890 spi_if_ins.r_tx_byte[0]
.sym 30894 spi_if_ins.r_tx_byte[4]
.sym 30898 spi_if_ins.r_tx_byte[2]
.sym 30902 spi_if_ins.r_tx_byte[5]
.sym 30906 spi_if_ins.r_tx_byte[6]
.sym 30910 spi_if_ins.r_tx_byte[1]
.sym 30914 r_tx_data[2]
.sym 30924 w_rx_24_fifo_empty
.sym 30925 w_rx_09_fifo_empty
.sym 30926 r_tx_data[5]
.sym 30946 r_tx_data[7]
.sym 30954 r_tx_data[0]
.sym 30958 r_tx_data[4]
.sym 30962 r_tx_data[1]
.sym 30970 r_tx_data[6]
.sym 30974 r_tx_data[3]
.sym 30980 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30981 w_tx_data_io[4]
.sym 30991 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30992 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30993 i_rst_b$SB_IO_IN
.sym 30995 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30996 w_tx_data_io[7]
.sym 30997 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 31000 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 31001 i_rst_b$SB_IO_IN
.sym 31003 r_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 31004 w_tx_data_io[5]
.sym 31005 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 31010 w_cs[3]
.sym 31011 w_cs[1]
.sym 31012 w_cs[0]
.sym 31013 w_cs[2]
.sym 31014 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 31015 w_ioc[4]
.sym 31016 w_ioc[3]
.sym 31017 w_ioc[2]
.sym 31018 w_cs[3]
.sym 31019 w_cs[1]
.sym 31020 w_cs[2]
.sym 31021 w_cs[0]
.sym 31022 spi_if_ins.w_rx_data[2]
.sym 31027 w_ioc[2]
.sym 31028 w_ioc[4]
.sym 31029 w_ioc[3]
.sym 31030 spi_if_ins.w_rx_data[3]
.sym 31034 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 31038 w_cs[3]
.sym 31039 w_cs[1]
.sym 31040 w_cs[2]
.sym 31041 w_cs[0]
.sym 31042 spi_if_ins.w_rx_data[5]
.sym 31046 spi_if_ins.w_rx_data[0]
.sym 31050 spi_if_ins.w_rx_data[4]
.sym 31054 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 31058 spi_if_ins.w_rx_data[3]
.sym 31062 spi_if_ins.w_rx_data[6]
.sym 31066 spi_if_ins.w_rx_data[1]
.sym 31070 spi_if_ins.w_rx_data[2]
.sym 31074 i_config[1]$SB_IO_IN
.sym 31075 i_button_SB_LUT4_I3_I2[2]
.sym 31076 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31077 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31080 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31081 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31082 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31083 i_button_SB_LUT4_I3_I0[2]
.sym 31084 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31085 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31086 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31087 i_rst_b$SB_IO_IN
.sym 31088 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 31089 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 31093 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 31094 io_ctrl_ins.debug_mode[0]
.sym 31095 i_button_SB_LUT4_I3_I0[2]
.sym 31096 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31097 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31098 io_ctrl_ins.o_pmod[0]
.sym 31099 io_ctrl_ins.mixer_en_state
.sym 31100 w_ioc[0]
.sym 31101 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[0]
.sym 31105 i_button_SB_LUT4_I3_I0[2]
.sym 31108 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 31109 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 31110 i_button_SB_LUT4_I3_I0[0]
.sym 31111 i_button_SB_LUT4_I3_I0[1]
.sym 31112 i_button_SB_LUT4_I3_I0[2]
.sym 31113 i_button_SB_LUT4_I3_I0[3]
.sym 31115 w_ioc[0]
.sym 31116 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31117 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31118 i_button_SB_LUT4_I3_I0[0]
.sym 31119 io_ctrl_ins.pmod_dir_state[6]
.sym 31120 i_button_SB_LUT4_I3_I2[2]
.sym 31121 i_config[3]$SB_IO_IN
.sym 31124 i_button_SB_LUT4_I3_O[0]
.sym 31125 i_button_SB_LUT4_I3_O[1]
.sym 31126 i_button_SB_LUT4_I3_I0[0]
.sym 31127 io_ctrl_ins.pmod_dir_state[3]
.sym 31128 i_button_SB_LUT4_I3_I2[2]
.sym 31129 i_config[0]$SB_IO_IN
.sym 31132 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 31133 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31134 i_button_SB_LUT4_I3_I0[0]
.sym 31135 io_ctrl_ins.pmod_dir_state[5]
.sym 31136 i_button_SB_LUT4_I3_I2[2]
.sym 31137 i_config[2]$SB_IO_IN
.sym 31139 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 31140 i_button_SB_LUT4_I3_I2[2]
.sym 31141 i_rst_b$SB_IO_IN
.sym 31142 io_ctrl_ins.debug_mode[0]
.sym 31143 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31144 i_button_SB_LUT4_I3_I0[3]
.sym 31145 i_rst_b$SB_IO_IN
.sym 31146 w_rx_data[0]
.sym 31150 w_rx_data[6]
.sym 31156 io_ctrl_ins.debug_mode[0]
.sym 31157 io_ctrl_ins.debug_mode[1]
.sym 31158 w_rx_data[7]
.sym 31162 i_button_SB_LUT4_I3_I0[0]
.sym 31163 i_button_SB_LUT4_I3_I2[1]
.sym 31164 i_button_SB_LUT4_I3_I2[2]
.sym 31165 i_button$SB_IO_IN
.sym 31166 i_button_SB_LUT4_I3_I0[0]
.sym 31167 io_ctrl_ins.pmod_dir_state[0]
.sym 31168 i_button_SB_LUT4_I3_I2[2]
.sym 31169 o_led0$SB_IO_OUT
.sym 31174 w_rx_data[0]
.sym 31182 w_rx_data[1]
.sym 31202 w_rx_data[5]
.sym 31206 w_rx_data[0]
.sym 31210 w_rx_data[4]
.sym 31214 w_rx_data[6]
.sym 31218 w_rx_data[7]
.sym 31222 w_rx_data[2]
.sym 31230 w_rx_data[1]
.sym 31298 w_rx_24_fifo_pulled_data[18]
.sym 31299 w_rx_24_fifo_pulled_data[26]
.sym 31300 smi_ctrl_ins.int_cnt_24[3]
.sym 31301 smi_ctrl_ins.int_cnt_24[4]
.sym 31302 w_rx_24_fifo_pulled_data[17]
.sym 31303 w_rx_24_fifo_pulled_data[25]
.sym 31304 smi_ctrl_ins.int_cnt_24[3]
.sym 31305 smi_ctrl_ins.int_cnt_24[4]
.sym 31310 w_rx_24_fifo_pulled_data[20]
.sym 31311 w_rx_24_fifo_pulled_data[28]
.sym 31312 smi_ctrl_ins.int_cnt_24[3]
.sym 31313 smi_ctrl_ins.int_cnt_24[4]
.sym 31314 w_rx_24_fifo_pulled_data[22]
.sym 31315 w_rx_24_fifo_pulled_data[30]
.sym 31316 smi_ctrl_ins.int_cnt_24[3]
.sym 31317 smi_ctrl_ins.int_cnt_24[4]
.sym 31326 w_rx_24_fifo_pulled_data[23]
.sym 31327 w_rx_24_fifo_pulled_data[31]
.sym 31328 smi_ctrl_ins.int_cnt_24[3]
.sym 31329 smi_ctrl_ins.int_cnt_24[4]
.sym 31330 spi_if_ins.spi.SCKr[0]
.sym 31346 i_sck$SB_IO_IN
.sym 31350 w_rx_24_fifo_pulled_data[19]
.sym 31351 w_rx_24_fifo_pulled_data[27]
.sym 31352 smi_ctrl_ins.int_cnt_24[3]
.sym 31353 smi_ctrl_ins.int_cnt_24[4]
.sym 31354 spi_if_ins.spi.SCKr[1]
.sym 31363 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31367 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31368 $PACKER_VCC_NET
.sym 31371 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31372 $PACKER_VCC_NET
.sym 31373 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31377 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31379 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31380 $PACKER_VCC_NET
.sym 31381 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31383 spi_if_ins.spi.SCKr[2]
.sym 31384 spi_if_ins.spi.SCKr[1]
.sym 31385 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31386 spi_if_ins.spi.SCKr[2]
.sym 31387 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31388 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31389 spi_if_ins.spi.SCKr[1]
.sym 31391 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31392 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31395 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31400 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31405 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31412 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31413 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31414 i_ss$SB_IO_IN
.sym 31415 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31416 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31417 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31421 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31425 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31426 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31430 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31438 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31443 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31444 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31445 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31446 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31454 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31482 rx_24_fifo.wr_addr_gray[7]
.sym 31490 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31496 i_ss$SB_IO_IN
.sym 31497 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31502 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31510 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31514 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31518 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31523 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31524 i_rst_b$SB_IO_IN
.sym 31525 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31526 spi_if_ins.spi.r_rx_byte[3]
.sym 31530 spi_if_ins.spi.r_rx_byte[6]
.sym 31534 spi_if_ins.spi.r_rx_byte[7]
.sym 31538 spi_if_ins.spi.r_rx_byte[5]
.sym 31542 spi_if_ins.spi.r_rx_byte[4]
.sym 31556 spi_if_ins.w_rx_data[6]
.sym 31557 spi_if_ins.w_rx_data[5]
.sym 31558 spi_if_ins.w_rx_data[0]
.sym 31568 i_rst_b$SB_IO_IN
.sym 31569 spi_if_ins.w_rx_data_valid
.sym 31570 spi_if_ins.w_rx_data[4]
.sym 31574 spi_if_ins.w_rx_data[1]
.sym 31580 spi_if_ins.state_if[2]
.sym 31581 spi_if_ins.state_if_SB_DFFESR_Q_1_D[3]
.sym 31586 w_rx_data[7]
.sym 31590 w_rx_data[4]
.sym 31594 io_ctrl_ins.o_pmod[3]
.sym 31595 o_tr_vc2$SB_IO_OUT
.sym 31596 w_ioc[0]
.sym 31597 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31598 w_rx_data[1]
.sym 31602 w_rx_data[3]
.sym 31606 io_ctrl_ins.o_pmod[4]
.sym 31607 o_tr_vc1_b$SB_IO_OUT
.sym 31608 w_ioc[0]
.sym 31609 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31610 w_rx_data[6]
.sym 31614 w_rx_data[5]
.sym 31618 w_rx_data[3]
.sym 31622 io_ctrl_ins.o_pmod[5]
.sym 31623 o_tr_vc1$SB_IO_OUT
.sym 31624 w_ioc[0]
.sym 31625 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31626 io_ctrl_ins.o_pmod[7]
.sym 31627 o_rx_h_tx_l$SB_IO_OUT
.sym 31628 w_ioc[0]
.sym 31629 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31630 w_rx_data[4]
.sym 31634 io_ctrl_ins.o_pmod[6]
.sym 31635 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31636 w_ioc[0]
.sym 31637 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31638 w_rx_data[5]
.sym 31642 w_rx_data[2]
.sym 31655 io_ctrl_ins.rf_pin_state[7]
.sym 31656 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31657 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31659 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31660 io_ctrl_ins.rf_pin_state[6]
.sym 31661 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31662 io_ctrl_ins.rf_pin_state[0]
.sym 31663 i_button_SB_LUT4_I3_I0[3]
.sym 31664 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31665 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31670 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31671 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 31672 i_button_SB_LUT4_I3_I0[3]
.sym 31673 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31676 io_ctrl_ins.debug_mode[1]
.sym 31677 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 31690 io_ctrl_ins.rf_pin_state[3]
.sym 31691 i_button_SB_LUT4_I3_I0[3]
.sym 31692 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31693 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31694 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31695 i_button_SB_LUT4_I3_I0[3]
.sym 31696 io_ctrl_ins.rf_pin_state[2]
.sym 31697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31699 io_ctrl_ins.rf_pin_state[1]
.sym 31700 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31701 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31702 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31704 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31708 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 31709 i_button_SB_LUT4_I3_I0[3]
.sym 31710 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31711 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31712 io_ctrl_ins.rf_pin_state[4]
.sym 31713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31897 i_ss$SB_IO_IN
.sym 31899 spi_if_ins.r_tx_byte[7]
.sym 31900 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31901 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31912 i_ss$SB_IO_IN
.sym 31913 spi_if_ins.r_tx_data_valid
.sym 31917 o_miso_$_TBUF__Y_E
.sym 31926 i_mosi$SB_IO_IN
.sym 31934 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31962 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31970 i_mosi$SB_IO_IN
.sym 31978 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31990 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32010 spi_if_ins.spi.r_rx_byte[2]
.sym 32018 spi_if_ins.spi.r_rx_byte[0]
.sym 32022 spi_if_ins.spi.r_rx_byte[1]
.sym 32054 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 32072 spi_if_ins.w_rx_data[5]
.sym 32073 spi_if_ins.w_rx_data[6]
.sym 32076 spi_if_ins.w_rx_data[6]
.sym 32077 spi_if_ins.w_rx_data[5]
.sym 32081 spi_if_ins.w_rx_data_valid
.sym 32084 spi_if_ins.w_rx_data[6]
.sym 32085 spi_if_ins.w_rx_data[5]
.sym 32099 w_fetch
.sym 32100 w_cs[1]
.sym 32101 w_load
.sym 32128 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32129 spi_if_ins.state_if[2]
.sym 32450 spi_if_ins.spi.r2_rx_done
.sym 32456 spi_if_ins.spi.r3_rx_done
.sym 32457 spi_if_ins.spi.r2_rx_done
.sym 32474 spi_if_ins.spi.r_rx_done
.sym 32546 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32553 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32638 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
