{"vcs1":{"timestamp_begin":1699292271.953919278, "rt":0.82, "ut":0.41, "st":0.30}}
{"vcselab":{"timestamp_begin":1699292272.860811959, "rt":0.90, "ut":0.58, "st":0.27}}
{"link":{"timestamp_begin":1699292273.827557743, "rt":0.56, "ut":0.17, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699292271.115979490}
{"VCS_COMP_START_TIME": 1699292271.115979490}
{"VCS_COMP_END_TIME": 1699292274.490102099}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338040}}
{"stitch_vcselab": {"peak_mem": 222604}}
