Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 20 14:29:56 2019
| Host         : DESKTOP-3EC4Q02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file drawline_control_sets_placed.rpt
| Design       : drawline
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             210 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | busy_i_1_n_0    |                  |                1 |              2 |
|  clk_IBUF_BUFG |                 |                  |                1 |              6 |
|  clk_IBUF_BUFG | sy[8]_i_1_n_0   |                  |                2 |             18 |
|  clk_IBUF_BUFG | sx[9]_i_1_n_0   |                  |                2 |             20 |
|  clk_IBUF_BUFG | sx[9]_i_1_n_0   | sy[31]_i_1_n_0   |                6 |             44 |
|  clk_IBUF_BUFG | dy              |                  |                8 |             46 |
|  clk_IBUF_BUFG | sy[8]_i_1_n_0   | sy[31]_i_1_n_0   |                6 |             46 |
|  clk_IBUF_BUFG | e2[31]_i_1_n_0  |                  |               10 |             62 |
|  clk_IBUF_BUFG | err[30]_i_1_n_0 |                  |               12 |             62 |
+----------------+-----------------+------------------+------------------+----------------+


