idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0x800003ff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500
###################################
# Setup MSI-X Table entries
wr hqm_msix_mem.msg_addr_l[0]  0x12345678
wr hqm_msix_mem.msg_addr_u[0]  0xc0ded400
wr hqm_msix_mem.msg_data[0]    0xd40c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
###################################
# Enable MSI-X
wr hqm_pf_cfg_i.msix_cap_control   0x8000
###################################
# Setup LUTs used by HCWs

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  dir qid 0 exp_not_empty=1
  vas 0 dir_qidv0=1 credit_cnt=8192
  dir pp 0 vas=0 exp_drop=1
  dir cq 0 cq_depth=512 gpa=sm

cfg_end

rd hqm_pf_cfg_i.vendor_id

