

================================================================
== Vitis HLS Report for 'fmm_reduce_kernel'
================================================================
* Date:           Tue Feb 24 22:02:07 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_matrix_from_dram_fu_136    |load_matrix_from_dram    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_greedy_potential_reduce_fu_162  |greedy_potential_reduce  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_store_matrix_to_dram_fu_184     |store_matrix_to_dram     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |       10|   19|    6730|   11965|    -|
|Memory           |        -|    -|     128|   51200|    -|
|Multiplexer      |        -|    -|       0|     327|    -|
|Register         |        -|    -|     362|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       10|   19|    7220|   63492|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        1|    2|       2|      47|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                   |control_r_s_axi          |        0|   0|   100|   168|    0|
    |control_s_axi_U                     |control_s_axi            |        0|   0|   226|   360|    0|
    |gmem_m_axi_U                        |gmem_m_axi               |       10|   0|   836|   741|    0|
    |grp_greedy_potential_reduce_fu_162  |greedy_potential_reduce  |        0|   3|  4366|  8288|    0|
    |grp_load_matrix_from_dram_fu_136    |load_matrix_from_dram    |        0|   8|   628|  1429|    0|
    |grp_store_matrix_to_dram_fu_184     |store_matrix_to_dram     |        0|   8|   574|   979|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |Total                               |                         |       10|  19|  6730| 11965|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF |  LUT  | URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |M_e_0_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_1_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_2_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_3_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |Total    |                          |        0| 128|  51200|    0| 102400|  128|     4|      3276800|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |M_e_0_address0  |  17|          4|   15|         60|
    |M_e_0_ce0       |  17|          4|    1|          4|
    |M_e_0_d0        |  13|          3|   32|         96|
    |M_e_0_we0       |  13|          3|    1|          3|
    |M_e_1_address0  |  17|          4|   15|         60|
    |M_e_1_ce0       |  17|          4|    1|          4|
    |M_e_1_d0        |  13|          3|   32|         96|
    |M_e_1_we0       |  13|          3|    1|          3|
    |M_e_2_address0  |  17|          4|   15|         60|
    |M_e_2_ce0       |  17|          4|    1|          4|
    |M_e_2_d0        |  13|          3|   32|         96|
    |M_e_2_we0       |  13|          3|    1|          3|
    |M_e_3_address0  |  17|          4|   15|         60|
    |M_e_3_ce0       |  17|          4|    1|          4|
    |M_e_3_d0        |  13|          3|   32|         96|
    |M_e_3_we0       |  13|          3|    1|          3|
    |M_t             |   9|          2|   32|         64|
    |ap_NS_fsm       |  33|          8|    1|          8|
    |gmem_0_ARVALID  |   9|          2|    1|          2|
    |gmem_0_AWVALID  |   9|          2|    1|          2|
    |gmem_0_BREADY   |   9|          2|    1|          2|
    |gmem_0_RREADY   |   9|          2|    1|          2|
    |gmem_0_WVALID   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 327|         76|  234|        734|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |A_dram_read_reg_228                              |  64|   0|   64|          0|
    |M_cols                                           |  32|   0|   32|          0|
    |M_rows                                           |  32|   0|   32|          0|
    |M_t                                              |  32|   0|   32|          0|
    |M_t_capacity                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                        |   7|   0|    7|          0|
    |cols_read_reg_218                                |  32|   0|   32|          0|
    |grp_greedy_potential_reduce_fu_162_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_fu_136_ap_start_reg    |   1|   0|    1|          0|
    |grp_store_matrix_to_dram_fu_184_ap_start_reg     |   1|   0|    1|          0|
    |k1_read_reg_208                                  |  32|   0|   32|          0|
    |k2_read_reg_203                                  |  32|   0|   32|          0|
    |rows_read_reg_223                                |  32|   0|   32|          0|
    |t_capacity_read_reg_213                          |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 362|   0|  362|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|            control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|            control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    5|       s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    5|       s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|               gmem|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

