// Seed: 2541223971
module module_0 ();
  logic [7:0] id_1;
  module_2();
  wire id_2;
  rpmos (id_1[1 : 1], 1);
  wire id_3;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1
);
  wire id_3;
  module_0();
endmodule
module module_2;
endmodule
module module_0;
  module_3(
      .id_0(id_1), .id_1(1'b0 - id_1), .id_2(1'h0), .id_3(1'b0), .id_4(id_1), .id_5(id_1++)
  );
  assign id_1 = 1;
  wire id_2, id_3;
  wire id_4;
  module_2();
endmodule
