<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: PWR Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__pwr__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PWR Registers<div class="ingroups"><a class="el" href="group__STM32H7xx__defines.html">STM32Hxx Defines</a> &raquo; <a class="el" href="group__pwr__defines.html">PWR Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PWR Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__pwr__registers.png" border="0" usemap="#agroup____pwr____registers" alt=""/></div>
<map name="agroup____pwr____registers" id="agroup____pwr____registers">
<area shape="rect" href="group__pwr__defines.html" title="Defined Constants and Types for the STM32H7xx Power Control" alt="" coords="5,5,111,31"/>
<area shape="rect" title=" " alt="" coords="159,5,276,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">PWR_CR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register.  <a href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">More...</a><br /></td></tr>
<tr class="separator:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb179a46544116ee245f97d5b3e3cb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaeb179a46544116ee245f97d5b3e3cb88">PWR_CSR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:gaeb179a46544116ee245f97d5b3e3cb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control/status register.  <a href="group__pwr__registers.html#gaeb179a46544116ee245f97d5b3e3cb88">More...</a><br /></td></tr>
<tr class="separator:gaeb179a46544116ee245f97d5b3e3cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2014a0ee4d2754101559446ac2a64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">PWR_CR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:gaec2014a0ee4d2754101559446ac2a64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 2.  <a href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">More...</a><br /></td></tr>
<tr class="separator:gaec2014a0ee4d2754101559446ac2a64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">PWR_CR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x0C)</td></tr>
<tr class="memdesc:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 3.  <a href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">More...</a><br /></td></tr>
<tr class="separator:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3122f011ea4930e761ba9c622f9dd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gac3122f011ea4930e761ba9c622f9dd58">PWR_CPUCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:gac3122f011ea4930e761ba9c622f9dd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Power control register 3.  <a href="group__pwr__registers.html#gac3122f011ea4930e761ba9c622f9dd58">More...</a><br /></td></tr>
<tr class="separator:gac3122f011ea4930e761ba9c622f9dd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6db3b62729c85d626ee10e6f3d94a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga2b6db3b62729c85d626ee10e6f3d94a3">PWR_D3CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td></tr>
<tr class="memdesc:ga2b6db3b62729c85d626ee10e6f3d94a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">D3 Domain Power Control register.  <a href="group__pwr__registers.html#ga2b6db3b62729c85d626ee10e6f3d94a3">More...</a><br /></td></tr>
<tr class="separator:ga2b6db3b62729c85d626ee10e6f3d94a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80015fc88d91befb24eef733e7bf79cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga80015fc88d91befb24eef733e7bf79cd">PWR_SRDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga80015fc88d91befb24eef733e7bf79cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3d696069dbeef4cbe5d5dd42d200b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga5d3d696069dbeef4cbe5d5dd42d200b7">PWR_WKUPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x20)</td></tr>
<tr class="memdesc:ga5d3d696069dbeef4cbe5d5dd42d200b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Domain Power Control register.  <a href="group__pwr__registers.html#ga5d3d696069dbeef4cbe5d5dd42d200b7">More...</a><br /></td></tr>
<tr class="separator:ga5d3d696069dbeef4cbe5d5dd42d200b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac3122f011ea4930e761ba9c622f9dd58" name="gac3122f011ea4930e761ba9c622f9dd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3122f011ea4930e761ba9c622f9dd58">&#9670;&nbsp;</a></span>PWR_CPUCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CPUCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU Power control register 3. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00048">48</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gae94d5fc655ca59c7323271c0e53bbdd0" name="gae94d5fc655ca59c7323271c0e53bbdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94d5fc655ca59c7323271c0e53bbdd0">&#9670;&nbsp;</a></span>PWR_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00036">36</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaec2014a0ee4d2754101559446ac2a64f" name="gaec2014a0ee4d2754101559446ac2a64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec2014a0ee4d2754101559446ac2a64f">&#9670;&nbsp;</a></span>PWR_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register 2. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00042">42</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaf89abe2c7e888cc2f84a4a73b9d471a9" name="gaf89abe2c7e888cc2f84a4a73b9d471a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89abe2c7e888cc2f84a4a73b9d471a9">&#9670;&nbsp;</a></span>PWR_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register 3. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00045">45</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="gaeb179a46544116ee245f97d5b3e3cb88" name="gaeb179a46544116ee245f97d5b3e3cb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb179a46544116ee245f97d5b3e3cb88">&#9670;&nbsp;</a></span>PWR_CSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control/status register. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00039">39</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga2b6db3b62729c85d626ee10e6f3d94a3" name="ga2b6db3b62729c85d626ee10e6f3d94a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6db3b62729c85d626ee10e6f3d94a3">&#9670;&nbsp;</a></span>PWR_D3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_D3CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D3 Domain Power Control register. </p>
<p >Note: Referred to as PWR_SRDCR (SmartRun Domain Control) on LP devices. The VOS bitfield differs between the two implementations (unfortunately). </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00054">54</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga80015fc88d91befb24eef733e7bf79cd" name="ga80015fc88d91befb24eef733e7bf79cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80015fc88d91befb24eef733e7bf79cd">&#9670;&nbsp;</a></span>PWR_SRDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SRDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00055">55</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
<a id="ga5d3d696069dbeef4cbe5d5dd42d200b7" name="ga5d3d696069dbeef4cbe5d5dd42d200b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d3d696069dbeef4cbe5d5dd42d200b7">&#9670;&nbsp;</a></span>PWR_WKUPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_WKUPCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup Domain Power Control register. </p>

<p class="definition">Definition at line <a class="el" href="h7_2pwr_8h_source.html#l00058">58</a> of file <a class="el" href="h7_2pwr_8h_source.html">h7/pwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
