\section{E\+X\+T\+I\+\_\+\+Type\+Def Struct Reference}
\label{structEXTI__TypeDef}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+MR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+MR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+T\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+T\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+W\+I\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Interrupt/\+Event Controller. 

Definition at line \textbf{ 569} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structEXTI__TypeDef_a6034c7458d8e6030f6dacecf0f1a3a89}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!E\+MR@{E\+MR}}
\index{E\+MR@{E\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{E\+MR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+MR}

E\+X\+TI Event mask register, Address offset\+: 0x04 

Definition at line \textbf{ 572} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structEXTI__TypeDef_aa0f7c828c46ae6f6bc9f66f11720bbe6}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!F\+T\+SR@{F\+T\+SR}}
\index{F\+T\+SR@{F\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{F\+T\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+T\+SR}

E\+X\+TI Falling trigger selection register, Address offset\+: 0x0C 

Definition at line \textbf{ 574} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structEXTI__TypeDef_ae845b86e973b4bf8a33c447c261633f6}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{I\+MR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+MR}

E\+X\+TI Interrupt mask register, Address offset\+: 0x00 

Definition at line \textbf{ 571} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structEXTI__TypeDef_af8d25514079514d38c104402f46470af}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{PR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t PR}

E\+X\+TI Pending register, Address offset\+: 0x14 

Definition at line \textbf{ 576} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structEXTI__TypeDef_a0d952a17455687d6e9053730d028fa1d}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!R\+T\+SR@{R\+T\+SR}}
\index{R\+T\+SR@{R\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+T\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+T\+SR}

E\+X\+TI Rising trigger selection register, Address offset\+: 0x08 

Definition at line \textbf{ 573} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structEXTI__TypeDef_a9eae93b6cc13d4d25e12f2224e2369c9}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!S\+W\+I\+ER@{S\+W\+I\+ER}}
\index{S\+W\+I\+ER@{S\+W\+I\+ER}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{S\+W\+I\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+W\+I\+ER}

E\+X\+TI Software interrupt event register, Address offset\+: 0x10 

Definition at line \textbf{ 575} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
