[16:50:14.299] <TB1>     INFO: *** Welcome to pxar ***
[16:50:14.299] <TB1>     INFO: *** Today: 2016/04/05
[16:50:14.306] <TB1>     INFO: *** Version: b2a7-dirty
[16:50:14.306] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C15.dat
[16:50:14.307] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:50:14.307] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//defaultMaskFile.dat
[16:50:14.307] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters_C15.dat
[16:50:14.384] <TB1>     INFO:         clk: 4
[16:50:14.384] <TB1>     INFO:         ctr: 4
[16:50:14.384] <TB1>     INFO:         sda: 19
[16:50:14.384] <TB1>     INFO:         tin: 9
[16:50:14.384] <TB1>     INFO:         level: 15
[16:50:14.384] <TB1>     INFO:         triggerdelay: 0
[16:50:14.384] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:50:14.384] <TB1>     INFO: Log level: DEBUG
[16:50:14.395] <TB1>     INFO: Found DTB DTB_WRECOM
[16:50:14.404] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[16:50:14.407] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[16:50:14.410] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[16:50:15.970] <TB1>     INFO: DUT info: 
[16:50:15.970] <TB1>     INFO: The DUT currently contains the following objects:
[16:50:15.970] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:50:15.970] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[16:50:15.970] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[16:50:15.970] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:50:15.970] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.970] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.971] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.971] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.971] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.971] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:50:15.971] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:50:15.972] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:50:15.973] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:50:15.986] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[16:50:15.986] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1fe6f90
[16:50:15.986] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f5d770
[16:50:15.986] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9675d94010
[16:50:15.986] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f967bfff510
[16:50:15.986] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7f9675d94010
[16:50:15.987] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365.8mA
[16:50:15.989] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[16:50:15.989] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[16:50:15.989] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:50:16.389] <TB1>     INFO: enter 'restricted' command line mode
[16:50:16.389] <TB1>     INFO: enter test to run
[16:50:16.390] <TB1>     INFO:   test: FPIXTest no parameter change
[16:50:16.390] <TB1>     INFO:   running: fpixtest
[16:50:16.390] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:50:16.393] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:50:16.393] <TB1>     INFO: ######################################################################
[16:50:16.393] <TB1>     INFO: PixTestFPIXTest::doTest()
[16:50:16.393] <TB1>     INFO: ######################################################################
[16:50:16.396] <TB1>     INFO: ######################################################################
[16:50:16.396] <TB1>     INFO: PixTestPretest::doTest()
[16:50:16.396] <TB1>     INFO: ######################################################################
[16:50:16.399] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:16.399] <TB1>     INFO:    PixTestPretest::programROC() 
[16:50:16.399] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:34.415] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:50:34.415] <TB1>     INFO: IA differences per ROC:  17.7 16.1 16.9 16.9 17.7 18.5 17.7 17.7 20.1 18.5 20.1 20.9 19.3 17.7 17.7 18.5
[16:50:34.483] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:34.483] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:50:34.483] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:34.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[16:50:34.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1688 mA
[16:50:34.788] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 25.3687 mA
[16:50:34.889] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 23.7688 mA
[16:50:34.989] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 24.5687 mA
[16:50:35.090] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 23.7688 mA
[16:50:35.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 23.7688 mA
[16:50:35.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 24.5687 mA
[16:50:35.394] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  81 Ia 23.7688 mA
[16:50:35.494] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 23.7688 mA
[16:50:35.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  83 Ia 23.7688 mA
[16:50:35.695] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  84 Ia 24.5687 mA
[16:50:35.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.7688 mA
[16:50:35.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3688 mA
[16:50:35.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.5687 mA
[16:50:36.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 24.5687 mA
[16:50:36.200] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  90 Ia 24.5687 mA
[16:50:36.301] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  88 Ia 22.9688 mA
[16:50:36.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 24.5687 mA
[16:50:36.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 24.5687 mA
[16:50:36.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  90 Ia 23.7688 mA
[16:50:36.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  91 Ia 23.7688 mA
[16:50:36.804] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  92 Ia 24.5687 mA
[16:50:36.905] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  90 Ia 23.7688 mA
[16:50:37.005] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  91 Ia 24.5687 mA
[16:50:37.107] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[16:50:37.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.3687 mA
[16:50:37.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.7688 mA
[16:50:37.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  88 Ia 23.7688 mA
[16:50:37.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  89 Ia 24.5687 mA
[16:50:37.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  87 Ia 24.5687 mA
[16:50:37.712] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 22.9688 mA
[16:50:37.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  91 Ia 24.5687 mA
[16:50:37.913] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  89 Ia 24.5687 mA
[16:50:38.014] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  87 Ia 23.7688 mA
[16:50:38.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  88 Ia 23.7688 mA
[16:50:38.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  89 Ia 24.5687 mA
[16:50:38.316] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.3688 mA
[16:50:38.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  94 Ia 24.5687 mA
[16:50:38.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  92 Ia 24.5687 mA
[16:50:38.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  90 Ia 23.7688 mA
[16:50:38.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  91 Ia 23.7688 mA
[16:50:38.820] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  92 Ia 24.5687 mA
[16:50:38.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  90 Ia 23.7688 mA
[16:50:39.021] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  91 Ia 23.7688 mA
[16:50:39.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  92 Ia 23.7688 mA
[16:50:39.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  93 Ia 24.5687 mA
[16:50:39.324] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  91 Ia 23.7688 mA
[16:50:39.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  92 Ia 24.5687 mA
[16:50:39.526] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1688 mA
[16:50:39.627] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.3687 mA
[16:50:39.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.7688 mA
[16:50:39.829] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 24.5687 mA
[16:50:39.930] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  81 Ia 23.7688 mA
[16:50:40.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  82 Ia 24.5687 mA
[16:50:40.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 23.7688 mA
[16:50:40.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  81 Ia 23.7688 mA
[16:50:40.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  82 Ia 23.7688 mA
[16:50:40.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  83 Ia 24.5687 mA
[16:50:40.533] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 23.7688 mA
[16:50:40.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  82 Ia 23.7688 mA
[16:50:40.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[16:50:40.836] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[16:50:40.937] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 24.5687 mA
[16:50:41.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 23.7688 mA
[16:50:41.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 24.5687 mA
[16:50:41.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.7688 mA
[16:50:41.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 23.7688 mA
[16:50:41.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7688 mA
[16:50:41.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 24.5687 mA
[16:50:41.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 23.7688 mA
[16:50:41.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 24.5687 mA
[16:50:41.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 22.9688 mA
[16:50:41.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[16:50:42.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[16:50:42.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[16:50:42.246] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 23.7688 mA
[16:50:42.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  86 Ia 24.5687 mA
[16:50:42.447] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 23.7688 mA
[16:50:42.548] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  85 Ia 24.5687 mA
[16:50:42.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 22.9688 mA
[16:50:42.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  89 Ia 24.5687 mA
[16:50:42.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  87 Ia 24.5687 mA
[16:50:42.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  85 Ia 23.7688 mA
[16:50:43.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  86 Ia 24.5687 mA
[16:50:43.153] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[16:50:43.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[16:50:43.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[16:50:43.455] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7688 mA
[16:50:43.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  86 Ia 23.7688 mA
[16:50:43.656] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  87 Ia 24.5687 mA
[16:50:43.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  85 Ia 23.7688 mA
[16:50:43.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  86 Ia 24.5687 mA
[16:50:43.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 23.7688 mA
[16:50:44.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7688 mA
[16:50:44.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  86 Ia 24.5687 mA
[16:50:44.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  84 Ia 23.7688 mA
[16:50:44.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.7688 mA
[16:50:44.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  79 Ia 24.5687 mA
[16:50:44.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 23.7688 mA
[16:50:44.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  78 Ia 24.5687 mA
[16:50:44.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.7688 mA
[16:50:44.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 23.7688 mA
[16:50:44.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 24.5687 mA
[16:50:45.067] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 22.9688 mA
[16:50:45.167] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 25.3687 mA
[16:50:45.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 22.9688 mA
[16:50:45.369] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 25.3687 mA
[16:50:45.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  74 Ia 22.9688 mA
[16:50:45.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[16:50:45.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 25.3687 mA
[16:50:45.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 23.7688 mA
[16:50:45.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  83 Ia 24.5687 mA
[16:50:45.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[16:50:46.075] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  82 Ia 24.5687 mA
[16:50:46.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.7688 mA
[16:50:46.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.7688 mA
[16:50:46.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  82 Ia 23.7688 mA
[16:50:46.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  83 Ia 24.5687 mA
[16:50:46.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 23.7688 mA
[16:50:46.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  82 Ia 24.5687 mA
[16:50:46.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5687 mA
[16:50:46.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 24.5687 mA
[16:50:46.985] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  74 Ia 23.7688 mA
[16:50:47.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  75 Ia 23.7688 mA
[16:50:47.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  76 Ia 23.7688 mA
[16:50:47.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  77 Ia 24.5687 mA
[16:50:47.388] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  75 Ia 23.7688 mA
[16:50:47.489] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 24.5687 mA
[16:50:47.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  74 Ia 23.7688 mA
[16:50:47.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  75 Ia 23.7688 mA
[16:50:47.791] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  76 Ia 23.7688 mA
[16:50:47.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 24.5687 mA
[16:50:47.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.3687 mA
[16:50:48.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  71 Ia 24.5687 mA
[16:50:48.194] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  69 Ia 23.7688 mA
[16:50:48.295] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  70 Ia 24.5687 mA
[16:50:48.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  68 Ia 23.7688 mA
[16:50:48.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  69 Ia 23.7688 mA
[16:50:48.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  70 Ia 24.5687 mA
[16:50:48.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  68 Ia 23.7688 mA
[16:50:48.797] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  69 Ia 23.7688 mA
[16:50:48.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  70 Ia 24.5687 mA
[16:50:48.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  68 Ia 22.9688 mA
[16:50:49.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  74 Ia 24.5687 mA
[16:50:49.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[16:50:49.303] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.7688 mA
[16:50:49.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.5687 mA
[16:50:49.505] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  78 Ia 24.5687 mA
[16:50:49.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  76 Ia 23.7688 mA
[16:50:49.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  77 Ia 23.7688 mA
[16:50:49.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.7688 mA
[16:50:49.907] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 24.5687 mA
[16:50:50.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  77 Ia 23.7688 mA
[16:50:50.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  78 Ia 24.5687 mA
[16:50:50.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 22.9688 mA
[16:50:50.310] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 25.3687 mA
[16:50:50.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[16:50:50.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[16:50:50.613] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[16:50:50.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[16:50:50.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 23.7688 mA
[16:50:50.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[16:50:51.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  85 Ia 23.7688 mA
[16:50:51.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  86 Ia 24.5687 mA
[16:50:51.218] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 23.7688 mA
[16:50:51.319] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 24.5687 mA
[16:50:51.420] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 22.9688 mA
[16:50:51.521] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  89 Ia 24.5687 mA
[16:50:51.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9688 mA
[16:50:51.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.5687 mA
[16:50:51.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  82 Ia 24.5687 mA
[16:50:51.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 23.7688 mA
[16:50:52.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  81 Ia 23.7688 mA
[16:50:52.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  82 Ia 23.7688 mA
[16:50:52.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  83 Ia 24.5687 mA
[16:50:52.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  81 Ia 23.7688 mA
[16:50:52.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  82 Ia 23.7688 mA
[16:50:52.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  83 Ia 24.5687 mA
[16:50:52.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  81 Ia 23.7688 mA
[16:50:52.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  82 Ia 24.5687 mA
[16:50:52.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[16:50:52.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[16:50:53.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[16:50:53.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.5687 mA
[16:50:53.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.5687 mA
[16:50:53.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 23.7688 mA
[16:50:53.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  82 Ia 23.7688 mA
[16:50:53.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  83 Ia 24.5687 mA
[16:50:53.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  81 Ia 23.7688 mA
[16:50:53.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  82 Ia 23.7688 mA
[16:50:53.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 24.5687 mA
[16:50:53.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 23.7688 mA
[16:50:53.969] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[16:50:53.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  91
[16:50:53.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  89
[16:50:53.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  92
[16:50:53.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  86
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  74
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  89
[16:50:53.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  82
[16:50:53.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[16:50:55.799] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[16:50:55.799] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  20.1  19.3  20.1  20.9  20.1  19.3  19.3
[16:50:55.834] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:55.834] <TB1>     INFO:    PixTestPretest::findTiming() 
[16:50:55.834] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:55.834] <TB1>     INFO: PixTestCmd::init()
[16:50:55.834] <TB1>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[16:50:56.427] <TB1>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[16:52:28.519] <TB1>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[16:52:28.550] <TB1>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[16:52:28.550] <TB1>     INFO: (success/tries = 100/100), width = 3
[16:52:28.550] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[16:52:28.550] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[16:52:28.550] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[16:52:28.550] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[16:52:28.550] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[16:52:28.554] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:28.554] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[16:52:28.554] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:28.690] <TB1>     INFO: Expecting 231680 events.
[16:52:33.301] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[16:52:33.304] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[16:52:35.967] <TB1>     INFO: 231680 events read in total (6562ms).
[16:52:35.972] <TB1>     INFO: Test took 7416ms.
[16:52:36.309] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 119 and Delta(CalDel) = 62
[16:52:36.313] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:52:36.316] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 61
[16:52:36.320] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 61
[16:52:36.323] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 63
[16:52:36.327] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 106 and Delta(CalDel) = 63
[16:52:36.330] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 108 and Delta(CalDel) = 63
[16:52:36.334] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 62
[16:52:36.338] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 63
[16:52:36.341] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 61
[16:52:36.345] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 63
[16:52:36.349] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 117 and Delta(CalDel) = 61
[16:52:36.353] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 60
[16:52:36.357] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 57
[16:52:36.360] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 62
[16:52:36.364] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 75 and Delta(CalDel) = 61
[16:52:36.405] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:52:36.439] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:36.439] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:52:36.439] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:36.575] <TB1>     INFO: Expecting 231680 events.
[16:52:44.788] <TB1>     INFO: 231680 events read in total (7498ms).
[16:52:44.793] <TB1>     INFO: Test took 8350ms.
[16:52:44.816] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[16:52:45.131] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[16:52:45.135] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[16:52:45.139] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[16:52:45.143] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[16:52:45.147] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[16:52:45.151] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[16:52:45.154] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:52:45.158] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 30.5
[16:52:45.162] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[16:52:45.166] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[16:52:45.170] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[16:52:45.175] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[16:52:45.179] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 27.5
[16:52:45.183] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[16:52:45.187] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[16:52:45.225] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:52:45.225] <TB1>     INFO: CalDel:      144   142   130   134   155   137   138   143   152   134   146   137   148   117   145   129
[16:52:45.225] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:52:45.228] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C0.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C1.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C2.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C3.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C4.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C5.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C6.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C7.dat
[16:52:45.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C8.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C9.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C10.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C11.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C12.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C13.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C14.dat
[16:52:45.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters_C15.dat
[16:52:45.230] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:52:45.230] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:52:45.231] <TB1>     INFO: PixTestPretest::doTest() done, duration: 148 seconds
[16:52:45.231] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:52:45.289] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:52:45.289] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:52:45.291] <TB1>     INFO: ######################################################################
[16:52:45.291] <TB1>     INFO: PixTestAlive::doTest()
[16:52:45.291] <TB1>     INFO: ######################################################################
[16:52:45.295] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:45.295] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:52:45.295] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:45.296] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:52:45.639] <TB1>     INFO: Expecting 41600 events.
[16:52:49.700] <TB1>     INFO: 41600 events read in total (3346ms).
[16:52:49.701] <TB1>     INFO: Test took 4405ms.
[16:52:49.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:49.709] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:52:49.709] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:52:50.086] <TB1>     INFO: PixTestAlive::aliveTest() done
[16:52:50.086] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:52:50.087] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:52:50.090] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:50.090] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:52:50.090] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:50.091] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:52:50.434] <TB1>     INFO: Expecting 41600 events.
[16:52:53.420] <TB1>     INFO: 41600 events read in total (2271ms).
[16:52:53.421] <TB1>     INFO: Test took 3330ms.
[16:52:53.421] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:53.421] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:52:53.421] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:52:53.421] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:52:53.828] <TB1>     INFO: PixTestAlive::maskTest() done
[16:52:53.828] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:52:53.831] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:53.832] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:52:53.832] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:53.833] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:52:54.181] <TB1>     INFO: Expecting 41600 events.
[16:52:58.276] <TB1>     INFO: 41600 events read in total (3380ms).
[16:52:58.277] <TB1>     INFO: Test took 4444ms.
[16:52:58.285] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:58.285] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:52:58.285] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:52:58.659] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[16:52:58.659] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:52:58.659] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:52:58.659] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:52:58.668] <TB1>     INFO: ######################################################################
[16:52:58.668] <TB1>     INFO: PixTestTrim::doTest()
[16:52:58.668] <TB1>     INFO: ######################################################################
[16:52:58.671] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:58.671] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:52:58.671] <TB1>     INFO:    ----------------------------------------------------------------------
[16:52:58.752] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:52:58.752] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:52:58.776] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:52:58.776] <TB1>     INFO:     run 1 of 1
[16:52:58.776] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:59.123] <TB1>     INFO: Expecting 5025280 events.
[16:53:43.746] <TB1>     INFO: 1388640 events read in total (43908ms).
[16:54:27.365] <TB1>     INFO: 2759912 events read in total (87527ms).
[16:55:11.217] <TB1>     INFO: 4142384 events read in total (131380ms).
[16:55:39.151] <TB1>     INFO: 5025280 events read in total (159313ms).
[16:55:39.202] <TB1>     INFO: Test took 160426ms.
[16:55:39.274] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:39.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:41.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:42.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:43.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:45.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:46.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:48.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:49.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:51.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:52.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:54.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:55.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:57.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:58.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:59.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:01.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:02.415] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219455488
[16:56:02.423] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.431 minThrLimit = 102.431 minThrNLimit = 132.119 -> result = 102.431 -> 102
[16:56:02.424] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9491 minThrLimit = 85.8436 minThrNLimit = 108.429 -> result = 85.9491 -> 85
[16:56:02.426] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2149 minThrLimit = 92.1432 minThrNLimit = 119.955 -> result = 92.2149 -> 92
[16:56:02.428] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.333 minThrLimit = 90.3129 minThrNLimit = 116.519 -> result = 90.333 -> 90
[16:56:02.429] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0411 minThrLimit = 89.9946 minThrNLimit = 116.551 -> result = 90.0411 -> 90
[16:56:02.430] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6905 minThrLimit = 96.6801 minThrNLimit = 119.942 -> result = 96.6905 -> 96
[16:56:02.432] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.004 minThrLimit = 100.999 minThrNLimit = 124.501 -> result = 101.004 -> 101
[16:56:02.433] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4477 minThrLimit = 95.4434 minThrNLimit = 116.764 -> result = 95.4477 -> 95
[16:56:02.434] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6477 minThrLimit = 95.6027 minThrNLimit = 119.208 -> result = 95.6477 -> 95
[16:56:02.435] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8972 minThrLimit = 92.8832 minThrNLimit = 116.455 -> result = 92.8972 -> 92
[16:56:02.436] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.565 minThrLimit = 102.532 minThrNLimit = 127.184 -> result = 102.565 -> 102
[16:56:02.437] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.513 minThrLimit = 105.285 minThrNLimit = 133.647 -> result = 105.513 -> 105
[16:56:02.438] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8455 minThrLimit = 95.8329 minThrNLimit = 118.508 -> result = 95.8455 -> 95
[16:56:02.439] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5351 minThrLimit = 93.5203 minThrNLimit = 113.731 -> result = 93.5351 -> 93
[16:56:02.439] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9874 minThrLimit = 87.9558 minThrNLimit = 110.693 -> result = 87.9874 -> 87
[16:56:02.441] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8024 minThrLimit = 85.7661 minThrNLimit = 108.314 -> result = 85.8024 -> 85
[16:56:02.441] <TB1>     INFO: ROC 0 VthrComp = 102
[16:56:02.442] <TB1>     INFO: ROC 1 VthrComp = 85
[16:56:02.445] <TB1>     INFO: ROC 2 VthrComp = 92
[16:56:02.445] <TB1>     INFO: ROC 3 VthrComp = 90
[16:56:02.446] <TB1>     INFO: ROC 4 VthrComp = 90
[16:56:02.446] <TB1>     INFO: ROC 5 VthrComp = 96
[16:56:02.446] <TB1>     INFO: ROC 6 VthrComp = 101
[16:56:02.447] <TB1>     INFO: ROC 7 VthrComp = 95
[16:56:02.447] <TB1>     INFO: ROC 8 VthrComp = 95
[16:56:02.448] <TB1>     INFO: ROC 9 VthrComp = 92
[16:56:02.448] <TB1>     INFO: ROC 10 VthrComp = 102
[16:56:02.448] <TB1>     INFO: ROC 11 VthrComp = 105
[16:56:02.449] <TB1>     INFO: ROC 12 VthrComp = 95
[16:56:02.449] <TB1>     INFO: ROC 13 VthrComp = 93
[16:56:02.450] <TB1>     INFO: ROC 14 VthrComp = 87
[16:56:02.450] <TB1>     INFO: ROC 15 VthrComp = 85
[16:56:02.450] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:56:02.450] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:56:02.468] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:02.468] <TB1>     INFO:     run 1 of 1
[16:56:02.469] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:02.813] <TB1>     INFO: Expecting 5025280 events.
[16:56:38.203] <TB1>     INFO: 886056 events read in total (34675ms).
[16:57:13.381] <TB1>     INFO: 1770320 events read in total (69853ms).
[16:57:48.611] <TB1>     INFO: 2653224 events read in total (105084ms).
[16:58:23.622] <TB1>     INFO: 3527024 events read in total (140094ms).
[16:58:58.669] <TB1>     INFO: 4396088 events read in total (175141ms).
[16:59:23.982] <TB1>     INFO: 5025280 events read in total (200454ms).
[16:59:24.075] <TB1>     INFO: Test took 201607ms.
[16:59:24.268] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:24.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:26.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:27.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:29.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:30.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:59:32.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:59:34.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:59:35.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:59:37.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:59:39.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:59:41.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:42.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:44.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:45.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:47.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:48.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:50.545] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238628864
[16:59:50.549] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.8377 for pixel 22/57 mean/min/max = 45.4893/32.1145/58.8642
[16:59:50.550] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.4282 for pixel 38/2 mean/min/max = 44.4982/33.4127/55.5837
[16:59:50.550] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.366 for pixel 27/12 mean/min/max = 45.2432/33.0807/57.4057
[16:59:50.551] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.9024 for pixel 16/11 mean/min/max = 45.1776/33.2874/57.0678
[16:59:50.551] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4031 for pixel 6/12 mean/min/max = 44.4548/33.5005/55.4091
[16:59:50.552] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3334 for pixel 21/3 mean/min/max = 45.0975/32.7415/57.4534
[16:59:50.552] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7069 for pixel 41/79 mean/min/max = 43.7957/31.3077/56.2838
[16:59:50.552] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9705 for pixel 6/14 mean/min/max = 44.8335/32.6617/57.0052
[16:59:50.553] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.9999 for pixel 0/3 mean/min/max = 45.6527/32.3005/59.0049
[16:59:50.553] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.5443 for pixel 3/3 mean/min/max = 44.9616/33.9156/56.0076
[16:59:50.553] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.2401 for pixel 5/13 mean/min/max = 45.5579/32.7054/58.4104
[16:59:50.554] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.5555 for pixel 51/7 mean/min/max = 47.3155/33.9843/60.6467
[16:59:50.554] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.6776 for pixel 25/17 mean/min/max = 44.9162/33.1002/56.7323
[16:59:50.554] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.2334 for pixel 0/19 mean/min/max = 45.9376/33.5071/58.368
[16:59:50.555] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.6598 for pixel 15/28 mean/min/max = 43.9413/32.9966/54.886
[16:59:50.555] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.6494 for pixel 18/9 mean/min/max = 45.0995/32.4956/57.7034
[16:59:50.555] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:59:50.688] <TB1>     INFO: Expecting 411648 events.
[16:59:58.598] <TB1>     INFO: 411648 events read in total (7196ms).
[16:59:58.625] <TB1>     INFO: Expecting 411648 events.
[17:00:06.331] <TB1>     INFO: 411648 events read in total (7087ms).
[17:00:06.341] <TB1>     INFO: Expecting 411648 events.
[17:00:13.933] <TB1>     INFO: 411648 events read in total (6931ms).
[17:00:13.945] <TB1>     INFO: Expecting 411648 events.
[17:00:21.567] <TB1>     INFO: 411648 events read in total (6965ms).
[17:00:21.582] <TB1>     INFO: Expecting 411648 events.
[17:00:29.179] <TB1>     INFO: 411648 events read in total (6946ms).
[17:00:29.197] <TB1>     INFO: Expecting 411648 events.
[17:00:36.798] <TB1>     INFO: 411648 events read in total (6949ms).
[17:00:36.817] <TB1>     INFO: Expecting 411648 events.
[17:00:44.382] <TB1>     INFO: 411648 events read in total (6914ms).
[17:00:44.405] <TB1>     INFO: Expecting 411648 events.
[17:00:51.982] <TB1>     INFO: 411648 events read in total (6926ms).
[17:00:52.007] <TB1>     INFO: Expecting 411648 events.
[17:00:59.590] <TB1>     INFO: 411648 events read in total (6937ms).
[17:00:59.617] <TB1>     INFO: Expecting 411648 events.
[17:01:07.296] <TB1>     INFO: 411648 events read in total (7031ms).
[17:01:07.325] <TB1>     INFO: Expecting 411648 events.
[17:01:14.943] <TB1>     INFO: 411648 events read in total (6978ms).
[17:01:14.974] <TB1>     INFO: Expecting 411648 events.
[17:01:22.609] <TB1>     INFO: 411648 events read in total (6995ms).
[17:01:22.644] <TB1>     INFO: Expecting 411648 events.
[17:01:30.280] <TB1>     INFO: 411648 events read in total (6997ms).
[17:01:30.333] <TB1>     INFO: Expecting 411648 events.
[17:01:37.887] <TB1>     INFO: 411648 events read in total (6937ms).
[17:01:37.930] <TB1>     INFO: Expecting 411648 events.
[17:01:45.454] <TB1>     INFO: 411648 events read in total (6890ms).
[17:01:45.494] <TB1>     INFO: Expecting 411648 events.
[17:01:53.138] <TB1>     INFO: 411648 events read in total (7012ms).
[17:01:53.185] <TB1>     INFO: Test took 122630ms.
[17:01:53.693] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2335 < 35 for itrim = 116; old thr = 33.9681 ... break
[17:01:53.736] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1616 < 35 for itrim = 99; old thr = 33.8881 ... break
[17:01:53.784] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2117 < 35 for itrim = 122; old thr = 34.449 ... break
[17:01:53.825] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2684 < 35 for itrim = 106; old thr = 34.374 ... break
[17:01:53.869] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4473 < 35 for itrim = 102; old thr = 34.0952 ... break
[17:01:53.909] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5373 < 35 for itrim = 101; old thr = 32.6317 ... break
[17:01:53.940] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5582 < 35 for itrim = 95; old thr = 33.3515 ... break
[17:01:53.977] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 109; old thr = 34.2516 ... break
[17:01:54.007] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0091 < 35 for itrim = 102; old thr = 34.4869 ... break
[17:01:54.046] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3888 < 35 for itrim = 105; old thr = 33.4578 ... break
[17:01:54.081] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1281 < 35 for itrim = 113; old thr = 34.8459 ... break
[17:01:54.115] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2995 < 35 for itrim+1 = 99; old thr = 34.9549 ... break
[17:01:54.150] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1898 < 35 for itrim = 98; old thr = 34.7309 ... break
[17:01:54.175] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0573 < 35 for itrim = 92; old thr = 34.5131 ... break
[17:01:54.208] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0611 < 35 for itrim+1 = 90; old thr = 34.9534 ... break
[17:01:54.246] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1426 < 35 for itrim = 114; old thr = 34.2864 ... break
[17:01:54.322] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:01:54.332] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:01:54.332] <TB1>     INFO:     run 1 of 1
[17:01:54.332] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:01:54.675] <TB1>     INFO: Expecting 5025280 events.
[17:02:30.057] <TB1>     INFO: 869344 events read in total (34667ms).
[17:03:04.830] <TB1>     INFO: 1737416 events read in total (69440ms).
[17:03:39.781] <TB1>     INFO: 2604144 events read in total (104391ms).
[17:04:14.583] <TB1>     INFO: 3460840 events read in total (139193ms).
[17:04:49.369] <TB1>     INFO: 4313128 events read in total (173980ms).
[17:05:18.483] <TB1>     INFO: 5025280 events read in total (203093ms).
[17:05:18.583] <TB1>     INFO: Test took 204252ms.
[17:05:18.805] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:19.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:20.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:22.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:24.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:25.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:27.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:28.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:30.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:31.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:33.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:35.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:36.892] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:38.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:40.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:41.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:43.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:44.912] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274808832
[17:05:44.914] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.077604 .. 50.339296
[17:05:44.988] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[17:05:44.998] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:05:44.999] <TB1>     INFO:     run 1 of 1
[17:05:44.999] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:45.342] <TB1>     INFO: Expecting 1996800 events.
[17:06:26.107] <TB1>     INFO: 1155496 events read in total (40050ms).
[17:06:55.891] <TB1>     INFO: 1996800 events read in total (69834ms).
[17:06:55.920] <TB1>     INFO: Test took 70923ms.
[17:06:55.968] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:56.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:57.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:58.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:59.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:07:00.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:07:01.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:07:02.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:07:03.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:07:04.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:07:05.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:07:06.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:07:07.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:07:08.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:07:09.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:07:10.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:07:11.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:07:12.262] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248971264
[17:07:12.347] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.975876 .. 46.254599
[17:07:12.424] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 56 (-1/-1) hits flags = 528 (plus default)
[17:07:12.434] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:07:12.434] <TB1>     INFO:     run 1 of 1
[17:07:12.434] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:12.777] <TB1>     INFO: Expecting 1763840 events.
[17:07:54.427] <TB1>     INFO: 1161808 events read in total (40935ms).
[17:08:15.997] <TB1>     INFO: 1763840 events read in total (62505ms).
[17:08:16.014] <TB1>     INFO: Test took 63579ms.
[17:08:16.049] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:16.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:17.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:18.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:19.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:20.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:21.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:22.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:23.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:24.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:25.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:26.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:27.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:28.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:29.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:30.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:31.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:32.254] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238968832
[17:08:32.335] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.733490 .. 42.835516
[17:08:32.411] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:08:32.422] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:08:32.422] <TB1>     INFO:     run 1 of 1
[17:08:32.422] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:08:32.766] <TB1>     INFO: Expecting 1497600 events.
[17:09:13.403] <TB1>     INFO: 1180496 events read in total (39922ms).
[17:09:24.686] <TB1>     INFO: 1497600 events read in total (51206ms).
[17:09:24.700] <TB1>     INFO: Test took 52279ms.
[17:09:24.730] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:24.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:25.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:26.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:27.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:28.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:29.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:30.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:31.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:32.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:33.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:34.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:35.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:36.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:37.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:38.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:39.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:39.967] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248958976
[17:09:40.051] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 19.941663 .. 42.835516
[17:09:40.125] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 9 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:09:40.135] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:09:40.135] <TB1>     INFO:     run 1 of 1
[17:09:40.135] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:40.478] <TB1>     INFO: Expecting 1464320 events.
[17:10:21.810] <TB1>     INFO: 1173000 events read in total (40617ms).
[17:10:32.359] <TB1>     INFO: 1464320 events read in total (51166ms).
[17:10:32.370] <TB1>     INFO: Test took 52235ms.
[17:10:32.399] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:10:32.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:10:33.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:10:34.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:10:35.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:10:36.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:10:37.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:10:38.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:10:39.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:10:39.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:10:40.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:10:41.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:10:42.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:10:43.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:10:44.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:10:45.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:10:46.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:10:47.523] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241876992
[17:10:47.610] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:10:47.610] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:10:47.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:10:47.620] <TB1>     INFO:     run 1 of 1
[17:10:47.620] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:10:47.962] <TB1>     INFO: Expecting 1364480 events.
[17:11:27.209] <TB1>     INFO: 1075736 events read in total (38532ms).
[17:11:38.043] <TB1>     INFO: 1364480 events read in total (49366ms).
[17:11:38.057] <TB1>     INFO: Test took 50437ms.
[17:11:38.091] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:38.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:39.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:40.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:41.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:42.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:43.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:44.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:45.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:46.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:47.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:48.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:49.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:50.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:51.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:52.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:53.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:54.822] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258555904
[17:11:54.863] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C0.dat
[17:11:54.864] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C1.dat
[17:11:54.865] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C2.dat
[17:11:54.865] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C3.dat
[17:11:54.865] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C4.dat
[17:11:54.865] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C5.dat
[17:11:54.865] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C6.dat
[17:11:54.865] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C7.dat
[17:11:54.866] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C8.dat
[17:11:54.866] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C9.dat
[17:11:54.866] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C10.dat
[17:11:54.866] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C11.dat
[17:11:54.867] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C12.dat
[17:11:54.867] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C13.dat
[17:11:54.867] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C14.dat
[17:11:54.867] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C15.dat
[17:11:54.867] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C0.dat
[17:11:54.875] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C1.dat
[17:11:54.882] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C2.dat
[17:11:54.889] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C3.dat
[17:11:54.897] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C4.dat
[17:11:54.904] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C5.dat
[17:11:54.911] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C6.dat
[17:11:54.919] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C7.dat
[17:11:54.926] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C8.dat
[17:11:54.933] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C9.dat
[17:11:54.940] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C10.dat
[17:11:54.947] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C11.dat
[17:11:54.954] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C12.dat
[17:11:54.961] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C13.dat
[17:11:54.968] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C14.dat
[17:11:54.975] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//trimParameters35_C15.dat
[17:11:54.982] <TB1>     INFO: PixTestTrim::trimTest() done
[17:11:54.982] <TB1>     INFO: vtrim:     116  99 122 106 102 101  95 109 102 105 113  99  98  92  90 114 
[17:11:54.982] <TB1>     INFO: vthrcomp:  102  85  92  90  90  96 101  95  95  92 102 105  95  93  87  85 
[17:11:54.982] <TB1>     INFO: vcal mean:  34.96  34.99  35.00  34.98  35.01  35.01  34.97  34.99  35.01  35.02  34.96  35.00  34.96  35.02  34.99  34.97 
[17:11:54.982] <TB1>     INFO: vcal RMS:    0.87   0.81   0.82   0.78   0.78   0.84   0.85   0.83   0.80   0.77   0.83   0.81   0.76   0.80   0.78   0.82 
[17:11:54.982] <TB1>     INFO: bits mean:   9.88   9.68   9.72   9.33   9.78   9.70  10.28  10.05   9.16   9.51   9.72   8.15   9.43   8.82  10.18   9.98 
[17:11:54.982] <TB1>     INFO: bits RMS:    2.49   2.53   2.45   2.66   2.47   2.58   2.58   2.46   2.86   2.51   2.55   2.83   2.66   2.80   2.35   2.47 
[17:11:54.993] <TB1>     INFO:    ----------------------------------------------------------------------
[17:11:54.993] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:11:54.993] <TB1>     INFO:    ----------------------------------------------------------------------
[17:11:54.002] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:11:54.002] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:11:55.015] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:55.015] <TB1>     INFO:     run 1 of 1
[17:11:55.015] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:55.383] <TB1>     INFO: Expecting 4160000 events.
[17:12:42.150] <TB1>     INFO: 1134780 events read in total (46051ms).
[17:13:27.647] <TB1>     INFO: 2256925 events read in total (91548ms).
[17:14:12.778] <TB1>     INFO: 3364895 events read in total (136679ms).
[17:14:45.499] <TB1>     INFO: 4160000 events read in total (169400ms).
[17:14:45.571] <TB1>     INFO: Test took 170557ms.
[17:14:45.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:45.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:14:47.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:14:49.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:14:51.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:14:53.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:55.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:57.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:59.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:15:01.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:15:03.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:15:05.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:15:07.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:15:09.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:15:11.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:15:13.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:15:15.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:15:17.382] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240553984
[17:15:17.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:15:17.455] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:15:17.456] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[17:15:17.477] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:15:17.477] <TB1>     INFO:     run 1 of 1
[17:15:17.477] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:15:17.823] <TB1>     INFO: Expecting 3473600 events.
[17:16:05.153] <TB1>     INFO: 1193810 events read in total (46615ms).
[17:16:52.477] <TB1>     INFO: 2366120 events read in total (93939ms).
[17:17:36.457] <TB1>     INFO: 3473600 events read in total (137919ms).
[17:17:36.503] <TB1>     INFO: Test took 139026ms.
[17:17:36.597] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:36.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:17:38.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:17:40.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:17:41.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:17:43.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:17:45.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:17:47.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:17:48.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:17:50.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:17:52.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:17:54.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:17:55.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:17:57.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:17:59.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:18:01.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:18:03.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:18:05.040] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238981120
[17:18:05.041] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:18:05.115] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:18:05.115] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[17:18:05.126] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:18:05.126] <TB1>     INFO:     run 1 of 1
[17:18:05.126] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:18:05.469] <TB1>     INFO: Expecting 3224000 events.
[17:18:53.530] <TB1>     INFO: 1247635 events read in total (47346ms).
[17:19:40.726] <TB1>     INFO: 2467140 events read in total (94542ms).
[17:20:10.836] <TB1>     INFO: 3224000 events read in total (124653ms).
[17:20:10.891] <TB1>     INFO: Test took 125766ms.
[17:20:10.983] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:20:11.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:20:12.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:20:14.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:20:16.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:20:17.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:20:19.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:20:21.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:20:22.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:20:24.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:20:25.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:20:27.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:20:29.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:20:30.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:20:32.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:20:34.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:20:35.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:20:37.477] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238981120
[17:20:37.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:20:37.553] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:20:37.553] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[17:20:37.563] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:20:37.563] <TB1>     INFO:     run 1 of 1
[17:20:37.563] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:20:37.906] <TB1>     INFO: Expecting 3203200 events.
[17:21:26.292] <TB1>     INFO: 1251700 events read in total (47671ms).
[17:22:14.354] <TB1>     INFO: 2475090 events read in total (95733ms).
[17:22:42.836] <TB1>     INFO: 3203200 events read in total (124216ms).
[17:22:42.879] <TB1>     INFO: Test took 125317ms.
[17:22:42.958] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:22:43.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:22:44.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:22:46.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:22:48.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:22:49.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:22:51.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:22:52.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:22:54.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:22:56.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:22:57.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:22:59.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:23:00.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:23:02.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:23:04.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:23:05.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:23:07.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:23:08.992] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277164032
[17:23:08.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:23:09.068] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:23:09.068] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[17:23:09.078] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:23:09.078] <TB1>     INFO:     run 1 of 1
[17:23:09.078] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:23:09.422] <TB1>     INFO: Expecting 3224000 events.
[17:23:57.575] <TB1>     INFO: 1246025 events read in total (47438ms).
[17:24:45.051] <TB1>     INFO: 2464495 events read in total (94914ms).
[17:25:15.315] <TB1>     INFO: 3224000 events read in total (125179ms).
[17:25:15.358] <TB1>     INFO: Test took 126280ms.
[17:25:15.440] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:25:15.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:25:17.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:25:18.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:25:20.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:25:22.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:25:23.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:25:25.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:25:27.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:25:28.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:25:30.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:25:31.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:25:33.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:25:35.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:25:36.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:25:38.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:25:39.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:25:41.586] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313368576
[17:25:41.587] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.61308, thr difference RMS: 1.84055
[17:25:41.587] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.9939, thr difference RMS: 1.36826
[17:25:41.587] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.98073, thr difference RMS: 1.42787
[17:25:41.587] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.66693, thr difference RMS: 1.27307
[17:25:41.588] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.12913, thr difference RMS: 1.12125
[17:25:41.588] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.62964, thr difference RMS: 1.58104
[17:25:41.588] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.85522, thr difference RMS: 1.60755
[17:25:41.588] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.44495, thr difference RMS: 1.73447
[17:25:41.588] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.31261, thr difference RMS: 1.62251
[17:25:41.589] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.22218, thr difference RMS: 1.53704
[17:25:41.589] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.92434, thr difference RMS: 1.47658
[17:25:41.589] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1478, thr difference RMS: 1.27033
[17:25:41.589] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.93949, thr difference RMS: 1.53896
[17:25:41.589] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77529, thr difference RMS: 1.61501
[17:25:41.590] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.61199, thr difference RMS: 1.266
[17:25:41.590] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.59443, thr difference RMS: 1.22908
[17:25:41.590] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.70019, thr difference RMS: 1.88549
[17:25:41.590] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.854, thr difference RMS: 1.34742
[17:25:41.590] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.92808, thr difference RMS: 1.39517
[17:25:41.591] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.6618, thr difference RMS: 1.28329
[17:25:41.591] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.18634, thr difference RMS: 1.11422
[17:25:41.591] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.6826, thr difference RMS: 1.58638
[17:25:41.591] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.91246, thr difference RMS: 1.60126
[17:25:41.591] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.44428, thr difference RMS: 1.68478
[17:25:41.592] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.31411, thr difference RMS: 1.63715
[17:25:41.592] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.24438, thr difference RMS: 1.54677
[17:25:41.592] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.0216, thr difference RMS: 1.45941
[17:25:41.592] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.2697, thr difference RMS: 1.26883
[17:25:41.592] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.00485, thr difference RMS: 1.51076
[17:25:41.593] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.87276, thr difference RMS: 1.62498
[17:25:41.593] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.67547, thr difference RMS: 1.25782
[17:25:41.593] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.5383, thr difference RMS: 1.21205
[17:25:41.593] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.77503, thr difference RMS: 1.91847
[17:25:41.593] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.91663, thr difference RMS: 1.35387
[17:25:41.594] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.94261, thr difference RMS: 1.38763
[17:25:41.594] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.68338, thr difference RMS: 1.28083
[17:25:41.594] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.39703, thr difference RMS: 1.09259
[17:25:41.594] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.87242, thr difference RMS: 1.55652
[17:25:41.594] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0665, thr difference RMS: 1.61526
[17:25:41.595] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.55737, thr difference RMS: 1.69694
[17:25:41.595] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.37782, thr difference RMS: 1.62009
[17:25:41.595] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.38514, thr difference RMS: 1.53602
[17:25:41.595] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.1669, thr difference RMS: 1.48324
[17:25:41.595] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.4457, thr difference RMS: 1.26234
[17:25:41.596] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.16768, thr difference RMS: 1.51484
[17:25:41.596] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.9448, thr difference RMS: 1.60644
[17:25:41.596] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.87305, thr difference RMS: 1.24661
[17:25:41.596] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.56021, thr difference RMS: 1.23257
[17:25:41.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.80749, thr difference RMS: 1.92811
[17:25:41.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.86084, thr difference RMS: 1.36866
[17:25:41.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.93185, thr difference RMS: 1.4044
[17:25:41.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.70104, thr difference RMS: 1.26739
[17:25:41.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.50669, thr difference RMS: 1.09808
[17:25:41.598] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.07904, thr difference RMS: 1.55999
[17:25:41.598] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.1136, thr difference RMS: 1.60494
[17:25:41.598] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.64966, thr difference RMS: 1.70891
[17:25:41.598] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.43181, thr difference RMS: 1.58962
[17:25:41.599] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.46217, thr difference RMS: 1.52484
[17:25:41.599] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.3422, thr difference RMS: 1.47768
[17:25:41.599] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.6011, thr difference RMS: 1.22919
[17:25:41.599] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.33361, thr difference RMS: 1.49333
[17:25:41.600] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.07113, thr difference RMS: 1.60042
[17:25:41.600] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.99422, thr difference RMS: 1.24826
[17:25:41.600] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.52013, thr difference RMS: 1.21785
[17:25:41.710] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[17:25:41.713] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1963 seconds
[17:25:41.713] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:25:42.426] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:25:42.426] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:25:42.429] <TB1>     INFO: ######################################################################
[17:25:42.429] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[17:25:42.429] <TB1>     INFO: ######################################################################
[17:25:42.429] <TB1>     INFO:    ----------------------------------------------------------------------
[17:25:42.429] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:25:42.429] <TB1>     INFO:    ----------------------------------------------------------------------
[17:25:42.429] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:25:42.439] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:25:42.439] <TB1>     INFO:     run 1 of 1
[17:25:42.439] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:25:42.782] <TB1>     INFO: Expecting 59072000 events.
[17:26:11.901] <TB1>     INFO: 1072400 events read in total (28404ms).
[17:26:39.942] <TB1>     INFO: 2140800 events read in total (56445ms).
[17:27:08.242] <TB1>     INFO: 3209200 events read in total (84745ms).
[17:27:37.024] <TB1>     INFO: 4282200 events read in total (113527ms).
[17:28:05.516] <TB1>     INFO: 5350200 events read in total (142019ms).
[17:28:34.114] <TB1>     INFO: 6418200 events read in total (170617ms).
[17:29:02.960] <TB1>     INFO: 7490200 events read in total (199463ms).
[17:29:31.316] <TB1>     INFO: 8558800 events read in total (227819ms).
[17:29:59.826] <TB1>     INFO: 9627400 events read in total (256329ms).
[17:30:28.294] <TB1>     INFO: 10699800 events read in total (284797ms).
[17:30:57.011] <TB1>     INFO: 11768000 events read in total (313514ms).
[17:31:25.202] <TB1>     INFO: 12836200 events read in total (341705ms).
[17:31:53.884] <TB1>     INFO: 13907800 events read in total (370387ms).
[17:32:22.468] <TB1>     INFO: 14977400 events read in total (398971ms).
[17:32:50.789] <TB1>     INFO: 16045800 events read in total (427292ms).
[17:33:19.492] <TB1>     INFO: 17117200 events read in total (455995ms).
[17:33:48.035] <TB1>     INFO: 18186000 events read in total (484538ms).
[17:34:16.587] <TB1>     INFO: 19255000 events read in total (513090ms).
[17:34:45.365] <TB1>     INFO: 20327800 events read in total (541868ms).
[17:35:13.647] <TB1>     INFO: 21396600 events read in total (570150ms).
[17:35:42.110] <TB1>     INFO: 22465200 events read in total (598613ms).
[17:36:10.472] <TB1>     INFO: 23537400 events read in total (626975ms).
[17:36:38.891] <TB1>     INFO: 24606200 events read in total (655394ms).
[17:37:07.593] <TB1>     INFO: 25676800 events read in total (684096ms).
[17:37:35.977] <TB1>     INFO: 26747600 events read in total (712480ms).
[17:38:04.553] <TB1>     INFO: 27815800 events read in total (741056ms).
[17:38:32.975] <TB1>     INFO: 28885000 events read in total (769478ms).
[17:39:01.472] <TB1>     INFO: 29956400 events read in total (797975ms).
[17:39:29.919] <TB1>     INFO: 31024600 events read in total (826422ms).
[17:39:58.505] <TB1>     INFO: 32094800 events read in total (855008ms).
[17:40:26.922] <TB1>     INFO: 33165600 events read in total (883425ms).
[17:40:55.533] <TB1>     INFO: 34234000 events read in total (912036ms).
[17:41:24.126] <TB1>     INFO: 35304400 events read in total (940629ms).
[17:41:52.744] <TB1>     INFO: 36374800 events read in total (969247ms).
[17:42:21.386] <TB1>     INFO: 37442800 events read in total (997889ms).
[17:42:49.964] <TB1>     INFO: 38512200 events read in total (1026467ms).
[17:43:18.404] <TB1>     INFO: 39584000 events read in total (1054907ms).
[17:43:47.005] <TB1>     INFO: 40652000 events read in total (1083508ms).
[17:44:15.520] <TB1>     INFO: 41721400 events read in total (1112023ms).
[17:44:44.152] <TB1>     INFO: 42792200 events read in total (1140655ms).
[17:45:12.698] <TB1>     INFO: 43860400 events read in total (1169201ms).
[17:45:41.285] <TB1>     INFO: 44928600 events read in total (1197788ms).
[17:46:09.698] <TB1>     INFO: 46001000 events read in total (1226201ms).
[17:46:38.227] <TB1>     INFO: 47069400 events read in total (1254730ms).
[17:47:06.812] <TB1>     INFO: 48137000 events read in total (1283315ms).
[17:47:35.259] <TB1>     INFO: 49207200 events read in total (1311762ms).
[17:48:03.791] <TB1>     INFO: 50276400 events read in total (1340294ms).
[17:48:32.348] <TB1>     INFO: 51344200 events read in total (1368851ms).
[17:49:00.824] <TB1>     INFO: 52412000 events read in total (1397327ms).
[17:49:29.387] <TB1>     INFO: 53482800 events read in total (1425890ms).
[17:49:57.978] <TB1>     INFO: 54551000 events read in total (1454481ms).
[17:50:26.550] <TB1>     INFO: 55619400 events read in total (1483053ms).
[17:50:55.146] <TB1>     INFO: 56688000 events read in total (1511649ms).
[17:51:23.910] <TB1>     INFO: 57758400 events read in total (1540413ms).
[17:51:52.251] <TB1>     INFO: 58826600 events read in total (1568754ms).
[17:51:59.032] <TB1>     INFO: 59072000 events read in total (1575535ms).
[17:51:59.052] <TB1>     INFO: Test took 1576613ms.
[17:51:59.116] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:51:59.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:51:59.247] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:00.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:52:00.449] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:01.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:52:01.618] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:02.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:52:02.794] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:03.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:52:03.974] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:05.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:52:05.192] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:06.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:52:06.369] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:07.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:52:07.536] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:08.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:52:08.741] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:09.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:52:09.914] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:11.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:52:11.081] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:12.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:52:12.285] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:13.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:52:13.465] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:14.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:52:14.716] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:15.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:52:15.965] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:17.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:52:17.186] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:52:18.442] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 443707392
[17:52:18.475] <TB1>     INFO: PixTestScurves::scurves() done 
[17:52:18.475] <TB1>     INFO: Vcal mean:  35.07  35.08  35.09  35.08  35.05  35.10  35.07  35.06  35.07  35.08  35.09  35.10  34.99  35.10  35.13  35.07 
[17:52:18.475] <TB1>     INFO: Vcal RMS:    0.76   0.66   0.71   0.63   0.66   0.71   0.71   0.72   0.67   0.64   0.74   0.68   0.65   0.67   0.65   0.70 
[17:52:18.475] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:52:18.548] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:52:18.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:52:18.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:52:18.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:52:18.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:52:18.548] <TB1>     INFO: ######################################################################
[17:52:18.548] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:52:18.548] <TB1>     INFO: ######################################################################
[17:52:18.551] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:52:18.902] <TB1>     INFO: Expecting 41600 events.
[17:52:22.988] <TB1>     INFO: 41600 events read in total (3357ms).
[17:52:22.989] <TB1>     INFO: Test took 4438ms.
[17:52:22.997] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:52:22.997] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:52:22.997] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:52:23.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:52:23.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:52:23.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:52:23.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:52:23.345] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:52:23.689] <TB1>     INFO: Expecting 41600 events.
[17:52:27.797] <TB1>     INFO: 41600 events read in total (3393ms).
[17:52:27.798] <TB1>     INFO: Test took 4453ms.
[17:52:27.806] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:52:27.806] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:52:27.806] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:52:27.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.235
[17:52:27.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,12] phvalue 171
[17:52:27.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.26
[17:52:27.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[17:52:27.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.666
[17:52:27.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.242
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.837
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.295
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 169
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.084
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 186
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.005
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 175
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.853
[17:52:27.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 165
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.74
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.758
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.502
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.249
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,10] phvalue 183
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.255
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 179
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.667
[17:52:27.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[17:52:27.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.076
[17:52:27.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 179
[17:52:27.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:52:27.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:52:27.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:52:27.900] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:52:28.250] <TB1>     INFO: Expecting 41600 events.
[17:52:32.371] <TB1>     INFO: 41600 events read in total (3407ms).
[17:52:32.372] <TB1>     INFO: Test took 4472ms.
[17:52:32.380] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:52:32.380] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:52:32.380] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:52:32.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:52:32.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 8
[17:52:32.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.6443
[17:52:32.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 58
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7089
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 87
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6023
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 62
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2615
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 76
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7093
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.0103
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 63
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7173
[17:52:32.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,26] phvalue 83
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0187
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 73
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.9324
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 54
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.205
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 72
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4761
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8317
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 68
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7391
[17:52:32.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 79
[17:52:32.388] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0717
[17:52:32.388] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 70
[17:52:32.388] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8771
[17:52:32.388] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[17:52:32.388] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7758
[17:52:32.388] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 74
[17:52:32.390] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 0 0
[17:52:32.798] <TB1>     INFO: Expecting 2560 events.
[17:52:33.758] <TB1>     INFO: 2560 events read in total (245ms).
[17:52:33.759] <TB1>     INFO: Test took 1369ms.
[17:52:33.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:33.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[17:52:34.266] <TB1>     INFO: Expecting 2560 events.
[17:52:35.224] <TB1>     INFO: 2560 events read in total (243ms).
[17:52:35.224] <TB1>     INFO: Test took 1465ms.
[17:52:35.224] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:35.224] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 2 2
[17:52:35.732] <TB1>     INFO: Expecting 2560 events.
[17:52:36.689] <TB1>     INFO: 2560 events read in total (242ms).
[17:52:36.689] <TB1>     INFO: Test took 1464ms.
[17:52:36.690] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:36.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 3 3
[17:52:37.197] <TB1>     INFO: Expecting 2560 events.
[17:52:38.154] <TB1>     INFO: 2560 events read in total (242ms).
[17:52:38.155] <TB1>     INFO: Test took 1464ms.
[17:52:38.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:38.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[17:52:38.663] <TB1>     INFO: Expecting 2560 events.
[17:52:39.620] <TB1>     INFO: 2560 events read in total (242ms).
[17:52:39.621] <TB1>     INFO: Test took 1465ms.
[17:52:39.621] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:39.622] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[17:52:40.128] <TB1>     INFO: Expecting 2560 events.
[17:52:41.087] <TB1>     INFO: 2560 events read in total (244ms).
[17:52:41.087] <TB1>     INFO: Test took 1465ms.
[17:52:41.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:41.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 26, 6 6
[17:52:41.595] <TB1>     INFO: Expecting 2560 events.
[17:52:42.552] <TB1>     INFO: 2560 events read in total (241ms).
[17:52:42.553] <TB1>     INFO: Test took 1465ms.
[17:52:42.553] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:42.554] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[17:52:43.061] <TB1>     INFO: Expecting 2560 events.
[17:52:44.019] <TB1>     INFO: 2560 events read in total (243ms).
[17:52:44.019] <TB1>     INFO: Test took 1465ms.
[17:52:44.019] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:44.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 8 8
[17:52:44.527] <TB1>     INFO: Expecting 2560 events.
[17:52:45.485] <TB1>     INFO: 2560 events read in total (243ms).
[17:52:45.485] <TB1>     INFO: Test took 1465ms.
[17:52:45.485] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:45.485] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 9 9
[17:52:45.994] <TB1>     INFO: Expecting 2560 events.
[17:52:46.951] <TB1>     INFO: 2560 events read in total (242ms).
[17:52:46.951] <TB1>     INFO: Test took 1466ms.
[17:52:46.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:46.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[17:52:47.459] <TB1>     INFO: Expecting 2560 events.
[17:52:48.418] <TB1>     INFO: 2560 events read in total (244ms).
[17:52:48.418] <TB1>     INFO: Test took 1466ms.
[17:52:48.418] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:48.418] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 11 11
[17:52:48.926] <TB1>     INFO: Expecting 2560 events.
[17:52:49.883] <TB1>     INFO: 2560 events read in total (242ms).
[17:52:49.883] <TB1>     INFO: Test took 1465ms.
[17:52:49.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:49.884] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 12 12
[17:52:50.391] <TB1>     INFO: Expecting 2560 events.
[17:52:51.349] <TB1>     INFO: 2560 events read in total (243ms).
[17:52:51.349] <TB1>     INFO: Test took 1465ms.
[17:52:51.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:51.350] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[17:52:51.858] <TB1>     INFO: Expecting 2560 events.
[17:52:52.815] <TB1>     INFO: 2560 events read in total (242ms).
[17:52:52.815] <TB1>     INFO: Test took 1465ms.
[17:52:52.816] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:52.816] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[17:52:53.323] <TB1>     INFO: Expecting 2560 events.
[17:52:54.280] <TB1>     INFO: 2560 events read in total (244ms).
[17:52:54.281] <TB1>     INFO: Test took 1464ms.
[17:52:54.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:54.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 15 15
[17:52:54.789] <TB1>     INFO: Expecting 2560 events.
[17:52:55.747] <TB1>     INFO: 2560 events read in total (243ms).
[17:52:55.747] <TB1>     INFO: Test took 1466ms.
[17:52:55.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:52:55.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:52:55.751] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:56.257] <TB1>     INFO: Expecting 655360 events.
[17:53:07.953] <TB1>     INFO: 655360 events read in total (10982ms).
[17:53:07.965] <TB1>     INFO: Expecting 655360 events.
[17:53:19.576] <TB1>     INFO: 655360 events read in total (11040ms).
[17:53:19.594] <TB1>     INFO: Expecting 655360 events.
[17:53:31.229] <TB1>     INFO: 655360 events read in total (11073ms).
[17:53:31.253] <TB1>     INFO: Expecting 655360 events.
[17:53:42.860] <TB1>     INFO: 655360 events read in total (11052ms).
[17:53:42.887] <TB1>     INFO: Expecting 655360 events.
[17:53:54.449] <TB1>     INFO: 655360 events read in total (11013ms).
[17:53:54.479] <TB1>     INFO: Expecting 655360 events.
[17:54:06.063] <TB1>     INFO: 655360 events read in total (11034ms).
[17:54:06.097] <TB1>     INFO: Expecting 655360 events.
[17:54:17.669] <TB1>     INFO: 655360 events read in total (11028ms).
[17:54:17.711] <TB1>     INFO: Expecting 655360 events.
[17:54:29.350] <TB1>     INFO: 655360 events read in total (11102ms).
[17:54:29.395] <TB1>     INFO: Expecting 655360 events.
[17:54:41.039] <TB1>     INFO: 655360 events read in total (11117ms).
[17:54:41.088] <TB1>     INFO: Expecting 655360 events.
[17:54:52.767] <TB1>     INFO: 655360 events read in total (11153ms).
[17:54:52.820] <TB1>     INFO: Expecting 655360 events.
[17:55:04.481] <TB1>     INFO: 655360 events read in total (11129ms).
[17:55:04.539] <TB1>     INFO: Expecting 655360 events.
[17:55:16.194] <TB1>     INFO: 655360 events read in total (11129ms).
[17:55:16.260] <TB1>     INFO: Expecting 655360 events.
[17:55:27.861] <TB1>     INFO: 655360 events read in total (11075ms).
[17:55:27.930] <TB1>     INFO: Expecting 655360 events.
[17:55:39.591] <TB1>     INFO: 655360 events read in total (11134ms).
[17:55:39.662] <TB1>     INFO: Expecting 655360 events.
[17:55:51.247] <TB1>     INFO: 655360 events read in total (11058ms).
[17:55:51.324] <TB1>     INFO: Expecting 655360 events.
[17:56:02.977] <TB1>     INFO: 655360 events read in total (11127ms).
[17:56:03.065] <TB1>     INFO: Test took 187314ms.
[17:56:03.161] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:03.465] <TB1>     INFO: Expecting 655360 events.
[17:56:15.239] <TB1>     INFO: 655360 events read in total (11059ms).
[17:56:15.250] <TB1>     INFO: Expecting 655360 events.
[17:56:26.872] <TB1>     INFO: 655360 events read in total (11052ms).
[17:56:26.888] <TB1>     INFO: Expecting 655360 events.
[17:56:38.504] <TB1>     INFO: 655360 events read in total (11050ms).
[17:56:38.526] <TB1>     INFO: Expecting 655360 events.
[17:56:50.078] <TB1>     INFO: 655360 events read in total (10992ms).
[17:56:50.104] <TB1>     INFO: Expecting 655360 events.
[17:57:01.709] <TB1>     INFO: 655360 events read in total (11051ms).
[17:57:01.740] <TB1>     INFO: Expecting 655360 events.
[17:57:13.322] <TB1>     INFO: 655360 events read in total (11030ms).
[17:57:13.358] <TB1>     INFO: Expecting 655360 events.
[17:57:24.967] <TB1>     INFO: 655360 events read in total (11066ms).
[17:57:25.008] <TB1>     INFO: Expecting 655360 events.
[17:57:36.620] <TB1>     INFO: 655360 events read in total (11077ms).
[17:57:36.671] <TB1>     INFO: Expecting 655360 events.
[17:57:48.298] <TB1>     INFO: 655360 events read in total (11099ms).
[17:57:48.347] <TB1>     INFO: Expecting 655360 events.
[17:58:00.069] <TB1>     INFO: 655360 events read in total (11194ms).
[17:58:00.124] <TB1>     INFO: Expecting 655360 events.
[17:58:11.743] <TB1>     INFO: 655360 events read in total (11093ms).
[17:58:11.801] <TB1>     INFO: Expecting 655360 events.
[17:58:23.450] <TB1>     INFO: 655360 events read in total (11122ms).
[17:58:23.517] <TB1>     INFO: Expecting 655360 events.
[17:58:35.168] <TB1>     INFO: 655360 events read in total (11124ms).
[17:58:35.236] <TB1>     INFO: Expecting 655360 events.
[17:58:46.869] <TB1>     INFO: 655360 events read in total (11107ms).
[17:58:46.942] <TB1>     INFO: Expecting 655360 events.
[17:58:58.558] <TB1>     INFO: 655360 events read in total (11090ms).
[17:58:58.649] <TB1>     INFO: Expecting 655360 events.
[17:59:10.285] <TB1>     INFO: 655360 events read in total (11110ms).
[17:59:10.371] <TB1>     INFO: Test took 187210ms.
[17:59:10.554] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.555] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:59:10.555] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.555] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:59:10.555] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.556] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:59:10.556] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.556] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:59:10.556] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:59:10.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:59:10.557] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:59:10.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:59:10.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:59:10.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:59:10.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:59:10.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:59:10.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:59:10.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:59:10.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:59:10.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:59:10.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:59:10.561] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.568] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.575] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.582] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.589] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.595] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.602] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.609] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.616] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:59:10.622] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:59:10.629] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:59:10.636] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.643] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.649] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:59:10.656] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:59:10.663] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:59:10.670] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:59:10.676] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:59:10.683] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:59:10.690] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:59:10.696] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[17:59:10.703] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.710] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.717] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.723] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.730] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.737] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:59:10.744] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:59:10.776] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C0.dat
[17:59:10.776] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C1.dat
[17:59:10.776] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C2.dat
[17:59:10.776] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C3.dat
[17:59:10.777] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C4.dat
[17:59:10.777] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C5.dat
[17:59:10.777] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C6.dat
[17:59:10.777] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C7.dat
[17:59:10.777] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C8.dat
[17:59:10.777] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C9.dat
[17:59:10.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C10.dat
[17:59:10.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C11.dat
[17:59:10.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C12.dat
[17:59:10.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C13.dat
[17:59:10.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C14.dat
[17:59:10.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//dacParameters35_C15.dat
[17:59:11.125] <TB1>     INFO: Expecting 41600 events.
[17:59:14.956] <TB1>     INFO: 41600 events read in total (3116ms).
[17:59:14.957] <TB1>     INFO: Test took 4176ms.
[17:59:15.613] <TB1>     INFO: Expecting 41600 events.
[17:59:19.433] <TB1>     INFO: 41600 events read in total (3105ms).
[17:59:19.434] <TB1>     INFO: Test took 4169ms.
[17:59:20.081] <TB1>     INFO: Expecting 41600 events.
[17:59:23.906] <TB1>     INFO: 41600 events read in total (3110ms).
[17:59:23.907] <TB1>     INFO: Test took 4171ms.
[17:59:24.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:24.345] <TB1>     INFO: Expecting 2560 events.
[17:59:25.305] <TB1>     INFO: 2560 events read in total (245ms).
[17:59:25.305] <TB1>     INFO: Test took 1091ms.
[17:59:25.307] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:25.814] <TB1>     INFO: Expecting 2560 events.
[17:59:26.772] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:26.772] <TB1>     INFO: Test took 1465ms.
[17:59:26.774] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:27.281] <TB1>     INFO: Expecting 2560 events.
[17:59:28.240] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:28.240] <TB1>     INFO: Test took 1466ms.
[17:59:28.242] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:28.749] <TB1>     INFO: Expecting 2560 events.
[17:59:29.708] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:29.708] <TB1>     INFO: Test took 1466ms.
[17:59:29.710] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:30.217] <TB1>     INFO: Expecting 2560 events.
[17:59:31.175] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:31.175] <TB1>     INFO: Test took 1465ms.
[17:59:31.177] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:31.684] <TB1>     INFO: Expecting 2560 events.
[17:59:32.642] <TB1>     INFO: 2560 events read in total (243ms).
[17:59:32.643] <TB1>     INFO: Test took 1466ms.
[17:59:32.645] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:33.151] <TB1>     INFO: Expecting 2560 events.
[17:59:34.109] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:34.110] <TB1>     INFO: Test took 1465ms.
[17:59:34.112] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:34.625] <TB1>     INFO: Expecting 2560 events.
[17:59:35.586] <TB1>     INFO: 2560 events read in total (246ms).
[17:59:35.587] <TB1>     INFO: Test took 1475ms.
[17:59:35.589] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:36.097] <TB1>     INFO: Expecting 2560 events.
[17:59:37.057] <TB1>     INFO: 2560 events read in total (245ms).
[17:59:37.058] <TB1>     INFO: Test took 1469ms.
[17:59:37.060] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:37.566] <TB1>     INFO: Expecting 2560 events.
[17:59:38.526] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:38.527] <TB1>     INFO: Test took 1467ms.
[17:59:38.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:39.035] <TB1>     INFO: Expecting 2560 events.
[17:59:39.993] <TB1>     INFO: 2560 events read in total (243ms).
[17:59:39.993] <TB1>     INFO: Test took 1464ms.
[17:59:39.995] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:40.502] <TB1>     INFO: Expecting 2560 events.
[17:59:41.461] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:41.462] <TB1>     INFO: Test took 1467ms.
[17:59:41.464] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:41.970] <TB1>     INFO: Expecting 2560 events.
[17:59:42.930] <TB1>     INFO: 2560 events read in total (245ms).
[17:59:42.931] <TB1>     INFO: Test took 1467ms.
[17:59:42.934] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:43.439] <TB1>     INFO: Expecting 2560 events.
[17:59:44.397] <TB1>     INFO: 2560 events read in total (243ms).
[17:59:44.397] <TB1>     INFO: Test took 1464ms.
[17:59:44.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:44.905] <TB1>     INFO: Expecting 2560 events.
[17:59:45.864] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:45.864] <TB1>     INFO: Test took 1464ms.
[17:59:45.866] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:46.373] <TB1>     INFO: Expecting 2560 events.
[17:59:47.331] <TB1>     INFO: 2560 events read in total (243ms).
[17:59:47.332] <TB1>     INFO: Test took 1466ms.
[17:59:47.334] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:47.840] <TB1>     INFO: Expecting 2560 events.
[17:59:48.799] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:48.799] <TB1>     INFO: Test took 1466ms.
[17:59:48.802] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:49.307] <TB1>     INFO: Expecting 2560 events.
[17:59:50.268] <TB1>     INFO: 2560 events read in total (246ms).
[17:59:50.268] <TB1>     INFO: Test took 1467ms.
[17:59:50.270] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:50.777] <TB1>     INFO: Expecting 2560 events.
[17:59:51.735] <TB1>     INFO: 2560 events read in total (243ms).
[17:59:51.736] <TB1>     INFO: Test took 1466ms.
[17:59:51.738] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:52.244] <TB1>     INFO: Expecting 2560 events.
[17:59:53.201] <TB1>     INFO: 2560 events read in total (242ms).
[17:59:53.201] <TB1>     INFO: Test took 1463ms.
[17:59:53.203] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:53.710] <TB1>     INFO: Expecting 2560 events.
[17:59:54.667] <TB1>     INFO: 2560 events read in total (242ms).
[17:59:54.668] <TB1>     INFO: Test took 1465ms.
[17:59:54.670] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:55.176] <TB1>     INFO: Expecting 2560 events.
[17:59:56.135] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:56.136] <TB1>     INFO: Test took 1466ms.
[17:59:56.138] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:56.644] <TB1>     INFO: Expecting 2560 events.
[17:59:57.605] <TB1>     INFO: 2560 events read in total (246ms).
[17:59:57.605] <TB1>     INFO: Test took 1467ms.
[17:59:57.607] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:58.114] <TB1>     INFO: Expecting 2560 events.
[17:59:59.073] <TB1>     INFO: 2560 events read in total (244ms).
[17:59:59.073] <TB1>     INFO: Test took 1466ms.
[17:59:59.075] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:59:59.582] <TB1>     INFO: Expecting 2560 events.
[18:00:00.540] <TB1>     INFO: 2560 events read in total (243ms).
[18:00:00.541] <TB1>     INFO: Test took 1466ms.
[18:00:00.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:01.049] <TB1>     INFO: Expecting 2560 events.
[18:00:02.007] <TB1>     INFO: 2560 events read in total (243ms).
[18:00:02.007] <TB1>     INFO: Test took 1464ms.
[18:00:02.013] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:02.516] <TB1>     INFO: Expecting 2560 events.
[18:00:03.473] <TB1>     INFO: 2560 events read in total (242ms).
[18:00:03.473] <TB1>     INFO: Test took 1460ms.
[18:00:03.477] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:03.982] <TB1>     INFO: Expecting 2560 events.
[18:00:04.941] <TB1>     INFO: 2560 events read in total (244ms).
[18:00:04.941] <TB1>     INFO: Test took 1465ms.
[18:00:04.944] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:05.450] <TB1>     INFO: Expecting 2560 events.
[18:00:06.410] <TB1>     INFO: 2560 events read in total (245ms).
[18:00:06.410] <TB1>     INFO: Test took 1466ms.
[18:00:06.413] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:06.919] <TB1>     INFO: Expecting 2560 events.
[18:00:07.876] <TB1>     INFO: 2560 events read in total (243ms).
[18:00:07.876] <TB1>     INFO: Test took 1463ms.
[18:00:07.879] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:08.384] <TB1>     INFO: Expecting 2560 events.
[18:00:09.344] <TB1>     INFO: 2560 events read in total (245ms).
[18:00:09.344] <TB1>     INFO: Test took 1465ms.
[18:00:09.347] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:00:09.853] <TB1>     INFO: Expecting 2560 events.
[18:00:10.811] <TB1>     INFO: 2560 events read in total (243ms).
[18:00:10.812] <TB1>     INFO: Test took 1466ms.
[18:00:11.838] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[18:00:11.838] <TB1>     INFO: PH scale (per ROC):    84  85  81  79  81  75  79  77  76  80  80  76  77  77  80  85
[18:00:11.838] <TB1>     INFO: PH offset (per ROC):  182 159 180 174 167 186 166 176 194 176 185 178 172 177 170 172
[18:00:12.022] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[18:00:12.025] <TB1>     INFO: ######################################################################
[18:00:12.025] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[18:00:12.025] <TB1>     INFO: ######################################################################
[18:00:12.025] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[18:00:12.037] <TB1>     INFO: scanning low vcal = 10
[18:00:12.381] <TB1>     INFO: Expecting 41600 events.
[18:00:16.099] <TB1>     INFO: 41600 events read in total (3002ms).
[18:00:16.099] <TB1>     INFO: Test took 4062ms.
[18:00:16.101] <TB1>     INFO: scanning low vcal = 20
[18:00:16.607] <TB1>     INFO: Expecting 41600 events.
[18:00:20.321] <TB1>     INFO: 41600 events read in total (2999ms).
[18:00:20.321] <TB1>     INFO: Test took 4220ms.
[18:00:20.323] <TB1>     INFO: scanning low vcal = 30
[18:00:20.829] <TB1>     INFO: Expecting 41600 events.
[18:00:24.556] <TB1>     INFO: 41600 events read in total (3012ms).
[18:00:24.557] <TB1>     INFO: Test took 4233ms.
[18:00:24.558] <TB1>     INFO: scanning low vcal = 40
[18:00:25.062] <TB1>     INFO: Expecting 41600 events.
[18:00:29.305] <TB1>     INFO: 41600 events read in total (3528ms).
[18:00:29.306] <TB1>     INFO: Test took 4747ms.
[18:00:29.309] <TB1>     INFO: scanning low vcal = 50
[18:00:29.734] <TB1>     INFO: Expecting 41600 events.
[18:00:34.020] <TB1>     INFO: 41600 events read in total (3570ms).
[18:00:34.021] <TB1>     INFO: Test took 4712ms.
[18:00:34.024] <TB1>     INFO: scanning low vcal = 60
[18:00:34.443] <TB1>     INFO: Expecting 41600 events.
[18:00:38.731] <TB1>     INFO: 41600 events read in total (3573ms).
[18:00:38.732] <TB1>     INFO: Test took 4708ms.
[18:00:38.734] <TB1>     INFO: scanning low vcal = 70
[18:00:39.154] <TB1>     INFO: Expecting 41600 events.
[18:00:43.411] <TB1>     INFO: 41600 events read in total (3543ms).
[18:00:43.412] <TB1>     INFO: Test took 4678ms.
[18:00:43.415] <TB1>     INFO: scanning low vcal = 80
[18:00:43.835] <TB1>     INFO: Expecting 41600 events.
[18:00:48.092] <TB1>     INFO: 41600 events read in total (3542ms).
[18:00:48.093] <TB1>     INFO: Test took 4678ms.
[18:00:48.095] <TB1>     INFO: scanning low vcal = 90
[18:00:48.518] <TB1>     INFO: Expecting 41600 events.
[18:00:52.778] <TB1>     INFO: 41600 events read in total (3544ms).
[18:00:52.778] <TB1>     INFO: Test took 4683ms.
[18:00:52.782] <TB1>     INFO: scanning low vcal = 100
[18:00:53.200] <TB1>     INFO: Expecting 41600 events.
[18:00:57.595] <TB1>     INFO: 41600 events read in total (3680ms).
[18:00:57.596] <TB1>     INFO: Test took 4814ms.
[18:00:57.599] <TB1>     INFO: scanning low vcal = 110
[18:00:58.021] <TB1>     INFO: Expecting 41600 events.
[18:01:02.306] <TB1>     INFO: 41600 events read in total (3571ms).
[18:01:02.307] <TB1>     INFO: Test took 4708ms.
[18:01:02.310] <TB1>     INFO: scanning low vcal = 120
[18:01:02.730] <TB1>     INFO: Expecting 41600 events.
[18:01:07.014] <TB1>     INFO: 41600 events read in total (3569ms).
[18:01:07.015] <TB1>     INFO: Test took 4705ms.
[18:01:07.018] <TB1>     INFO: scanning low vcal = 130
[18:01:07.440] <TB1>     INFO: Expecting 41600 events.
[18:01:11.706] <TB1>     INFO: 41600 events read in total (3551ms).
[18:01:11.707] <TB1>     INFO: Test took 4689ms.
[18:01:11.709] <TB1>     INFO: scanning low vcal = 140
[18:01:12.131] <TB1>     INFO: Expecting 41600 events.
[18:01:16.387] <TB1>     INFO: 41600 events read in total (3540ms).
[18:01:16.388] <TB1>     INFO: Test took 4679ms.
[18:01:16.390] <TB1>     INFO: scanning low vcal = 150
[18:01:16.814] <TB1>     INFO: Expecting 41600 events.
[18:01:21.069] <TB1>     INFO: 41600 events read in total (3540ms).
[18:01:21.070] <TB1>     INFO: Test took 4679ms.
[18:01:21.072] <TB1>     INFO: scanning low vcal = 160
[18:01:21.496] <TB1>     INFO: Expecting 41600 events.
[18:01:25.757] <TB1>     INFO: 41600 events read in total (3546ms).
[18:01:25.758] <TB1>     INFO: Test took 4685ms.
[18:01:25.761] <TB1>     INFO: scanning low vcal = 170
[18:01:26.183] <TB1>     INFO: Expecting 41600 events.
[18:01:30.471] <TB1>     INFO: 41600 events read in total (3572ms).
[18:01:30.471] <TB1>     INFO: Test took 4710ms.
[18:01:30.475] <TB1>     INFO: scanning low vcal = 180
[18:01:30.896] <TB1>     INFO: Expecting 41600 events.
[18:01:35.182] <TB1>     INFO: 41600 events read in total (3572ms).
[18:01:35.183] <TB1>     INFO: Test took 4708ms.
[18:01:35.186] <TB1>     INFO: scanning low vcal = 190
[18:01:35.606] <TB1>     INFO: Expecting 41600 events.
[18:01:39.861] <TB1>     INFO: 41600 events read in total (3540ms).
[18:01:39.862] <TB1>     INFO: Test took 4676ms.
[18:01:39.865] <TB1>     INFO: scanning low vcal = 200
[18:01:40.287] <TB1>     INFO: Expecting 41600 events.
[18:01:44.539] <TB1>     INFO: 41600 events read in total (3537ms).
[18:01:44.540] <TB1>     INFO: Test took 4675ms.
[18:01:44.543] <TB1>     INFO: scanning low vcal = 210
[18:01:44.965] <TB1>     INFO: Expecting 41600 events.
[18:01:49.216] <TB1>     INFO: 41600 events read in total (3536ms).
[18:01:49.217] <TB1>     INFO: Test took 4674ms.
[18:01:49.220] <TB1>     INFO: scanning low vcal = 220
[18:01:49.643] <TB1>     INFO: Expecting 41600 events.
[18:01:53.894] <TB1>     INFO: 41600 events read in total (3536ms).
[18:01:53.895] <TB1>     INFO: Test took 4675ms.
[18:01:53.897] <TB1>     INFO: scanning low vcal = 230
[18:01:54.319] <TB1>     INFO: Expecting 41600 events.
[18:01:58.546] <TB1>     INFO: 41600 events read in total (3512ms).
[18:01:58.547] <TB1>     INFO: Test took 4650ms.
[18:01:58.550] <TB1>     INFO: scanning low vcal = 240
[18:01:58.974] <TB1>     INFO: Expecting 41600 events.
[18:02:03.189] <TB1>     INFO: 41600 events read in total (3500ms).
[18:02:03.189] <TB1>     INFO: Test took 4639ms.
[18:02:03.192] <TB1>     INFO: scanning low vcal = 250
[18:02:03.617] <TB1>     INFO: Expecting 41600 events.
[18:02:07.823] <TB1>     INFO: 41600 events read in total (3491ms).
[18:02:07.824] <TB1>     INFO: Test took 4632ms.
[18:02:07.828] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[18:02:08.253] <TB1>     INFO: Expecting 41600 events.
[18:02:12.464] <TB1>     INFO: 41600 events read in total (3496ms).
[18:02:12.466] <TB1>     INFO: Test took 4638ms.
[18:02:12.469] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[18:02:12.892] <TB1>     INFO: Expecting 41600 events.
[18:02:17.102] <TB1>     INFO: 41600 events read in total (3494ms).
[18:02:17.103] <TB1>     INFO: Test took 4634ms.
[18:02:17.106] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[18:02:17.530] <TB1>     INFO: Expecting 41600 events.
[18:02:21.752] <TB1>     INFO: 41600 events read in total (3506ms).
[18:02:21.753] <TB1>     INFO: Test took 4646ms.
[18:02:21.756] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[18:02:22.181] <TB1>     INFO: Expecting 41600 events.
[18:02:26.396] <TB1>     INFO: 41600 events read in total (3500ms).
[18:02:26.396] <TB1>     INFO: Test took 4640ms.
[18:02:26.399] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[18:02:26.825] <TB1>     INFO: Expecting 41600 events.
[18:02:31.037] <TB1>     INFO: 41600 events read in total (3496ms).
[18:02:31.038] <TB1>     INFO: Test took 4639ms.
[18:02:31.572] <TB1>     INFO: PixTestGainPedestal::measure() done 
[18:02:31.574] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[18:02:31.575] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[18:02:31.575] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[18:02:31.575] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[18:02:31.576] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[18:02:31.576] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[18:02:31.576] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[18:02:31.577] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[18:02:31.577] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[18:02:31.577] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[18:02:31.578] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[18:02:31.578] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[18:02:31.578] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[18:02:31.578] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[18:02:31.579] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[18:02:31.579] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[18:03:10.011] <TB1>     INFO: PixTestGainPedestal::fit() done
[18:03:10.011] <TB1>     INFO: non-linearity mean:  0.963 0.956 0.956 0.954 0.956 0.960 0.957 0.958 0.965 0.969 0.961 0.956 0.959 0.958 0.961 0.963
[18:03:10.011] <TB1>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.006 0.006 0.005 0.006 0.006 0.005 0.004 0.006 0.006 0.006 0.006 0.005 0.004
[18:03:10.011] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[18:03:10.034] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[18:03:10.056] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[18:03:10.078] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[18:03:10.101] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[18:03:10.123] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[18:03:10.145] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[18:03:10.168] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[18:03:10.190] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[18:03:10.212] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[18:03:10.234] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[18:03:10.256] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[18:03:10.279] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[18:03:10.301] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[18:03:10.323] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[18:03:10.345] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-18_FPIXTest-17C-Nebraska-160405-1645_2016-04-05_16h45m_1459892749//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[18:03:10.367] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[18:03:10.367] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[18:03:10.375] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[18:03:10.375] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[18:03:10.378] <TB1>     INFO: ######################################################################
[18:03:10.378] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[18:03:10.378] <TB1>     INFO: ######################################################################
[18:03:10.380] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[18:03:10.391] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:03:10.391] <TB1>     INFO:     run 1 of 1
[18:03:10.391] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:03:10.741] <TB1>     INFO: Expecting 3120000 events.
[18:03:59.143] <TB1>     INFO: 1247350 events read in total (47687ms).
[18:04:48.176] <TB1>     INFO: 2492730 events read in total (96720ms).
[18:05:12.771] <TB1>     INFO: 3120000 events read in total (121316ms).
[18:05:12.820] <TB1>     INFO: Test took 122430ms.
[18:05:12.903] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:05:13.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:05:14.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:05:16.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:05:17.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:05:18.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:05:20.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:05:21.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:05:23.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:05:24.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:05:26.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:05:27.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:05:29.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:05:30.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:05:32.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:05:33.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:05:34.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:05:36.338] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401240064
[18:05:36.373] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:05:36.374] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7894, RMS = 1.53663
[18:05:36.374] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:05:36.374] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:05:36.374] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6993, RMS = 2.09313
[18:05:36.374] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[18:05:36.375] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:05:36.375] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5902, RMS = 2.59447
[18:05:36.375] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:05:36.375] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:05:36.375] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.8915, RMS = 2.6061
[18:05:36.375] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[18:05:36.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:05:36.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3555, RMS = 1.68227
[18:05:36.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:05:36.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:05:36.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3688, RMS = 2.05213
[18:05:36.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:05:36.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:05:36.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8213, RMS = 1.44841
[18:05:36.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:05:36.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:05:36.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2748, RMS = 2.08044
[18:05:36.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[18:05:36.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:05:36.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.831, RMS = 1.99776
[18:05:36.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:05:36.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:05:36.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5241, RMS = 2.66614
[18:05:36.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:05:36.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:05:36.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4736, RMS = 1.1783
[18:05:36.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:05:36.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:05:36.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4782, RMS = 1.35501
[18:05:36.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:05:36.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:05:36.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1188, RMS = 2.40391
[18:05:36.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[18:05:36.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:05:36.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.084, RMS = 2.42733
[18:05:36.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[18:05:36.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:05:36.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9891, RMS = 1.30691
[18:05:36.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:05:36.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:05:36.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.24, RMS = 1.56568
[18:05:36.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:05:36.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:05:36.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0369, RMS = 1.53727
[18:05:36.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[18:05:36.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:05:36.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4999, RMS = 1.6153
[18:05:36.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[18:05:36.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:05:36.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5179, RMS = 1.23501
[18:05:36.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:05:36.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:05:36.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9649, RMS = 1.19209
[18:05:36.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:05:36.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:05:36.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8638, RMS = 2.10441
[18:05:36.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[18:05:36.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:05:36.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.8, RMS = 2.25353
[18:05:36.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[18:05:36.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:05:36.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.1839, RMS = 1.70655
[18:05:36.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[18:05:36.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:05:36.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.2292, RMS = 1.84236
[18:05:36.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 104
[18:05:36.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:05:36.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1113, RMS = 1.6404
[18:05:36.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[18:05:36.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:05:36.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6876, RMS = 1.58686
[18:05:36.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:05:36.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:05:36.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3614, RMS = 1.32145
[18:05:36.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:05:36.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:05:36.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4908, RMS = 1.23398
[18:05:36.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:05:36.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:05:36.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7777, RMS = 1.28364
[18:05:36.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:05:36.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:05:36.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8091, RMS = 1.13508
[18:05:36.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:05:36.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:05:36.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7256, RMS = 1.59719
[18:05:36.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[18:05:36.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:05:36.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5927, RMS = 1.92557
[18:05:36.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:05:36.396] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[18:05:36.396] <TB1>     INFO: number of dead bumps (per ROC):     2    1    1    0    0    2    0    2    0    0    0    0    0    0    0    2
[18:05:36.396] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:05:36.493] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:05:36.493] <TB1>     INFO: enter test to run
[18:05:36.493] <TB1>     INFO:   test:  no parameter change
[18:05:36.494] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[18:05:36.495] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[18:05:36.495] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[18:05:36.495] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:05:37.031] <TB1>    QUIET: Connection to board 26 closed.
[18:05:37.033] <TB1>     INFO: pXar: this is the end, my friend
[18:05:37.033] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
