Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: BTB_misprediction_manager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BTB_misprediction_manager.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BTB_misprediction_manager"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : BTB_misprediction_manager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\t_ff_rst1.vhd" into library work
Parsing entity <t_ff_rst1>.
Parsing architecture <Behavioral> of entity <t_ff_rst1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\t_ff.vhd" into library work
Parsing entity <t_ff_rst0>.
Parsing architecture <behavioral> of entity <t_ff_rst0>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\constants.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package body <CONSTANTS>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\ud_counter.vhd" into library work
Parsing entity <UD_COUNTER>.
Parsing architecture <STR> of entity <ud_counter>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\NORGate_NX1.vhd" into library work
Parsing entity <NORGate_NX1>.
Parsing architecture <Behavioral> of entity <norgate_nx1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\CU_SatCounter.vhd" into library work
Parsing entity <CU_SatCounter>.
Parsing architecture <Behavioral> of entity <cu_satcounter>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\ANDGate_NX1.vhd" into library work
Parsing entity <ANDGate_NX1>.
Parsing architecture <Behavioral> of entity <andgate_nx1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\SAT_Counter.vhd" into library work
Parsing entity <SAT_Counter>.
Parsing architecture <Structural> of entity <sat_counter>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\Reg1Bit.vhd" into library work
Parsing entity <Reg1Bit>.
Parsing architecture <Behavioral> of entity <reg1bit>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\NRegister.vhd" into library work
Parsing entity <NRegister>.
Parsing architecture <Behavioral> of entity <nregister>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\Mux_NBit_2x1.vhd" into library work
Parsing entity <Mux_NBit_2x1>.
Parsing architecture <Behavioral> of entity <mux_nbit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\Mux_1Bit_2X1.vhd" into library work
Parsing entity <Mux_1Bit_2X1>.
Parsing architecture <Behavioral> of entity <mux_1bit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\BTB_misprediction_manager.vhd" into library work
Parsing entity <BTB_misprediction_manager>.
Parsing architecture <Structural> of entity <btb_misprediction_manager>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BTB_misprediction_manager> (architecture <Structural>) with generics from library <work>.

Elaborating entity <SAT_Counter> (architecture <Structural>) with generics from library <work>.

Elaborating entity <UD_COUNTER> (architecture <STR>) with generics from library <work>.

Elaborating entity <t_ff_rst0> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\t_ff.vhd" Line 23: tff_t should be on the sensitivity list of the process

Elaborating entity <t_ff_rst1> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\t_ff_rst1.vhd" Line 42: tff_t should be on the sensitivity list of the process

Elaborating entity <CU_SatCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ANDGate_NX1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NORGate_NX1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Reg1Bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_1Bit_2X1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BTB_misprediction_manager>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\BTB_misprediction_manager.vhd".
        NBIT_PC = 32
    Summary:
Unit <BTB_misprediction_manager> synthesized.

Synthesizing Unit <SAT_Counter>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\SAT_Counter.vhd".
        N = 2
    Summary:
	no macro.
Unit <SAT_Counter> synthesized.

Synthesizing Unit <UD_COUNTER>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\ud_counter.vhd".
        UDC_NBIT = 2
    Summary:
	no macro.
Unit <UD_COUNTER> synthesized.

Synthesizing Unit <t_ff_rst0>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\t_ff.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <t_ff_rst0> synthesized.

Synthesizing Unit <t_ff_rst1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\t_ff_rst1.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <t_ff_rst1> synthesized.

Synthesizing Unit <CU_SatCounter>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\CU_SatCounter.vhd".
    Summary:
	inferred   7 Multiplexer(s).
Unit <CU_SatCounter> synthesized.

Synthesizing Unit <ANDGate_NX1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\ANDGate_NX1.vhd".
        N = 2
    Summary:
	no macro.
Unit <ANDGate_NX1> synthesized.

Synthesizing Unit <NORGate_NX1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\NORGate_NX1.vhd".
        N = 2
    Summary:
	no macro.
Unit <NORGate_NX1> synthesized.

Synthesizing Unit <NRegister>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\NRegister.vhd".
        N = 32
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NRegister> synthesized.

Synthesizing Unit <Reg1Bit>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\Reg1Bit.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg1Bit> synthesized.

Synthesizing Unit <Mux_NBit_2x1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\Mux_NBit_2x1.vhd".
        NBIT_IN = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1> synthesized.

Synthesizing Unit <Mux_1Bit_2X1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\BTB_misprediction_manager\Mux_1Bit_2X1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1Bit_2X1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 4
 32-bit register                                       : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <NRegister> ...

Optimizing unit <BTB_misprediction_manager> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BTB_misprediction_manager, actual ratio is 0.
FlipFlop CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data has been replicated 2 time(s)
FlipFlop CNT/CNT/MAIN_GEN[1].LAST_FF.FF_N/data has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BTB_misprediction_manager.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 39
#      INV                         : 1
#      LUT2                        : 2
#      LUT4                        : 34
#      LUT6                        : 2
# FlipFlops/Latches                : 39
#      FDCE                        : 37
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 72
#      IBUF                        : 38
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  126800     0%  
 Number of Slice LUTs:                   39  out of  63400     0%  
    Number used as Logic:                39  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     40
   Number with an unused Flip Flop:       1  out of     40     2%  
   Number with an unused LUT:             1  out of     40     2%  
   Number of fully used LUT-FF pairs:    38  out of     40    95%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    210    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BMM_clk                            | IBUF+BUFG              | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.319ns (Maximum Frequency: 758.334MHz)
   Minimum input arrival time before clock: 1.180ns
   Maximum output required time after clock: 1.401ns
   Maximum combinational path delay: 0.761ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BMM_clk'
  Clock period: 1.319ns (frequency: 758.334MHz)
  Total number of paths / destination ports: 81 / 42
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 1)
  Source:            CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data_1 (FF)
  Destination:       BRANCH_TAKEN_REG/data_out (FF)
  Source Clock:      BMM_clk rising
  Destination Clock: BMM_clk rising

  Data Path: CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data_1 to BRANCH_TAKEN_REG/data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.379  CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data_1 (CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data_1)
     LUT2:I0->O           34   0.097   0.386  s_not_cnt_out_xored1 (s_not_cnt_out_xored)
     FDCE:CE                   0.095          BRANCH_TAKEN_REG/data_out
    ----------------------------------------
    Total                      1.319ns (0.553ns logic, 0.766ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BMM_clk'
  Total number of paths / destination ports: 98 / 78
-------------------------------------------------------------------------
Offset:              1.180ns (Levels of Logic = 2)
  Source:            BMM_clk (PAD)
  Destination:       CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data (FF)
  Destination Clock: BMM_clk rising

  Data Path: BMM_clk to CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  BMM_clk_IBUF (BMM_clk_IBUF)
     LUT6:I0->O            3   0.097   0.289  CNT/CU/Mmux_UDC_enable11 (CNT/s_enable)
     FDCE:CE                   0.095          CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data
    ----------------------------------------
    Total                      1.180ns (0.193ns logic, 0.987ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BMM_clk'
  Total number of paths / destination ports: 102 / 34
-------------------------------------------------------------------------
Offset:              1.401ns (Levels of Logic = 2)
  Source:            CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data (FF)
  Destination:       BMM_PC_BTB<31> (PAD)
  Source Clock:      BMM_clk rising

  Data Path: CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data to BMM_PC_BTB<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            36   0.361   0.664  CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data (CNT/CNT/MAIN_GEN[0].FIRST_FF.FF_0/data)
     LUT4:I0->O            1   0.097   0.279  MUX_BRANCH_TAKEN/Mmux_portY11 (BMM_branch_taken_BTB_OBUF)
     OBUF:I->O                 0.000          BMM_branch_taken_BTB_OBUF (BMM_branch_taken_BTB)
    ----------------------------------------
    Total                      1.401ns (0.458ns logic, 0.943ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Delay:               0.761ns (Levels of Logic = 3)
  Source:            BMM_PC<31> (PAD)
  Destination:       BMM_PC_BTB<31> (PAD)

  Data Path: BMM_PC<31> to BMM_PC_BTB<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.383  BMM_PC_31_IBUF (BMM_PC_31_IBUF)
     LUT4:I2->O            1   0.097   0.279  MUX_PC/Mmux_portY251 (BMM_PC_BTB_31_OBUF)
     OBUF:I->O                 0.000          BMM_PC_BTB_31_OBUF (BMM_PC_BTB<31>)
    ----------------------------------------
    Total                      0.761ns (0.098ns logic, 0.663ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BMM_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BMM_clk        |    1.319|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.48 secs
 
--> 

Total memory usage is 314984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

