<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\synthesis\synlog\PROC_SUBSYSTEM_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>142.7 MHz</data>
<data>1.497</data>
</row>
<row>
<data>MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>65.5 MHz</data>
<data>-5.274</data>
</row>
<row>
<data>MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</data>
<data>100.0 MHz</data>
<data>372.7 MHz</data>
<data>7.317</data>
</row>
<row>
<data>MSS_SUBSYSTEM_sb_0_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</data>
<data>100.0 MHz</data>
<data>127.9 MHz</data>
<data>1.287</data>
</row>
<row>
<data>spi_chanctrl_Z11|un1_resetn_rx_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>uj_jtag_85|un1_duttck_inferred_clock</data>
<data>100.0 MHz</data>
<data>95.2 MHz</data>
<data>-0.254</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>143.0 MHz</data>
<data>3.007</data>
</row>
</report_table>
