$date
	Sun Jun 15 18:43:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_3_bit_up_counter $end
$var wire 3 ! out [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 # rst $end
$var wire 1 & set $end
$var wire 1 ' q2_bar $end
$var wire 1 ( q2 $end
$var wire 1 ) q1_bar $end
$var wire 1 * q1 $end
$var wire 1 + q0_bar $end
$var wire 1 , q0 $end
$var wire 3 - out [2:0] $end
$scope module ff0 $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 + q_bar $end
$var wire 1 # rst $end
$var wire 1 & set $end
$var wire 1 ) clk $end
$var reg 1 , q $end
$upscope $end
$scope module ff1 $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ) q_bar $end
$var wire 1 # rst $end
$var wire 1 & set $end
$var wire 1 ' clk $end
$var reg 1 * q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ' q_bar $end
$var wire 1 # rst $end
$var wire 1 & set $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
0,
1+
0*
1)
0(
1'
0&
1%
1$
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
0'
b100 !
b100 -
1(
1"
#20
0"
#25
0)
1*
1'
b10 !
b10 -
0(
1"
#30
0"
#35
0'
b110 !
b110 -
1(
1"
#40
0"
#45
0+
1,
1)
0*
1'
b1 !
b1 -
0(
1"
#50
0"
#55
0'
b101 !
b101 -
1(
1"
#60
0"
#65
0)
1*
1'
b11 !
b11 -
0(
1"
#70
0"
#75
0'
b111 !
b111 -
1(
1"
#80
0"
#85
1+
0,
1)
0*
1'
b0 !
b0 -
0(
1"
#90
0"
#95
0'
b100 !
b100 -
1(
1"
#100
0"
#105
0)
1*
1'
b10 !
b10 -
0(
1"
#110
0"
