<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&customColorList=6,11,20&height=150&section=header&text=Hi%20There!%20%F0%9F%91%8B&fontSize=60&fontColor=fff&fontAlignY=35" width="100%"/>
</div>

<div align="center">
  <h1>Pranjal Upadhyay</h1>
  <h3>Hardware Designer | Embedded Systems Engineer | FPGA Developer</h3>
  <p>
    Third-year B.Tech + M.Tech Dual Degree student at <b>IIITDM Kurnool</b> with a deep passion for digital electronics, VLSI, and building practical IoT solutions.
  </p>

  <a href="https://www.linkedin.com/in/pranjalupadhyay0142/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white"/>
  </a>
  <a href="https://github.com/upadhyaypranjal" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white"/>
  </a>
  <a href="mailto:pranjal2004upadhyay@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-EA4335?style=for-the-badge&logo=gmail&logoColor=white"/>
  </a>
  <img src="https://komarev.com/ghpvc/?username=upadhyaypranjal&color=6C63FF&style=for-the-badge&label=PROFILE+VIEWS"/>
</div>

---

### **üöÄ About Me**

I am a dedicated Electronics and Communication Engineering student with a strong foundation in digital logic design and computer architecture. My core interests lie in designing and optimizing hardware, from circuit-level VLSI design to system-level FPGA implementation. I am constantly exploring the intersection of hardware and software to create efficient embedded systems and IoT devices.

- üî≠ I‚Äôm currently working on **advanced VLSI design projects and RISC-V architecture**.
- üå± I‚Äôm focused on learning **System-on-Chip (SoC) design and real-time operating systems (RTOS)**.
- üëØ I‚Äôm open to collaborating on **open-source hardware design, embedded systems, and IoT projects**.
- üí¨ Ask me about **Verilog/VHDL, Digital Logic, ESP32, or FPGA development**.

---

### **üõ†Ô∏è Tech Stack & Skills**

<div align="center">

| Category | Technologies |
| :---: | :--- |
| **Hardware Description** | ![Verilog](https://img.shields.io/badge/Verilog-00979D?style=for-the-badge&logo=v&logoColor=white) ![VHDL](https://img.shields.io/badge/VHDL-543978?style=for-the-badge&logo=v&logoColor=white) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-DAA520?style=for-the-badge&logo=v&logoColor=white) |
| **FPGA & Design Tools** | ![Xilinx](https://img.shields.io/badge/Xilinx-E01F27?style=for-the-badge&logo=xilinx&logoColor=white) ![Vivado](https://img.shields.io/badge/Vivado-FF6F00?style=for-the-badge&logo=xilinx&logoColor=white) ![Quartus](https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white) |
| **Embedded & IoT** | ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white) ![ESP32](httpshttps://img.shields.io/badge/ESP32-000000?style=for-the-badge&logo=espressif&logoColor=white) ![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white) ![MQTT](https://img.shields.io/badge/MQTT-660066?style=for-the-badge&logo=eclipsemosquitto&logoColor=white) |
| **Programming & Tools** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) ![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white) ![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black) |

</div>

---

### **üèÜ Featured Projects**

| Project | Description | Tech Stack |
|---|---|---|
| **[8-Bit Kogge-Stone Adder](https://github.com/upadhyaypranjal/8-Bit-Kogge-Stone-Adder)** | Designed and implemented a high-performance 8-bit parallel prefix adder, optimized for speed by minimizing carry propagation delay. The design was verified through extensive testbenches and synthesized for FPGA implementation to analyze performance metrics. | `Verilog` `Digital Design` `FPGA` `Vivado` |
| **[ESP32 Electronic Voting Machine](https://github.com/upadhyaypranjal/ESP32-based-Electronic-Voting-Machine)** | Developed a secure IoT-based voting system using an ESP32 microcontroller. The system captures votes, prevents tampering, and transmits results in real-time to a central server via the MQTT protocol, showcasing a practical application of embedded systems in secure data handling. | `ESP32` `C++` `Arduino` `IoT` `MQTT` |
| **[VLSI Array Multiplier](https://github.com/upadhyaypranjal/)** | A full-custom design of an 8-bit array multiplier from schematic to layout using Cadence Virtuoso. This project involved designing basic cells like full adders and logic gates, and then integrating them to build the complete multiplier, focusing on layout optimization for area and power. | `VLSI` `Cadence Virtuoso` `CMOS` `Layout Design` |

---

### **üìä GitHub Statistics**

<div align="center">
<img width="48%" src="https://github-readme-stats.vercel.app/api?username=upadhyaypranjal&show_icons=true&theme=radical&hide_border=true&count_private=true&bg_color=0D1117&title_color=6C63FF&icon_color=00D9FF&text_color=FFFFFF" alt="GitHub Stats"/>
<img width="48%" src="https://github-readme-streak-stats.herokuapp.com/?user=upadhyaypranjal&theme=radical&hide_border=true&background=0D1117&ring=6C63FF&fire=00D9FF&currStreakLabel=00D9FF" alt="GitHub Streak"/>
<img width="48%" src="https://github-readme-stats.vercel.app/api/top-langs/?username=upadhyaypranjal&layout=compact&theme=radical&hide_border=true&bg_color=0D1117&title_color=6C63FF&text_color=FFFFFF" alt="Top Languages"/>
<img width="48%" src="https://github-readme-activity-graph.vercel.app/graph?username=upadhyaypranjal&theme=react-dark&hide_border=true&bg_color=0D1117&color=6C63FF&line=00D9FF&point=FFFFFF" alt="Contribution Graph"/>
</div>

<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&customColorList=6,11,20&height=100&section=footer" width="100%"/>
</div>
