# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \top 1
attribute \src "dut.sv:7.1-25.10"
module \port_int_types
  attribute \src "dut.sv:8.29-8.30"
  wire width 8 output 1 signed \a
  attribute \src "dut.sv:9.29-9.30"
  wire width 8 output 2 \b
  attribute \src "dut.sv:10.29-10.30"
  wire width 16 output 3 signed \c
  attribute \src "dut.sv:11.30-11.31"
  wire width 16 output 4 \d
  attribute \src "dut.sv:12.29-12.34"
  wire width 32 output 5 \a_ext
  attribute \src "dut.sv:13.29-13.34"
  wire width 32 output 6 \b_ext
  attribute \src "dut.sv:14.29-14.34"
  wire width 32 output 7 \c_ext
  attribute \src "dut.sv:15.29-15.34"
  wire width 32 output 8 \d_ext
  connect \d_ext 65532
  connect \c_ext 32'11111111111111111111111111111101
  connect \b_ext 254
  connect \a_ext 32'11111111111111111111111111111111
  connect \d 16'1111111111111100
  connect \c 16'1111111111111101
  connect \b 8'11111110
  connect \a 8'11111111
end
