{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728842446407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728842446407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 15:00:46 2024 " "Processing started: Sun Oct 13 15:00:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728842446407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842446407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842446407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728842447042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728842447042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/opcode_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/opcode_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_controller " "Found entity 1: opcode_controller" {  } { { "modules/opcode_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/opcode_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/io_contoller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/io_contoller.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller " "Found entity 1: IO_contoller" {  } { { "Arquitetura/synthesis/IO_contoller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_irq_mapper " "Found entity 1: IO_contoller_irq_mapper" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_irq_mapper.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0 " "Found entity 1: IO_contoller_mm_interconnect_0" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_avalon_st_adapter " "Found entity 1: IO_contoller_mm_interconnect_0_avalon_st_adapter" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_mux_001 " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_mux_001" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455203 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_mux " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_mux" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_demux_003 " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_demux_003" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_demux " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_demux" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_mux_003 " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_mux_003" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_mux " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_mux" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_demux_001 " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_demux_001" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_demux " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_demux" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_005_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_005_default_decode" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455226 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router_005 " "Found entity 2: IO_contoller_mm_interconnect_0_router_005" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_002_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_002_default_decode" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455229 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router_002 " "Found entity 2: IO_contoller_mm_interconnect_0_router_002" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_001_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_001_default_decode" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455231 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router_001 " "Found entity 2: IO_contoller_mm_interconnect_0_router_001" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728842455233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/io_contoller_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_default_decode" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455234 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router " "Found entity 2: IO_contoller_mm_interconnect_0_router" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_we_data_lsb.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_we_data_lsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_we_data_lsb " "Found entity 1: IO_contoller_we_data_lsb" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_we_data_lsb.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_we_data_lsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_we.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_we " "Found entity 1: IO_contoller_we" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_we.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_we.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_rd_data_lsb.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_rd_data_lsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_rd_data_lsb " "Found entity 1: IO_contoller_rd_data_lsb" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_rd_data_lsb.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_rd_data_lsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_onchip_memory2_0 " "Found entity 1: IO_contoller_onchip_memory2_0" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0 " "Found entity 1: IO_contoller_nios2_gen2_0" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: IO_contoller_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "4 IO_contoller_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: IO_contoller_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "5 IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "6 IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "7 IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "8 IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "9 IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "10 IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "11 IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "12 IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "13 IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "14 IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "15 IO_contoller_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: IO_contoller_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "16 IO_contoller_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: IO_contoller_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "17 IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "18 IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "19 IO_contoller_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: IO_contoller_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "20 IO_contoller_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: IO_contoller_nios2_gen2_0_cpu_nios2_oci" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""} { "Info" "ISGN_ENTITY_NAME" "21 IO_contoller_nios2_gen2_0_cpu " "Found entity 21: IO_contoller_nios2_gen2_0_cpu" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_test_bench " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_test_bench" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arquitetura/synthesis/submodules/io_contoller_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_jtag_uart_0_sim_scfifo_w " "Found entity 1: IO_contoller_jtag_uart_0_sim_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455289 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_jtag_uart_0_scfifo_w " "Found entity 2: IO_contoller_jtag_uart_0_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455289 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_contoller_jtag_uart_0_sim_scfifo_r " "Found entity 3: IO_contoller_jtag_uart_0_sim_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455289 ""} { "Info" "ISGN_ENTITY_NAME" "4 IO_contoller_jtag_uart_0_scfifo_r " "Found entity 4: IO_contoller_jtag_uart_0_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455289 ""} { "Info" "ISGN_ENTITY_NAME" "5 IO_contoller_jtag_uart_0 " "Found entity 5: IO_contoller_jtag_uart_0" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/io_contoller_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/io_contoller_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_irq " "Found entity 1: IO_contoller_irq" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_irq.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_irq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/io_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/io_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_avalon_interface " "Found entity 1: io_avalon_interface" {  } { { "modules/io_avalon_interface.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/io_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top_input_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/top_input_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_input_controller " "Found entity 1: top_input_controller" {  } { { "modules/top_input_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/top_input_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/select_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/select_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_read_data " "Found entity 1: select_read_data" {  } { { "modules/select_read_data.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/select_read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/select_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/select_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_data " "Found entity 1: select_data" {  } { { "modules/select_data.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/select_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/i_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/i_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_o_data " "Found entity 1: i_o_data" {  } { { "modules/i_o_data.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/i_o_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "modules/edge_detector.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/edge_capture_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/edge_capture_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture_clear " "Found entity 1: edge_capture_clear" {  } { { "modules/edge_capture_clear.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/edge_capture_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/edge_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/edge_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture " "Found entity 1: edge_capture" {  } { { "modules/edge_capture.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/edge_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "modules/controle.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/wr_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/wr_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_pulse " "Found entity 1: wr_pulse" {  } { { "modules/wr_pulse.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/wr_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728842455444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller IO_contoller:io " "Elaborating entity \"IO_contoller\" for hierarchy \"IO_contoller:io\"" {  } { { "top.v" "io" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_irq IO_contoller:io\|IO_contoller_irq:irq " "Elaborating entity \"IO_contoller_irq\" for hierarchy \"IO_contoller:io\|IO_contoller_irq:irq\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "irq" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_jtag_uart_0 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"IO_contoller_jtag_uart_0\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "jtag_uart_0" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_jtag_uart_0_scfifo_w IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w " "Elaborating entity \"IO_contoller_jtag_uart_0_scfifo_w\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "the_IO_contoller_jtag_uart_0_scfifo_w" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "wfifo" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842455702 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842455702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/thiag/Documents/New_Ic/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/thiag/Documents/New_Ic/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842455937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842455937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_jtag_uart_0_scfifo_r IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_r:the_IO_contoller_jtag_uart_0_scfifo_r " "Elaborating entity \"IO_contoller_jtag_uart_0_scfifo_r\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_r:the_IO_contoller_jtag_uart_0_scfifo_r\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "the_IO_contoller_jtag_uart_0_scfifo_r" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842455950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "IO_contoller_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842456194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842456194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842456194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842456194 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842456194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0 IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"IO_contoller_nios2_gen2_0\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "nios2_gen2_0" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0.v" "cpu" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_test_bench IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_test_bench:the_IO_contoller_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_test_bench\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_test_bench:the_IO_contoller_nios2_gen2_0_cpu_test_bench\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842456995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_register_bank_a_module IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457085 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842457085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842457130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842457130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_register_bank_b_module IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_b_module:IO_contoller_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_b_module:IO_contoller_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457236 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842457236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_break IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_break:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_break:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode:IO_contoller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode:IO_contoller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_im IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_im:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_im:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg:the_IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg:the_IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_ocimem IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457488 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842457488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842457533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842457533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_debug_slave_tck IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_tck:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_tck:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IO_contoller_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "IO_contoller_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457642 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842457642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_onchip_memory2_0 IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"IO_contoller_onchip_memory2_0\" for hierarchy \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "onchip_memory2_0" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IO_contoller_onchip_memory2_0.hex " "Parameter \"init_file\" = \"IO_contoller_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728842457709 ""}  } { { "Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728842457709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlh1 " "Found entity 1: altsyncram_tlh1" {  } { { "db/altsyncram_tlh1.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_tlh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842457752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842457752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlh1 IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tlh1:auto_generated " "Elaborating entity \"altsyncram_tlh1\" for hierarchy \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tlh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_rd_data_lsb IO_contoller:io\|IO_contoller_rd_data_lsb:rd_data_lsb " "Elaborating entity \"IO_contoller_rd_data_lsb\" for hierarchy \"IO_contoller:io\|IO_contoller_rd_data_lsb:rd_data_lsb\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "rd_data_lsb" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_we IO_contoller:io\|IO_contoller_we:we " "Elaborating entity \"IO_contoller_we\" for hierarchy \"IO_contoller:io\|IO_contoller_we:we\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "we" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_we_data_lsb IO_contoller:io\|IO_contoller_we_data_lsb:we_data_lsb " "Elaborating entity \"IO_contoller_we_data_lsb\" for hierarchy \"IO_contoller:io\|IO_contoller_we_data_lsb:we_data_lsb\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "we_data_lsb" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"IO_contoller_mm_interconnect_0\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "mm_interconnect_0" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842457963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rd_data_lsb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rd_data_lsb_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rd_data_lsb_s1_translator" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router " "Elaborating entity \"IO_contoller_mm_interconnect_0_router\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router\|IO_contoller_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router\|IO_contoller_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router_001" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_001_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001\|IO_contoller_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_001_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001\|IO_contoller_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_002 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_002\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router_002" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_002_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002\|IO_contoller_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_002_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002\|IO_contoller_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_005 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_005\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_005:router_005\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router_005" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_005_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_005:router_005\|IO_contoller_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_005_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_005:router_005\|IO_contoller_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_demux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_demux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_demux_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_demux_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_mux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_mux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 2953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_mux_003 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_mux_003\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_demux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_demux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_demux_003 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_demux_003\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_mux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_mux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 3337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_mux_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_mux_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 3366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_avalon_st_adapter IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"IO_contoller_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_irq_mapper IO_contoller:io\|IO_contoller_irq_mapper:irq_mapper " "Elaborating entity \"IO_contoller_irq_mapper\" for hierarchy \"IO_contoller:io\|IO_contoller_irq_mapper:irq_mapper\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "irq_mapper" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller IO_contoller:io\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "rst_controller" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller IO_contoller:io\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller_001\"" {  } { { "Arquitetura/synthesis/IO_contoller.v" "rst_controller_001" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/IO_contoller.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_pulse wr_pulse:wp " "Elaborating entity \"wr_pulse\" for hierarchy \"wr_pulse:wp\"" {  } { { "top.v" "wp" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842458998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_avalon_interface io_avalon_interface:ioai " "Elaborating entity \"io_avalon_interface\" for hierarchy \"io_avalon_interface:ioai\"" {  } { { "top.v" "ioai" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_controller io_avalon_interface:ioai\|opcode_controller:oc " "Elaborating entity \"opcode_controller\" for hierarchy \"io_avalon_interface:ioai\|opcode_controller:oc\"" {  } { { "modules/io_avalon_interface.v" "oc" { Text "C:/Users/thiag/Documents/New_Ic/modules/io_avalon_interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_input_controller io_avalon_interface:ioai\|top_input_controller:tbc " "Elaborating entity \"top_input_controller\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\"" {  } { { "modules/io_avalon_interface.v" "tbc" { Text "C:/Users/thiag/Documents/New_Ic/modules/io_avalon_interface.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle io_avalon_interface:ioai\|top_input_controller:tbc\|controle:control_inst " "Elaborating entity \"controle\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|controle:control_inst\"" {  } { { "modules/top_input_controller.v" "control_inst" { Text "C:/Users/thiag/Documents/New_Ic/modules/top_input_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture_clear io_avalon_interface:ioai\|top_input_controller:tbc\|edge_capture_clear:ecc " "Elaborating entity \"edge_capture_clear\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|edge_capture_clear:ecc\"" {  } { { "modules/top_input_controller.v" "ecc" { Text "C:/Users/thiag/Documents/New_Ic/modules/top_input_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_o_data io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst " "Elaborating entity \"i_o_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\"" {  } { { "modules/top_input_controller.v" "io_data_inst" { Text "C:/Users/thiag/Documents/New_Ic/modules/top_input_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_data io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst " "Elaborating entity \"select_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\"" {  } { { "modules/i_o_data.v" "sb_inst\[0\].sb_inst" { Text "C:/Users/thiag/Documents/New_Ic/modules/i_o_data.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed " "Elaborating entity \"edge_detector\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\"" {  } { { "modules/select_data.v" "ed" { Text "C:/Users/thiag/Documents/New_Ic/modules/select_data.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec " "Elaborating entity \"edge_capture\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec\"" {  } { { "modules/select_data.v" "ec" { Text "C:/Users/thiag/Documents/New_Ic/modules/select_data.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_read_data io_avalon_interface:ioai\|top_input_controller:tbc\|select_read_data:srd " "Elaborating entity \"select_read_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|select_read_data:srd\"" {  } { { "modules/top_input_controller.v" "srd" { Text "C:/Users/thiag/Documents/New_Ic/modules/top_input_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842459152 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728842460369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.13.15:01:03 Progress: Loading sldc1774300/alt_sld_fab_wrapper_hw.tcl " "2024.10.13.15:01:03 Progress: Loading sldc1774300/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842463873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842466382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842466508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842469359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842469466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842469570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842469710 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842469715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842469717 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728842470404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc1774300/alt_sld_fab.v" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842470624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842470699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842470703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842470751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842470824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728842470881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842470881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728842474253 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "modules/edge_detector.v" "" { Text "C:/Users/thiag/Documents/New_Ic/modules/edge_detector.v" 17 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 352 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_jtag_uart_0.v" 398 -1 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3521 -1 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2899 -1 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3899 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2120 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728842474383 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728842474383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842475478 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728842476977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Documents/New_Ic/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/thiag/Documents/New_Ic/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842477508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728842479626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728842479626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2764 " "Implemented 2764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728842479913 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728842479913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2593 " "Implemented 2593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728842479913 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728842479913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728842479913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728842479973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 15:01:19 2024 " "Processing ended: Sun Oct 13 15:01:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728842479973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728842479973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728842479973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728842479973 ""}
