{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.856448",
   "Default View_TopLeft":"-829,-85",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port MEM1 -pg 1 -lvl 0 -x -730 -y 160 -defaultsOSRD
preplace port MEM2 -pg 1 -lvl 0 -x -730 -y 180 -defaultsOSRD
preplace port PROG -pg 1 -lvl 0 -x -730 -y 200 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 5 -x 1000 -y 220 -defaultsOSRD
preplace port LEDS -pg 1 -lvl 5 -x 1000 -y 420 -defaultsOSRD
preplace port SWITCHES -pg 1 -lvl 5 -x 1000 -y 560 -defaultsOSRD
preplace port RGB_LEDS -pg 1 -lvl 5 -x 1000 -y 700 -defaultsOSRD
preplace port UART -pg 1 -lvl 5 -x 1000 -y 830 -defaultsOSRD
preplace port CLK -pg 1 -lvl 0 -x -730 -y 760 -defaultsOSRD
preplace port sys_rst -pg 1 -lvl 0 -x -730 -y 390 -defaultsOSRD
preplace port init_calib_complete -pg 1 -lvl 5 -x 1000 -y 300 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 0 -x -730 -y 310 -defaultsOSRD
preplace port UART_int -pg 1 -lvl 5 -x 1000 -y 850 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -180 -y 760 -defaultsOSRD
preplace inst sclk_rst -pg 1 -lvl 1 -x -180 -y 410 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 2 -x 220 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 3 -x 600 -y 100 -defaultsOSRD
preplace inst blk_mem -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 3 -x 600 -y 260 -defaultsOSRD
preplace inst axi_gpio_leds -pg 1 -lvl 3 -x 600 -y 420 -defaultsOSRD
preplace inst axi_gpio_sw -pg 1 -lvl 3 -x 600 -y 560 -defaultsOSRD
preplace inst util_vector_logic_not -pg 1 -lvl 3 -x 600 -y -30 -defaultsOSRD -orient R180
preplace inst axi_gpio_rgb -pg 1 -lvl 3 -x 600 -y 700 -defaultsOSRD
preplace inst axi_uartlite -pg 1 -lvl 3 -x 600 -y 840 -defaultsOSRD
preplace inst axi_protocol_checker_mem2 -pg 1 -lvl 2 -x 220 -y -50 -defaultsOSRD
preplace inst axi_protocol_checker_mem1 -pg 1 -lvl 2 -x 220 -y -200 -defaultsOSRD
preplace netloc reset_1 1 0 3 -700 70 N 70 450
preplace netloc CLK_1 1 0 3 -710J 310 30 50 420
preplace netloc mig_7series_0_init_calib_complete 1 3 2 NJ 300 N
preplace netloc clk_wiz_0_sysclk 1 1 2 20 100 380
preplace netloc clk_wiz_0_refclk 1 1 2 10 90 440
preplace netloc mig_7series_0_ui_clk 1 1 3 70 920 NJ 920 750
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 40 60 400
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 1 750 -30n
preplace netloc util_vector_logic_not_Res 1 1 2 60 80 390
preplace netloc CLK_2 1 0 1 N 760
preplace netloc axi_uartlite_interrupt 1 3 2 NJ 850 NJ
preplace netloc axi_interconnect_M00_AXI 1 2 1 410 80n
preplace netloc AXI_LITE_0_1 1 0 2 NJ 160 0
preplace netloc axi_uartlite_UART 1 3 2 NJ 830 NJ
preplace netloc axi_interconnect_M05_AXI 1 2 1 370 430n
preplace netloc axi_interconnect_M02_AXI 1 2 1 410 370n
preplace netloc axi_interconnect_M01_AXI 1 2 1 430 220n
preplace netloc axi_gpio_sw_GPIO 1 3 2 NJ 560 N
preplace netloc AXI_LITE_1_1 1 0 2 NJ 180 50
preplace netloc axi_gpio_leds_GPIO 1 3 2 NJ 420 N
preplace netloc mig_7series_0_DDR3 1 3 2 NJ 220 N
preplace netloc S02_AXI_0_1 1 0 2 NJ 200 N
preplace netloc axi_interconnect_M03_AXI 1 2 1 390 390n
preplace netloc axi_interconnect_M04_AXI 1 2 1 380 410n
preplace netloc axi_gpio_rgb_GPIO 1 3 2 NJ 700 NJ
preplace netloc axi_bram_ctrl_BRAM_PORTA 1 3 1 N 100
levelinfo -pg 1 -730 -180 220 600 870 1000
pagesize -pg 1 -db -bbox -sgen -830 -440 1190 1270
"
}
{
   "da_board_cnt":"2",
   "da_clkrst_cnt":"9"
}
