|PROCESSOR
MAIN_CLOCK => MAIN_CLOCK.IN4
RESET => RESET.IN1
RX_PIN => RX_PIN.IN1
TX_PIN << UART_MODULE:Communicator.TX_PIN
ENABLE_PROCESS_START << BRIDGE:Bridge.DATA_RECEIPTION_COMPLETE_FLAG
ENABLE_DATA_TRANSMISSION << START_TRANSMISSION.DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[0] << RAM_ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[1] << RAM_ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[2] << RAM_ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[3] << RAM_ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[4] << RAM_ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[5] << RAM_ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[6] << RAM_ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[7] << RAM_ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[8] << RAM_ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[9] << RAM_ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[10] << RAM_ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[11] << RAM_ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[12] << RAM_ADDRESS[12].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[13] << RAM_ADDRESS[13].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[14] << RAM_ADDRESS[14].DB_MAX_OUTPUT_PORT_TYPE
CURRENTADDRESS[15] << RAM_ADDRESS[15].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[0] << CPU:Processor.REG_AC
REG_AC[1] << CPU:Processor.REG_AC
REG_AC[2] << CPU:Processor.REG_AC
REG_AC[3] << CPU:Processor.REG_AC
REG_AC[4] << CPU:Processor.REG_AC
REG_AC[5] << CPU:Processor.REG_AC
REG_AC[6] << CPU:Processor.REG_AC
REG_AC[7] << CPU:Processor.REG_AC
REG_AC[8] << CPU:Processor.REG_AC
REG_AC[9] << CPU:Processor.REG_AC
REG_AC[10] << CPU:Processor.REG_AC
REG_AC[11] << CPU:Processor.REG_AC
REG_AC[12] << CPU:Processor.REG_AC
REG_AC[13] << CPU:Processor.REG_AC
REG_AC[14] << CPU:Processor.REG_AC
REG_AC[15] << CPU:Processor.REG_AC
BUS_TO_RAM[0] << RAM_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[1] << RAM_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[2] << RAM_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[3] << RAM_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[4] << RAM_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[5] << RAM_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[6] << RAM_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
BUS_TO_RAM[7] << RAM_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[0] << INSTRUCTION_ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[1] << INSTRUCTION_ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[2] << INSTRUCTION_ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[3] << INSTRUCTION_ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[4] << INSTRUCTION_ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[5] << INSTRUCTION_ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[6] << INSTRUCTION_ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTIONADDRESS[7] << INSTRUCTION_ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[0] << INSTRUCTION_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[1] << INSTRUCTION_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[2] << INSTRUCTION_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[3] << INSTRUCTION_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[4] << INSTRUCTION_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[5] << INSTRUCTION_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[6] << INSTRUCTION_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
CURRENTINSTRUCTION[7] << INSTRUCTION_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[0] << DATA_FROM_RAM[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[1] << DATA_FROM_RAM[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[2] << DATA_FROM_RAM[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[3] << DATA_FROM_RAM[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[4] << DATA_FROM_RAM[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[5] << DATA_FROM_RAM[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[6] << DATA_FROM_RAM[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_FROM_RAM[7] << DATA_FROM_RAM[7].DB_MAX_OUTPUT_PORT_TYPE
WEN << WRITE_TO_RAM.DB_MAX_OUTPUT_PORT_TYPE
TICKK << PROCESS_FINISHED_FLAG.DB_MAX_OUTPUT_PORT_TYPE
Z_Flag << CPU:Processor.Z_Flag


|PROCESSOR|CPU:Processor
MAIN_CLOCK => MAIN_CLOCK.IN1
START_PROCESSING_FLAG => START_PROCESSING_FLAG.IN1
DATA_FROM_RAM[0] => DATA_FROM_RAM[0].IN1
DATA_FROM_RAM[1] => DATA_FROM_RAM[1].IN1
DATA_FROM_RAM[2] => DATA_FROM_RAM[2].IN1
DATA_FROM_RAM[3] => DATA_FROM_RAM[3].IN1
DATA_FROM_RAM[4] => DATA_FROM_RAM[4].IN1
DATA_FROM_RAM[5] => DATA_FROM_RAM[5].IN1
DATA_FROM_RAM[6] => DATA_FROM_RAM[6].IN1
DATA_FROM_RAM[7] => DATA_FROM_RAM[7].IN1
INSTRUCTION[0] => INSTRUCTION[0].IN1
INSTRUCTION[1] => INSTRUCTION[1].IN1
INSTRUCTION[2] => INSTRUCTION[2].IN1
INSTRUCTION[3] => INSTRUCTION[3].IN1
INSTRUCTION[4] => INSTRUCTION[4].IN1
INSTRUCTION[5] => INSTRUCTION[5].IN1
INSTRUCTION[6] => INSTRUCTION[6].IN1
INSTRUCTION[7] => INSTRUCTION[7].IN1
PROCESS_FINISHED <= SIGNAL_TO_FINISH_PROCESS.DB_MAX_OUTPUT_PORT_TYPE
CPU_CLOCK <= INTERNAL_CLOCK.DB_MAX_OUTPUT_PORT_TYPE
CPU_WRITE_EN <= CONTROL_UNIT:CUnit.SELECTORS
Z_Flag <= FLAG_Z.DB_MAX_OUTPUT_PORT_TYPE
CPU_ADDRESS[0] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[1] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[2] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[3] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[4] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[5] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[6] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[7] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[8] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[9] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[10] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[11] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[12] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[13] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[14] <= REGISTER:REGISTER_AR.OUT
CPU_ADDRESS[15] <= REGISTER:REGISTER_AR.OUT
REG_AC[0] <= AC[0].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[1] <= AC[1].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[2] <= AC[2].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[3] <= AC[3].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[4] <= AC[4].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[5] <= AC[5].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[6] <= AC[6].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[7] <= AC[7].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[8] <= AC[8].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[9] <= AC[9].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[10] <= AC[10].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[11] <= AC[11].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[12] <= AC[12].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[13] <= AC[13].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[14] <= AC[14].DB_MAX_OUTPUT_PORT_TYPE
REG_AC[15] <= AC[15].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[0] <= B_BUS[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[1] <= B_BUS[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[2] <= B_BUS[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[3] <= B_BUS[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[4] <= B_BUS[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[5] <= B_BUS[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[6] <= B_BUS[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_DATA[7] <= B_BUS[7].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_ADDRESS[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|CPU_CLOCK_GENERATOR:Clock
MAIN_CLOCK => ACCUMULATOR[0].CLK
MAIN_CLOCK => ACCUMULATOR[1].CLK
MAIN_CLOCK => ACCUMULATOR[2].CLK
MAIN_CLOCK => TICK~reg0.CLK
START_PROCESSING_FLAG => always0.IN0
PROCESS_FINISHED => always0.IN1
TICK <= TICK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer
SELECT[0] => Mux0.IN4
SELECT[0] => Mux1.IN4
SELECT[0] => Mux2.IN4
SELECT[0] => Mux3.IN4
SELECT[0] => Mux4.IN4
SELECT[0] => Mux5.IN4
SELECT[0] => Mux6.IN4
SELECT[0] => Mux7.IN4
SELECT[0] => Mux8.IN2
SELECT[0] => Mux9.IN2
SELECT[0] => Mux10.IN2
SELECT[0] => Mux11.IN2
SELECT[0] => Mux12.IN2
SELECT[0] => Mux13.IN2
SELECT[0] => Mux14.IN2
SELECT[0] => Mux15.IN2
SELECT[1] => Mux0.IN3
SELECT[1] => Mux1.IN3
SELECT[1] => Mux2.IN3
SELECT[1] => Mux3.IN3
SELECT[1] => Mux4.IN3
SELECT[1] => Mux5.IN3
SELECT[1] => Mux6.IN3
SELECT[1] => Mux7.IN3
SELECT[1] => Mux8.IN1
SELECT[1] => Mux9.IN1
SELECT[1] => Mux10.IN1
SELECT[1] => Mux11.IN1
SELECT[1] => Mux12.IN1
SELECT[1] => Mux13.IN1
SELECT[1] => Mux14.IN1
SELECT[1] => Mux15.IN1
SELECT[2] => Mux0.IN2
SELECT[2] => Mux1.IN2
SELECT[2] => Mux2.IN2
SELECT[2] => Mux3.IN2
SELECT[2] => Mux4.IN2
SELECT[2] => Mux5.IN2
SELECT[2] => Mux6.IN2
SELECT[2] => Mux7.IN2
SELECT[2] => Mux8.IN0
SELECT[2] => Mux9.IN0
SELECT[2] => Mux10.IN0
SELECT[2] => Mux11.IN0
SELECT[2] => Mux12.IN0
SELECT[2] => Mux13.IN0
SELECT[2] => Mux14.IN0
SELECT[2] => Mux15.IN0
PC[0] => Mux15.IN3
PC[1] => Mux14.IN3
PC[2] => Mux13.IN3
PC[3] => Mux12.IN3
PC[4] => Mux11.IN3
PC[5] => Mux10.IN3
PC[6] => Mux9.IN3
PC[7] => Mux8.IN3
PC[8] => Mux7.IN5
PC[9] => Mux6.IN5
PC[10] => Mux5.IN5
PC[11] => Mux4.IN5
PC[12] => Mux3.IN5
PC[13] => Mux2.IN5
PC[14] => Mux1.IN5
PC[15] => Mux0.IN5
R1[0] => Mux15.IN4
R1[1] => Mux14.IN4
R1[2] => Mux13.IN4
R1[3] => Mux12.IN4
R1[4] => Mux11.IN4
R1[5] => Mux10.IN4
R1[6] => Mux9.IN4
R1[7] => Mux8.IN4
R1[8] => Mux7.IN6
R1[9] => Mux6.IN6
R1[10] => Mux5.IN6
R1[11] => Mux4.IN6
R1[12] => Mux3.IN6
R1[13] => Mux2.IN6
R1[14] => Mux1.IN6
R1[15] => Mux0.IN6
R2[0] => Mux15.IN5
R2[1] => Mux14.IN5
R2[2] => Mux13.IN5
R2[3] => Mux12.IN5
R2[4] => Mux11.IN5
R2[5] => Mux10.IN5
R2[6] => Mux9.IN5
R2[7] => Mux8.IN5
R2[8] => Mux7.IN7
R2[9] => Mux6.IN7
R2[10] => Mux5.IN7
R2[11] => Mux4.IN7
R2[12] => Mux3.IN7
R2[13] => Mux2.IN7
R2[14] => Mux1.IN7
R2[15] => Mux0.IN7
TR[0] => Mux15.IN6
TR[1] => Mux14.IN6
TR[2] => Mux13.IN6
TR[3] => Mux12.IN6
TR[4] => Mux11.IN6
TR[5] => Mux10.IN6
TR[6] => Mux9.IN6
TR[7] => Mux8.IN6
TR[8] => Mux7.IN8
TR[9] => Mux6.IN8
TR[10] => Mux5.IN8
TR[11] => Mux4.IN8
TR[12] => Mux3.IN8
TR[13] => Mux2.IN8
TR[14] => Mux1.IN8
TR[15] => Mux0.IN8
R[0] => Mux15.IN7
R[1] => Mux14.IN7
R[2] => Mux13.IN7
R[3] => Mux12.IN7
R[4] => Mux11.IN7
R[5] => Mux10.IN7
R[6] => Mux9.IN7
R[7] => Mux8.IN7
R[8] => Mux7.IN9
R[9] => Mux6.IN9
R[10] => Mux5.IN9
R[11] => Mux4.IN9
R[12] => Mux3.IN9
R[13] => Mux2.IN9
R[14] => Mux1.IN9
R[15] => Mux0.IN9
AC[0] => Mux15.IN8
AC[1] => Mux14.IN8
AC[2] => Mux13.IN8
AC[3] => Mux12.IN8
AC[4] => Mux11.IN8
AC[5] => Mux10.IN8
AC[6] => Mux9.IN8
AC[7] => Mux8.IN8
AC[8] => Mux7.IN10
AC[9] => Mux6.IN10
AC[10] => Mux5.IN10
AC[11] => Mux4.IN10
AC[12] => Mux3.IN10
AC[13] => Mux2.IN10
AC[14] => Mux1.IN10
AC[15] => Mux0.IN10
INSTRUCTIONS[0] => Mux15.IN9
INSTRUCTIONS[1] => Mux14.IN9
INSTRUCTIONS[2] => Mux13.IN9
INSTRUCTIONS[3] => Mux12.IN9
INSTRUCTIONS[4] => Mux11.IN9
INSTRUCTIONS[5] => Mux10.IN9
INSTRUCTIONS[6] => Mux9.IN9
INSTRUCTIONS[7] => Mux8.IN9
DATA_FROM_RAM[0] => Mux15.IN10
DATA_FROM_RAM[1] => Mux14.IN10
DATA_FROM_RAM[2] => Mux13.IN10
DATA_FROM_RAM[3] => Mux12.IN10
DATA_FROM_RAM[4] => Mux11.IN10
DATA_FROM_RAM[5] => Mux10.IN10
DATA_FROM_RAM[6] => Mux9.IN10
DATA_FROM_RAM[7] => Mux8.IN10
BUS[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
BUS[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
BUS[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
BUS[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
BUS[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
BUS[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
BUS[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
BUS[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
BUS[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
BUS[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
BUS[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
BUS[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
BUS[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
BUS[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
BUS[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
BUS[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit
CLOCK => CONTROL_COMMAND[0].CLK
CLOCK => CONTROL_COMMAND[1].CLK
CLOCK => CONTROL_COMMAND[2].CLK
CLOCK => CONTROL_COMMAND[3].CLK
CLOCK => CONTROL_COMMAND[4].CLK
CLOCK => CONTROL_COMMAND[5].CLK
FLAG_Z => Selector4.IN6
FLAG_Z => Selector2.IN8
FLAG_Z => Selector0.IN8
FLAG_Z => Selector6.IN2
INSTRUCTION[0] => Selector0.IN9
INSTRUCTION[1] => Selector2.IN9
INSTRUCTION[2] => Selector4.IN7
INSTRUCTION[3] => Selector6.IN9
INSTRUCTION[4] => Selector8.IN7
INSTRUCTION[5] => Selector10.IN7
INSTRUCTION[6] => ~NO_FANOUT~
INSTRUCTION[7] => ~NO_FANOUT~
FETCH <= FETCH$latch.DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_IN_B_BUS[0] <= REG_IN_B_BUS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_IN_B_BUS[1] <= REG_IN_B_BUS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_IN_B_BUS[2] <= REG_IN_B_BUS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[0] <= ALU_OP[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[1] <= ALU_OP[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[2] <= ALU_OP[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[0] <= SELECTORS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[1] <= SELECTORS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[2] <= SELECTORS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[3] <= SELECTORS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[4] <= SELECTORS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[5] <= SELECTORS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[6] <= SELECTORS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[7] <= SELECTORS[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[8] <= SELECTORS[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[9] <= <GND>
SELECTORS[10] <= SELECTORS[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[11] <= SELECTORS[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
SELECTORS[12] <= SELECTORS[12]$latch.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:INSTRUCTION_REGISTER
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:REGISTER_AR
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:GENERAL_REGISTER
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:REGISTER_01
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:REGISTER_02
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:REGISTER_TR
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:REGISTER_AC
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|REGISTER:PROGRAM_COUNTER
CLOCK => OUT[0]~reg0.CLK
CLOCK => OUT[1]~reg0.CLK
CLOCK => OUT[2]~reg0.CLK
CLOCK => OUT[3]~reg0.CLK
CLOCK => OUT[4]~reg0.CLK
CLOCK => OUT[5]~reg0.CLK
CLOCK => OUT[6]~reg0.CLK
CLOCK => OUT[7]~reg0.CLK
CLOCK => OUT[8]~reg0.CLK
CLOCK => OUT[9]~reg0.CLK
CLOCK => OUT[10]~reg0.CLK
CLOCK => OUT[11]~reg0.CLK
CLOCK => OUT[12]~reg0.CLK
CLOCK => OUT[13]~reg0.CLK
CLOCK => OUT[14]~reg0.CLK
CLOCK => OUT[15]~reg0.CLK
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
LOAD => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
INCREMENT => OUT.OUTPUTSELECT
DATA[0] => OUT.DATAB
DATA[1] => OUT.DATAB
DATA[2] => OUT.DATAB
DATA[3] => OUT.DATAB
DATA[4] => OUT.DATAB
DATA[5] => OUT.DATAB
DATA[6] => OUT.DATAB
DATA[7] => OUT.DATAB
DATA[8] => OUT.DATAB
DATA[9] => OUT.DATAB
DATA[10] => OUT.DATAB
DATA[11] => OUT.DATAB
DATA[12] => OUT.DATAB
DATA[13] => OUT.DATAB
DATA[14] => OUT.DATAB
DATA[15] => OUT.DATAB
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|CPU:Processor|ALU:ALUnit
A_bus[0] => Add0.IN16
A_bus[0] => Add1.IN32
A_bus[0] => Mux4.IN6
A_bus[0] => Equal0.IN15
A_bus[1] => Add0.IN15
A_bus[1] => Add1.IN31
A_bus[1] => Mux2.IN6
A_bus[1] => Mux5.IN6
A_bus[1] => Equal0.IN14
A_bus[2] => Add0.IN14
A_bus[2] => Add1.IN30
A_bus[2] => Mux3.IN6
A_bus[2] => Mux6.IN6
A_bus[2] => Equal0.IN13
A_bus[3] => Add0.IN13
A_bus[3] => Add1.IN29
A_bus[3] => Mux4.IN5
A_bus[3] => Mux7.IN6
A_bus[3] => Equal0.IN12
A_bus[4] => Add0.IN12
A_bus[4] => Add1.IN28
A_bus[4] => Mux5.IN5
A_bus[4] => Mux8.IN6
A_bus[4] => Equal0.IN11
A_bus[5] => Add0.IN11
A_bus[5] => Add1.IN27
A_bus[5] => Mux6.IN5
A_bus[5] => Mux9.IN6
A_bus[5] => Equal0.IN10
A_bus[6] => Add0.IN10
A_bus[6] => Add1.IN26
A_bus[6] => Mux7.IN5
A_bus[6] => Mux10.IN6
A_bus[6] => Equal0.IN9
A_bus[7] => Add0.IN9
A_bus[7] => Add1.IN25
A_bus[7] => Mux8.IN5
A_bus[7] => Mux11.IN6
A_bus[7] => Equal0.IN8
A_bus[8] => Add0.IN8
A_bus[8] => Add1.IN24
A_bus[8] => Mux9.IN5
A_bus[8] => Mux12.IN6
A_bus[8] => Equal0.IN7
A_bus[9] => Add0.IN7
A_bus[9] => Add1.IN23
A_bus[9] => Mux10.IN5
A_bus[9] => Mux13.IN6
A_bus[9] => Equal0.IN6
A_bus[10] => Add0.IN6
A_bus[10] => Add1.IN22
A_bus[10] => Mux11.IN5
A_bus[10] => Mux14.IN6
A_bus[10] => Equal0.IN5
A_bus[11] => Add0.IN5
A_bus[11] => Add1.IN21
A_bus[11] => Mux12.IN5
A_bus[11] => Mux15.IN6
A_bus[11] => Equal0.IN4
A_bus[12] => Add0.IN4
A_bus[12] => Add1.IN20
A_bus[12] => Mux13.IN5
A_bus[12] => Mux16.IN6
A_bus[12] => Equal0.IN3
A_bus[13] => Add0.IN3
A_bus[13] => Add1.IN19
A_bus[13] => Mux14.IN5
A_bus[13] => Mux17.IN6
A_bus[13] => Equal0.IN2
A_bus[14] => Add0.IN2
A_bus[14] => Add1.IN18
A_bus[14] => Mux15.IN5
A_bus[14] => Equal0.IN1
A_bus[15] => Add0.IN1
A_bus[15] => Add1.IN17
A_bus[15] => Mux16.IN5
A_bus[15] => Equal0.IN0
B_bus[0] => Add0.IN32
B_bus[0] => Mux2.IN7
B_bus[0] => Add1.IN16
B_bus[1] => Add0.IN31
B_bus[1] => Mux3.IN7
B_bus[1] => Add1.IN15
B_bus[2] => Add0.IN30
B_bus[2] => Mux4.IN7
B_bus[2] => Add1.IN14
B_bus[3] => Add0.IN29
B_bus[3] => Mux5.IN7
B_bus[3] => Add1.IN13
B_bus[4] => Add0.IN28
B_bus[4] => Mux6.IN7
B_bus[4] => Add1.IN12
B_bus[5] => Add0.IN27
B_bus[5] => Mux7.IN7
B_bus[5] => Add1.IN11
B_bus[6] => Add0.IN26
B_bus[6] => Mux8.IN7
B_bus[6] => Add1.IN10
B_bus[7] => Add0.IN25
B_bus[7] => Mux9.IN7
B_bus[7] => Add1.IN9
B_bus[8] => Add0.IN24
B_bus[8] => Mux10.IN7
B_bus[8] => Add1.IN8
B_bus[9] => Add0.IN23
B_bus[9] => Mux11.IN7
B_bus[9] => Add1.IN7
B_bus[10] => Add0.IN22
B_bus[10] => Mux12.IN7
B_bus[10] => Add1.IN6
B_bus[11] => Add0.IN21
B_bus[11] => Mux13.IN7
B_bus[11] => Add1.IN5
B_bus[12] => Add0.IN20
B_bus[12] => Mux14.IN7
B_bus[12] => Add1.IN4
B_bus[13] => Add0.IN19
B_bus[13] => Mux15.IN7
B_bus[13] => Add1.IN3
B_bus[14] => Add0.IN18
B_bus[14] => Mux16.IN7
B_bus[14] => Add1.IN2
B_bus[15] => Add0.IN17
B_bus[15] => Mux17.IN7
B_bus[15] => Add1.IN1
ALU_OP[0] => Mux0.IN10
ALU_OP[0] => Mux1.IN10
ALU_OP[0] => Mux2.IN10
ALU_OP[0] => Mux3.IN10
ALU_OP[0] => Mux4.IN10
ALU_OP[0] => Mux5.IN10
ALU_OP[0] => Mux6.IN10
ALU_OP[0] => Mux7.IN10
ALU_OP[0] => Mux8.IN10
ALU_OP[0] => Mux9.IN10
ALU_OP[0] => Mux10.IN10
ALU_OP[0] => Mux11.IN10
ALU_OP[0] => Mux12.IN10
ALU_OP[0] => Mux13.IN10
ALU_OP[0] => Mux14.IN10
ALU_OP[0] => Mux15.IN10
ALU_OP[0] => Mux16.IN10
ALU_OP[0] => Mux17.IN10
ALU_OP[0] => Mux18.IN10
ALU_OP[1] => Mux0.IN9
ALU_OP[1] => Mux1.IN9
ALU_OP[1] => Mux2.IN9
ALU_OP[1] => Mux3.IN9
ALU_OP[1] => Mux4.IN9
ALU_OP[1] => Mux5.IN9
ALU_OP[1] => Mux6.IN9
ALU_OP[1] => Mux7.IN9
ALU_OP[1] => Mux8.IN9
ALU_OP[1] => Mux9.IN9
ALU_OP[1] => Mux10.IN9
ALU_OP[1] => Mux11.IN9
ALU_OP[1] => Mux12.IN9
ALU_OP[1] => Mux13.IN9
ALU_OP[1] => Mux14.IN9
ALU_OP[1] => Mux15.IN9
ALU_OP[1] => Mux16.IN9
ALU_OP[1] => Mux17.IN9
ALU_OP[1] => Mux18.IN9
ALU_OP[2] => Mux0.IN8
ALU_OP[2] => Mux1.IN8
ALU_OP[2] => Mux2.IN8
ALU_OP[2] => Mux3.IN8
ALU_OP[2] => Mux4.IN8
ALU_OP[2] => Mux5.IN8
ALU_OP[2] => Mux6.IN8
ALU_OP[2] => Mux7.IN8
ALU_OP[2] => Mux8.IN8
ALU_OP[2] => Mux9.IN8
ALU_OP[2] => Mux10.IN8
ALU_OP[2] => Mux11.IN8
ALU_OP[2] => Mux12.IN8
ALU_OP[2] => Mux13.IN8
ALU_OP[2] => Mux14.IN8
ALU_OP[2] => Mux15.IN8
ALU_OP[2] => Mux16.IN8
ALU_OP[2] => Mux17.IN8
ALU_OP[2] => Mux18.IN8
C_bus[0] <= C_bus[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[1] <= C_bus[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[2] <= C_bus[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[3] <= C_bus[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[4] <= C_bus[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[5] <= C_bus[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[6] <= C_bus[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[7] <= C_bus[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[8] <= C_bus[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[9] <= C_bus[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[10] <= C_bus[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[11] <= C_bus[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[12] <= C_bus[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[13] <= C_bus[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[14] <= C_bus[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_bus[15] <= C_bus[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
FLAG_Z <= FLAG_Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|INSTRUCTION_ROM:IROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|PROCESSOR|INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u5c1:auto_generated.address_a[0]
address_a[1] => altsyncram_u5c1:auto_generated.address_a[1]
address_a[2] => altsyncram_u5c1:auto_generated.address_a[2]
address_a[3] => altsyncram_u5c1:auto_generated.address_a[3]
address_a[4] => altsyncram_u5c1:auto_generated.address_a[4]
address_a[5] => altsyncram_u5c1:auto_generated.address_a[5]
address_a[6] => altsyncram_u5c1:auto_generated.address_a[6]
address_a[7] => altsyncram_u5c1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u5c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u5c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u5c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u5c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u5c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u5c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u5c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u5c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u5c1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PROCESSOR|INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|PROCESSOR|RAM:MainMemory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|PROCESSOR|RAM:MainMemory|altsyncram:altsyncram_component
wren_a => altsyncram_djf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_djf1:auto_generated.data_a[0]
data_a[1] => altsyncram_djf1:auto_generated.data_a[1]
data_a[2] => altsyncram_djf1:auto_generated.data_a[2]
data_a[3] => altsyncram_djf1:auto_generated.data_a[3]
data_a[4] => altsyncram_djf1:auto_generated.data_a[4]
data_a[5] => altsyncram_djf1:auto_generated.data_a[5]
data_a[6] => altsyncram_djf1:auto_generated.data_a[6]
data_a[7] => altsyncram_djf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_djf1:auto_generated.address_a[0]
address_a[1] => altsyncram_djf1:auto_generated.address_a[1]
address_a[2] => altsyncram_djf1:auto_generated.address_a[2]
address_a[3] => altsyncram_djf1:auto_generated.address_a[3]
address_a[4] => altsyncram_djf1:auto_generated.address_a[4]
address_a[5] => altsyncram_djf1:auto_generated.address_a[5]
address_a[6] => altsyncram_djf1:auto_generated.address_a[6]
address_a[7] => altsyncram_djf1:auto_generated.address_a[7]
address_a[8] => altsyncram_djf1:auto_generated.address_a[8]
address_a[9] => altsyncram_djf1:auto_generated.address_a[9]
address_a[10] => altsyncram_djf1:auto_generated.address_a[10]
address_a[11] => altsyncram_djf1:auto_generated.address_a[11]
address_a[12] => altsyncram_djf1:auto_generated.address_a[12]
address_a[13] => altsyncram_djf1:auto_generated.address_a[13]
address_a[14] => altsyncram_djf1:auto_generated.address_a[14]
address_a[15] => altsyncram_djf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_djf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_djf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_djf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_djf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_djf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_djf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_djf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_djf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_djf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PROCESSOR|RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_bnb:mux2.result[0]
q_a[1] <= mux_bnb:mux2.result[1]
q_a[2] <= mux_bnb:mux2.result[2]
q_a[3] <= mux_bnb:mux2.result[3]
q_a[4] <= mux_bnb:mux2.result[4]
q_a[5] <= mux_bnb:mux2.result[5]
q_a[6] <= mux_bnb:mux2.result[6]
q_a[7] <= mux_bnb:mux2.result[7]
wren_a => decode_rsa:decode3.enable


|PROCESSOR|RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|RAM:MainMemory|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|PROCESSOR|UART_MODULE:Communicator
MAIN_CLOCK => MAIN_CLOCK.IN3
RESET => RESET.IN3
START_TRANSMISSION => START_TRANSMISSION.IN1
RX_PIN => RX_PIN.IN1
DATA_TO_TRANSMIT[0] => DATA_TO_TRANSMIT[0].IN1
DATA_TO_TRANSMIT[1] => DATA_TO_TRANSMIT[1].IN1
DATA_TO_TRANSMIT[2] => DATA_TO_TRANSMIT[2].IN1
DATA_TO_TRANSMIT[3] => DATA_TO_TRANSMIT[3].IN1
DATA_TO_TRANSMIT[4] => DATA_TO_TRANSMIT[4].IN1
DATA_TO_TRANSMIT[5] => DATA_TO_TRANSMIT[5].IN1
DATA_TO_TRANSMIT[6] => DATA_TO_TRANSMIT[6].IN1
DATA_TO_TRANSMIT[7] => DATA_TO_TRANSMIT[7].IN1
TRANSMITTED_8_BITS_FLAG <= TRANSMITTER:TX_UNIT.port5
RECEIVED_8_BITS_FLAG <= RECEIVER:RX_UNIT.port4
TX_PIN <= TRANSMITTER:TX_UNIT.port6
TICKK <= TICK.DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[0] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[1] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[2] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[3] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[4] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[5] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[6] <= RECEIVER:RX_UNIT.port5
RECEIVED_BITS[7] <= RECEIVER:RX_UNIT.port5


|PROCESSOR|UART_MODULE:Communicator|TRANSMITTER:TX_UNIT
MAIN_CLOCK => BIT_AT_TX.CLK
MAIN_CLOCK => SENT_BIT[0].CLK
MAIN_CLOCK => SENT_BIT[1].CLK
MAIN_CLOCK => SENT_BIT[2].CLK
MAIN_CLOCK => SENT_BIT[3].CLK
MAIN_CLOCK => SENT_BIT[4].CLK
MAIN_CLOCK => SENT_BIT[5].CLK
MAIN_CLOCK => SENT_BIT[6].CLK
MAIN_CLOCK => SENT_BIT[7].CLK
MAIN_CLOCK => BITS_CACHED[0].CLK
MAIN_CLOCK => BITS_CACHED[1].CLK
MAIN_CLOCK => BITS_CACHED[2].CLK
MAIN_CLOCK => SAMPLE_COUNTER[0].CLK
MAIN_CLOCK => SAMPLE_COUNTER[1].CLK
MAIN_CLOCK => SAMPLE_COUNTER[2].CLK
MAIN_CLOCK => SAMPLE_COUNTER[3].CLK
MAIN_CLOCK => CURRENT_STATE~1.DATAIN
RESET => BIT_AT_TX.PRESET
RESET => SENT_BIT[0].ACLR
RESET => SENT_BIT[1].ACLR
RESET => SENT_BIT[2].ACLR
RESET => SENT_BIT[3].ACLR
RESET => SENT_BIT[4].ACLR
RESET => SENT_BIT[5].ACLR
RESET => SENT_BIT[6].ACLR
RESET => SENT_BIT[7].ACLR
RESET => BITS_CACHED[0].ACLR
RESET => BITS_CACHED[1].ACLR
RESET => BITS_CACHED[2].ACLR
RESET => SAMPLE_COUNTER[0].ACLR
RESET => SAMPLE_COUNTER[1].ACLR
RESET => SAMPLE_COUNTER[2].ACLR
RESET => SAMPLE_COUNTER[3].ACLR
RESET => CURRENT_STATE~3.DATAIN
START_TRANSMISSION => NEXT_STATE.OUTPUTSELECT
START_TRANSMISSION => NEXT_STATE.OUTPUTSELECT
START_TRANSMISSION => NEXT_STATE.OUTPUTSELECT
START_TRANSMISSION => NEXT_STATE.OUTPUTSELECT
START_TRANSMISSION => SAMPLE_ACCUMULATOR.OUTPUTSELECT
START_TRANSMISSION => SAMPLE_ACCUMULATOR.OUTPUTSELECT
START_TRANSMISSION => SAMPLE_ACCUMULATOR.OUTPUTSELECT
START_TRANSMISSION => SAMPLE_ACCUMULATOR.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
START_TRANSMISSION => SENDING_BIT.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => SENDING_BIT.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => TRANSMITTED_8_BITS_FLAG.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
DATA_TO_TRANSMIT[0] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[1] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[2] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[3] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[4] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[5] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[6] => SENDING_BIT.DATAB
DATA_TO_TRANSMIT[7] => SENDING_BIT.DATAB
TRANSMITTED_8_BITS_FLAG <= TRANSMITTED_8_BITS_FLAG.DB_MAX_OUTPUT_PORT_TYPE
TX_PIN <= BIT_AT_TX.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|UART_MODULE:Communicator|RECEIVER:RX_UNIT
MAIN_CLOCK => CACHE[0].CLK
MAIN_CLOCK => CACHE[1].CLK
MAIN_CLOCK => CACHE[2].CLK
MAIN_CLOCK => CACHE[3].CLK
MAIN_CLOCK => CACHE[4].CLK
MAIN_CLOCK => CACHE[5].CLK
MAIN_CLOCK => CACHE[6].CLK
MAIN_CLOCK => CACHE[7].CLK
MAIN_CLOCK => NUMBER_OF_BITS_CACHED[0].CLK
MAIN_CLOCK => NUMBER_OF_BITS_CACHED[1].CLK
MAIN_CLOCK => NUMBER_OF_BITS_CACHED[2].CLK
MAIN_CLOCK => SAMPLE_COUNTER[0].CLK
MAIN_CLOCK => SAMPLE_COUNTER[1].CLK
MAIN_CLOCK => SAMPLE_COUNTER[2].CLK
MAIN_CLOCK => SAMPLE_COUNTER[3].CLK
MAIN_CLOCK => CURRENT_STATE~1.DATAIN
RESET => CACHE[0].ACLR
RESET => CACHE[1].ACLR
RESET => CACHE[2].ACLR
RESET => CACHE[3].ACLR
RESET => CACHE[4].ACLR
RESET => CACHE[5].ACLR
RESET => CACHE[6].ACLR
RESET => CACHE[7].ACLR
RESET => NUMBER_OF_BITS_CACHED[0].ACLR
RESET => NUMBER_OF_BITS_CACHED[1].ACLR
RESET => NUMBER_OF_BITS_CACHED[2].ACLR
RESET => SAMPLE_COUNTER[0].ACLR
RESET => SAMPLE_COUNTER[1].ACLR
RESET => SAMPLE_COUNTER[2].ACLR
RESET => SAMPLE_COUNTER[3].ACLR
RESET => CURRENT_STATE~3.DATAIN
RX_PIN => BIT_COLLECTOR.DATAB
RX_PIN => NEXT_STATE.OUTPUTSELECT
RX_PIN => NEXT_STATE.OUTPUTSELECT
RX_PIN => NEXT_STATE.OUTPUTSELECT
RX_PIN => NEXT_STATE.OUTPUTSELECT
RX_PIN => SAMPLE_ACCUMULATOR.OUTPUTSELECT
RX_PIN => SAMPLE_ACCUMULATOR.OUTPUTSELECT
RX_PIN => SAMPLE_ACCUMULATOR.OUTPUTSELECT
RX_PIN => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => BIT_COLLECTOR.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NUMBER_OF_BITS_CACHING.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => NEXT_STATE.OUTPUTSELECT
TICK => RECEIVED_8_BITS_FLAG.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
TICK => SAMPLE_ACCUMULATOR.OUTPUTSELECT
RECEIVED_8_BITS_FLAG <= RECEIVED_8_BITS_FLAG.DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[0] <= CACHE[0].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[1] <= CACHE[1].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[2] <= CACHE[2].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[3] <= CACHE[3].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[4] <= CACHE[4].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[5] <= CACHE[5].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[6] <= CACHE[6].DB_MAX_OUTPUT_PORT_TYPE
RECEIVED_BITS[7] <= CACHE[7].DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|UART_MODULE:Communicator|BAUD_GENERATOR:BAUD_UNIT
MAIN_CLOCK => ACCUMULATOR[0].CLK
MAIN_CLOCK => ACCUMULATOR[1].CLK
MAIN_CLOCK => ACCUMULATOR[2].CLK
MAIN_CLOCK => ACCUMULATOR[3].CLK
MAIN_CLOCK => ACCUMULATOR[4].CLK
MAIN_CLOCK => ACCUMULATOR[5].CLK
RESET => ACCUMULATOR[0].ACLR
RESET => ACCUMULATOR[1].ACLR
RESET => ACCUMULATOR[2].ACLR
RESET => ACCUMULATOR[3].ACLR
RESET => ACCUMULATOR[4].ACLR
RESET => ACCUMULATOR[5].ACLR
TICK <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|BRIDGE:Bridge
MAIN_CLOCK => DATA_RECEIPTION_COMPLETE_FLAG~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[0]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[1]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[2]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[3]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[4]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[5]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[6]~reg0.CLK
MAIN_CLOCK => DATA_TO_TRANSMIT[7]~reg0.CLK
MAIN_CLOCK => START_PROCESSING~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[0]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[1]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[2]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[3]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[4]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[5]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[6]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[7]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[8]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[9]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[10]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[11]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[12]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[13]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[14]~reg0.CLK
MAIN_CLOCK => RAM_ADDRESS[15]~reg0.CLK
MAIN_CLOCK => WRITE_TO_RAM~reg0.CLK
RECEIVED_8_BITS_FLAG => always0.IN1
RECEIVED_8_BITS_FLAG => always0.IN1
TRANSMITTED_8_BITS_FLAG => always0.IN1
DATA_FROM_RAM[0] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[0] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[1] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[1] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[2] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[2] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[3] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[3] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[4] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[4] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[5] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[5] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[6] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[6] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[7] => DATA_TO_TRANSMIT.DATAB
DATA_FROM_RAM[7] => DATA_TO_TRANSMIT.DATAB
DATA_RECEIPTION_COMPLETE_FLAG <= DATA_RECEIPTION_COMPLETE_FLAG~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[0] <= DATA_TO_TRANSMIT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[1] <= DATA_TO_TRANSMIT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[2] <= DATA_TO_TRANSMIT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[3] <= DATA_TO_TRANSMIT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[4] <= DATA_TO_TRANSMIT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[5] <= DATA_TO_TRANSMIT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[6] <= DATA_TO_TRANSMIT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_TO_TRANSMIT[7] <= DATA_TO_TRANSMIT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
START_PROCESSING <= START_PROCESSING~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[0] <= RAM_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[1] <= RAM_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[2] <= RAM_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[3] <= RAM_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[4] <= RAM_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[5] <= RAM_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[6] <= RAM_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[7] <= RAM_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[8] <= RAM_ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[9] <= RAM_ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[10] <= RAM_ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[11] <= RAM_ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[12] <= RAM_ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[13] <= RAM_ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[14] <= RAM_ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[15] <= RAM_ADDRESS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_TO_RAM <= WRITE_TO_RAM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector
START_PROCESSING_FLAG => always0.IN0
START_PROCESSING_FLAG => always0.IN0
START_PROCESSING_FLAG => always0.IN0
PROCESS_FINISHED_FLAG => always0.IN1
PROCESS_FINISHED_FLAG => always0.IN1
PROCESS_FINISHED_FLAG => always0.IN1
MAIN_CLOCK => Selector25.IN1
CPU_CLOCK => Selector25.IN2
UART_WRITE_EN => Selector24.IN1
CPU_WRITE_EN => Selector24.IN2
UART_ADDRESS[0] => Selector8.IN1
UART_ADDRESS[1] => Selector9.IN1
UART_ADDRESS[2] => Selector10.IN1
UART_ADDRESS[3] => Selector11.IN1
UART_ADDRESS[4] => Selector12.IN1
UART_ADDRESS[5] => Selector13.IN1
UART_ADDRESS[6] => Selector14.IN1
UART_ADDRESS[7] => Selector15.IN1
UART_ADDRESS[8] => Selector16.IN1
UART_ADDRESS[9] => Selector17.IN1
UART_ADDRESS[10] => Selector18.IN1
UART_ADDRESS[11] => Selector19.IN1
UART_ADDRESS[12] => Selector20.IN1
UART_ADDRESS[13] => Selector21.IN1
UART_ADDRESS[14] => Selector22.IN1
UART_ADDRESS[15] => Selector23.IN1
CPU_ADDRESS[0] => Selector8.IN2
CPU_ADDRESS[1] => Selector9.IN2
CPU_ADDRESS[2] => Selector10.IN2
CPU_ADDRESS[3] => Selector11.IN2
CPU_ADDRESS[4] => Selector12.IN2
CPU_ADDRESS[5] => Selector13.IN2
CPU_ADDRESS[6] => Selector14.IN2
CPU_ADDRESS[7] => Selector15.IN2
CPU_ADDRESS[8] => Selector16.IN2
CPU_ADDRESS[9] => Selector17.IN2
CPU_ADDRESS[10] => Selector18.IN2
CPU_ADDRESS[11] => Selector19.IN2
CPU_ADDRESS[12] => Selector20.IN2
CPU_ADDRESS[13] => Selector21.IN2
CPU_ADDRESS[14] => Selector22.IN2
CPU_ADDRESS[15] => Selector23.IN2
DATA_FROM_UART[0] => Selector0.IN1
DATA_FROM_UART[1] => Selector1.IN1
DATA_FROM_UART[2] => Selector2.IN1
DATA_FROM_UART[3] => Selector3.IN1
DATA_FROM_UART[4] => Selector4.IN1
DATA_FROM_UART[5] => Selector5.IN1
DATA_FROM_UART[6] => Selector6.IN1
DATA_FROM_UART[7] => Selector7.IN1
CPU_DATA[0] => Selector0.IN2
CPU_DATA[1] => Selector1.IN2
CPU_DATA[2] => Selector2.IN2
CPU_DATA[3] => Selector3.IN2
CPU_DATA[4] => Selector4.IN2
CPU_DATA[5] => Selector5.IN2
CPU_DATA[6] => Selector6.IN2
CPU_DATA[7] => Selector7.IN2
START_TRANSMISSION <= START_TRANSMISSION$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_CLOCK <= RAM_CLOCK$latch.DB_MAX_OUTPUT_PORT_TYPE
WRITE_TO_RAM <= WRITE_TO_RAM$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[0] <= RAM_ADDRESS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[1] <= RAM_ADDRESS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[2] <= RAM_ADDRESS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[3] <= RAM_ADDRESS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[4] <= RAM_ADDRESS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[5] <= RAM_ADDRESS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[6] <= RAM_ADDRESS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[7] <= RAM_ADDRESS[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[8] <= RAM_ADDRESS[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[9] <= RAM_ADDRESS[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[10] <= RAM_ADDRESS[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[11] <= RAM_ADDRESS[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[12] <= RAM_ADDRESS[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[13] <= RAM_ADDRESS[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[14] <= RAM_ADDRESS[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[15] <= RAM_ADDRESS[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[0] <= RAM_DATA_BUS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[1] <= RAM_DATA_BUS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[2] <= RAM_DATA_BUS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[3] <= RAM_DATA_BUS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[4] <= RAM_DATA_BUS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[5] <= RAM_DATA_BUS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[6] <= RAM_DATA_BUS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[7] <= RAM_DATA_BUS[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


