// Seed: 4065116953
module module_0 ();
  logic id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output wire id_4,
    output tri0 id_5,
    input wire id_6
);
  assign id_5 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd56,
    parameter id_4 = 32'd13
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire _id_1;
  assign id_3[id_1-id_4] = id_1;
endmodule
