INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/varna/GitHub/eecs151/lab2/lab2/lab2.sim/sim_1/impl/timing/xsim/z1top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z1top
INFO: [VRFC 10-311] analyzing module glbl
