// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module design_1 (
    output wire HBM_CATTRIP,
    input wire  hbm_clk_clk_n,
    input wire  hbm_clk_clk_p,
    input wire  pci_express_x1_rxn,
    input wire  pci_express_x1_rxp,
    output wire pci_express_x1_txn,
    output wire pci_express_x1_txp,
    input wire  pcie_perstn,
    input wire  pcie_refclk_clk_n,
    input wire  pcie_refclk_clk_p
);

wire         apb_sys_reset_aux_reset_in;
wire [  0:0] apb_sys_reset_bus_struct_reset;
wire         apb_sys_reset_dcm_locked;
wire         apb_sys_reset_ext_reset_in;
wire [  0:0] apb_sys_reset_interconnect_aresetn;
wire         apb_sys_reset_mb_debug_sys_rst;
wire         apb_sys_reset_mb_reset;
wire [  0:0] apb_sys_reset_peripheral_aresetn_1;
wire [  0:0] apb_sys_reset_peripheral_reset;
wire         apb_sys_reset_slowest_sync_clk;
wire         axi_register_slice_28_aclk;
wire         axi_register_slice_28_aresetn;
wire [ 32:0] axi_register_slice_28_m_axi_araddr;
wire [  1:0] axi_register_slice_28_m_axi_arburst;
wire [  3:0] axi_register_slice_28_m_axi_arcache;
wire [  3:0] axi_register_slice_28_m_axi_arlen;
wire [  1:0] axi_register_slice_28_m_axi_arlock;
wire [  2:0] axi_register_slice_28_m_axi_arprot;
wire [  3:0] axi_register_slice_28_m_axi_arqos;
wire         axi_register_slice_28_m_axi_arready;
wire [  2:0] axi_register_slice_28_m_axi_arsize;
wire [  0:0] axi_register_slice_28_m_axi_aruser;
wire         axi_register_slice_28_m_axi_arvalid;
wire [ 32:0] axi_register_slice_28_m_axi_awaddr;
wire [  1:0] axi_register_slice_28_m_axi_awburst;
wire [  3:0] axi_register_slice_28_m_axi_awcache;
wire [  3:0] axi_register_slice_28_m_axi_awlen;
wire [  1:0] axi_register_slice_28_m_axi_awlock;
wire [  2:0] axi_register_slice_28_m_axi_awprot;
wire [  3:0] axi_register_slice_28_m_axi_awqos;
wire         axi_register_slice_28_m_axi_awready;
wire [  2:0] axi_register_slice_28_m_axi_awsize;
wire [  0:0] axi_register_slice_28_m_axi_awuser;
wire         axi_register_slice_28_m_axi_awvalid;
wire         axi_register_slice_28_m_axi_bready;
wire [  1:0] axi_register_slice_28_m_axi_bresp;
wire [  0:0] axi_register_slice_28_m_axi_buser;
wire         axi_register_slice_28_m_axi_bvalid;
wire [255:0] axi_register_slice_28_m_axi_rdata;
wire         axi_register_slice_28_m_axi_rlast;
wire         axi_register_slice_28_m_axi_rready;
wire [  1:0] axi_register_slice_28_m_axi_rresp;
wire         axi_register_slice_28_m_axi_rvalid;
wire [255:0] axi_register_slice_28_m_axi_wdata;
wire         axi_register_slice_28_m_axi_wlast;
wire         axi_register_slice_28_m_axi_wready;
wire [ 31:0] axi_register_slice_28_m_axi_wstrb;
wire         axi_register_slice_28_m_axi_wvalid;
wire [ 32:0] axi_register_slice_28_s_axi_araddr;
wire [  1:0] axi_register_slice_28_s_axi_arburst;
wire [  3:0] axi_register_slice_28_s_axi_arcache;
wire [  3:0] axi_register_slice_28_s_axi_arlen;
wire [  1:0] axi_register_slice_28_s_axi_arlock;
wire [  2:0] axi_register_slice_28_s_axi_arprot;
wire [  3:0] axi_register_slice_28_s_axi_arqos;
wire         axi_register_slice_28_s_axi_arready;
wire [  2:0] axi_register_slice_28_s_axi_arsize;
wire [  0:0] axi_register_slice_28_s_axi_aruser;
wire         axi_register_slice_28_s_axi_arvalid;
wire [ 32:0] axi_register_slice_28_s_axi_awaddr;
wire [  1:0] axi_register_slice_28_s_axi_awburst;
wire [  3:0] axi_register_slice_28_s_axi_awcache;
wire [  3:0] axi_register_slice_28_s_axi_awlen;
wire [  1:0] axi_register_slice_28_s_axi_awlock;
wire [  2:0] axi_register_slice_28_s_axi_awprot;
wire [  3:0] axi_register_slice_28_s_axi_awqos;
wire         axi_register_slice_28_s_axi_awready;
wire [  2:0] axi_register_slice_28_s_axi_awsize;
wire [  0:0] axi_register_slice_28_s_axi_awuser;
wire         axi_register_slice_28_s_axi_awvalid;
wire         axi_register_slice_28_s_axi_bready;
wire [  1:0] axi_register_slice_28_s_axi_bresp;
wire [  0:0] axi_register_slice_28_s_axi_buser;
wire         axi_register_slice_28_s_axi_bvalid;
wire [255:0] axi_register_slice_28_s_axi_rdata;
wire         axi_register_slice_28_s_axi_rlast;
wire         axi_register_slice_28_s_axi_rready;
wire [  1:0] axi_register_slice_28_s_axi_rresp;
wire         axi_register_slice_28_s_axi_rvalid;
wire [255:0] axi_register_slice_28_s_axi_wdata;
wire         axi_register_slice_28_s_axi_wlast;
wire         axi_register_slice_28_s_axi_wready;
wire [ 31:0] axi_register_slice_28_s_axi_wstrb;
wire         axi_register_slice_28_s_axi_wvalid;
wire         axi_register_slice_29_aclk;
wire         axi_register_slice_29_aresetn;
wire [ 32:0] axi_register_slice_29_m_axi_araddr;
wire [  1:0] axi_register_slice_29_m_axi_arburst;
wire [  3:0] axi_register_slice_29_m_axi_arcache;
wire [  3:0] axi_register_slice_29_m_axi_arlen;
wire [  1:0] axi_register_slice_29_m_axi_arlock;
wire [  2:0] axi_register_slice_29_m_axi_arprot;
wire [  3:0] axi_register_slice_29_m_axi_arqos;
wire         axi_register_slice_29_m_axi_arready;
wire [  2:0] axi_register_slice_29_m_axi_arsize;
wire [  0:0] axi_register_slice_29_m_axi_aruser;
wire         axi_register_slice_29_m_axi_arvalid;
wire [ 32:0] axi_register_slice_29_m_axi_awaddr;
wire [  1:0] axi_register_slice_29_m_axi_awburst;
wire [  3:0] axi_register_slice_29_m_axi_awcache;
wire [  3:0] axi_register_slice_29_m_axi_awlen;
wire [  1:0] axi_register_slice_29_m_axi_awlock;
wire [  2:0] axi_register_slice_29_m_axi_awprot;
wire [  3:0] axi_register_slice_29_m_axi_awqos;
wire         axi_register_slice_29_m_axi_awready;
wire [  2:0] axi_register_slice_29_m_axi_awsize;
wire [  0:0] axi_register_slice_29_m_axi_awuser;
wire         axi_register_slice_29_m_axi_awvalid;
wire         axi_register_slice_29_m_axi_bready;
wire [  1:0] axi_register_slice_29_m_axi_bresp;
wire [  0:0] axi_register_slice_29_m_axi_buser;
wire         axi_register_slice_29_m_axi_bvalid;
wire [255:0] axi_register_slice_29_m_axi_rdata;
wire         axi_register_slice_29_m_axi_rlast;
wire         axi_register_slice_29_m_axi_rready;
wire [  1:0] axi_register_slice_29_m_axi_rresp;
wire         axi_register_slice_29_m_axi_rvalid;
wire [255:0] axi_register_slice_29_m_axi_wdata;
wire         axi_register_slice_29_m_axi_wlast;
wire         axi_register_slice_29_m_axi_wready;
wire [ 31:0] axi_register_slice_29_m_axi_wstrb;
wire         axi_register_slice_29_m_axi_wvalid;
wire [ 32:0] axi_register_slice_29_s_axi_araddr;
wire [  1:0] axi_register_slice_29_s_axi_arburst;
wire [  3:0] axi_register_slice_29_s_axi_arcache;
wire [  3:0] axi_register_slice_29_s_axi_arlen;
wire [  1:0] axi_register_slice_29_s_axi_arlock;
wire [  2:0] axi_register_slice_29_s_axi_arprot;
wire [  3:0] axi_register_slice_29_s_axi_arqos;
wire         axi_register_slice_29_s_axi_arready;
wire [  2:0] axi_register_slice_29_s_axi_arsize;
wire [  0:0] axi_register_slice_29_s_axi_aruser;
wire         axi_register_slice_29_s_axi_arvalid;
wire [ 32:0] axi_register_slice_29_s_axi_awaddr;
wire [  1:0] axi_register_slice_29_s_axi_awburst;
wire [  3:0] axi_register_slice_29_s_axi_awcache;
wire [  3:0] axi_register_slice_29_s_axi_awlen;
wire [  1:0] axi_register_slice_29_s_axi_awlock;
wire [  2:0] axi_register_slice_29_s_axi_awprot;
wire [  3:0] axi_register_slice_29_s_axi_awqos;
wire         axi_register_slice_29_s_axi_awready;
wire [  2:0] axi_register_slice_29_s_axi_awsize;
wire [  0:0] axi_register_slice_29_s_axi_awuser;
wire         axi_register_slice_29_s_axi_awvalid;
wire         axi_register_slice_29_s_axi_bready;
wire [  1:0] axi_register_slice_29_s_axi_bresp;
wire [  0:0] axi_register_slice_29_s_axi_buser;
wire         axi_register_slice_29_s_axi_bvalid;
wire [255:0] axi_register_slice_29_s_axi_rdata;
wire         axi_register_slice_29_s_axi_rlast;
wire         axi_register_slice_29_s_axi_rready;
wire [  1:0] axi_register_slice_29_s_axi_rresp;
wire         axi_register_slice_29_s_axi_rvalid;
wire [255:0] axi_register_slice_29_s_axi_wdata;
wire         axi_register_slice_29_s_axi_wlast;
wire         axi_register_slice_29_s_axi_wready;
wire [ 31:0] axi_register_slice_29_s_axi_wstrb;
wire         axi_register_slice_29_s_axi_wvalid;
wire         axi_register_slice_30_aclk;
wire         axi_register_slice_30_aresetn;
wire [ 32:0] axi_register_slice_30_m_axi_araddr;
wire [  1:0] axi_register_slice_30_m_axi_arburst;
wire [  3:0] axi_register_slice_30_m_axi_arcache;
wire [  3:0] axi_register_slice_30_m_axi_arlen;
wire [  1:0] axi_register_slice_30_m_axi_arlock;
wire [  2:0] axi_register_slice_30_m_axi_arprot;
wire [  3:0] axi_register_slice_30_m_axi_arqos;
wire         axi_register_slice_30_m_axi_arready;
wire [  2:0] axi_register_slice_30_m_axi_arsize;
wire [  0:0] axi_register_slice_30_m_axi_aruser;
wire         axi_register_slice_30_m_axi_arvalid;
wire [ 32:0] axi_register_slice_30_m_axi_awaddr;
wire [  1:0] axi_register_slice_30_m_axi_awburst;
wire [  3:0] axi_register_slice_30_m_axi_awcache;
wire [  3:0] axi_register_slice_30_m_axi_awlen;
wire [  1:0] axi_register_slice_30_m_axi_awlock;
wire [  2:0] axi_register_slice_30_m_axi_awprot;
wire [  3:0] axi_register_slice_30_m_axi_awqos;
wire         axi_register_slice_30_m_axi_awready;
wire [  2:0] axi_register_slice_30_m_axi_awsize;
wire [  0:0] axi_register_slice_30_m_axi_awuser;
wire         axi_register_slice_30_m_axi_awvalid;
wire         axi_register_slice_30_m_axi_bready;
wire [  1:0] axi_register_slice_30_m_axi_bresp;
wire [  0:0] axi_register_slice_30_m_axi_buser;
wire         axi_register_slice_30_m_axi_bvalid;
wire [255:0] axi_register_slice_30_m_axi_rdata;
wire         axi_register_slice_30_m_axi_rlast;
wire         axi_register_slice_30_m_axi_rready;
wire [  1:0] axi_register_slice_30_m_axi_rresp;
wire         axi_register_slice_30_m_axi_rvalid;
wire [255:0] axi_register_slice_30_m_axi_wdata;
wire         axi_register_slice_30_m_axi_wlast;
wire         axi_register_slice_30_m_axi_wready;
wire [ 31:0] axi_register_slice_30_m_axi_wstrb;
wire         axi_register_slice_30_m_axi_wvalid;
wire [ 32:0] axi_register_slice_30_s_axi_araddr;
wire [  1:0] axi_register_slice_30_s_axi_arburst;
wire [  3:0] axi_register_slice_30_s_axi_arcache;
wire [  3:0] axi_register_slice_30_s_axi_arlen;
wire [  1:0] axi_register_slice_30_s_axi_arlock;
wire [  2:0] axi_register_slice_30_s_axi_arprot;
wire [  3:0] axi_register_slice_30_s_axi_arqos;
wire         axi_register_slice_30_s_axi_arready;
wire [  2:0] axi_register_slice_30_s_axi_arsize;
wire [  0:0] axi_register_slice_30_s_axi_aruser;
wire         axi_register_slice_30_s_axi_arvalid;
wire [ 32:0] axi_register_slice_30_s_axi_awaddr;
wire [  1:0] axi_register_slice_30_s_axi_awburst;
wire [  3:0] axi_register_slice_30_s_axi_awcache;
wire [  3:0] axi_register_slice_30_s_axi_awlen;
wire [  1:0] axi_register_slice_30_s_axi_awlock;
wire [  2:0] axi_register_slice_30_s_axi_awprot;
wire [  3:0] axi_register_slice_30_s_axi_awqos;
wire         axi_register_slice_30_s_axi_awready;
wire [  2:0] axi_register_slice_30_s_axi_awsize;
wire [  0:0] axi_register_slice_30_s_axi_awuser;
wire         axi_register_slice_30_s_axi_awvalid;
wire         axi_register_slice_30_s_axi_bready;
wire [  1:0] axi_register_slice_30_s_axi_bresp;
wire [  0:0] axi_register_slice_30_s_axi_buser;
wire         axi_register_slice_30_s_axi_bvalid;
wire [255:0] axi_register_slice_30_s_axi_rdata;
wire         axi_register_slice_30_s_axi_rlast;
wire         axi_register_slice_30_s_axi_rready;
wire [  1:0] axi_register_slice_30_s_axi_rresp;
wire         axi_register_slice_30_s_axi_rvalid;
wire [255:0] axi_register_slice_30_s_axi_wdata;
wire         axi_register_slice_30_s_axi_wlast;
wire         axi_register_slice_30_s_axi_wready;
wire [ 31:0] axi_register_slice_30_s_axi_wstrb;
wire         axi_register_slice_30_s_axi_wvalid;
wire         axi_register_slice_31_aclk;
wire         axi_register_slice_31_aresetn;
wire [ 32:0] axi_register_slice_31_m_axi_araddr;
wire [  1:0] axi_register_slice_31_m_axi_arburst;
wire [  3:0] axi_register_slice_31_m_axi_arcache;
wire [  3:0] axi_register_slice_31_m_axi_arlen;
wire [  1:0] axi_register_slice_31_m_axi_arlock;
wire [  2:0] axi_register_slice_31_m_axi_arprot;
wire [  3:0] axi_register_slice_31_m_axi_arqos;
wire         axi_register_slice_31_m_axi_arready;
wire [  2:0] axi_register_slice_31_m_axi_arsize;
wire         axi_register_slice_31_m_axi_arvalid;
wire [ 32:0] axi_register_slice_31_m_axi_awaddr;
wire [  1:0] axi_register_slice_31_m_axi_awburst;
wire [  3:0] axi_register_slice_31_m_axi_awcache;
wire [  3:0] axi_register_slice_31_m_axi_awlen;
wire [  1:0] axi_register_slice_31_m_axi_awlock;
wire [  2:0] axi_register_slice_31_m_axi_awprot;
wire [  3:0] axi_register_slice_31_m_axi_awqos;
wire         axi_register_slice_31_m_axi_awready;
wire [  2:0] axi_register_slice_31_m_axi_awsize;
wire         axi_register_slice_31_m_axi_awvalid;
wire         axi_register_slice_31_m_axi_bready;
wire [  1:0] axi_register_slice_31_m_axi_bresp;
wire         axi_register_slice_31_m_axi_bvalid;
wire [255:0] axi_register_slice_31_m_axi_rdata;
wire         axi_register_slice_31_m_axi_rlast;
wire         axi_register_slice_31_m_axi_rready;
wire [  1:0] axi_register_slice_31_m_axi_rresp;
wire         axi_register_slice_31_m_axi_rvalid;
wire [255:0] axi_register_slice_31_m_axi_wdata;
wire         axi_register_slice_31_m_axi_wlast;
wire         axi_register_slice_31_m_axi_wready;
wire [ 31:0] axi_register_slice_31_m_axi_wstrb;
wire         axi_register_slice_31_m_axi_wvalid;
wire [ 32:0] axi_register_slice_31_s_axi_araddr;
wire [  1:0] axi_register_slice_31_s_axi_arburst;
wire [  3:0] axi_register_slice_31_s_axi_arcache;
wire [  3:0] axi_register_slice_31_s_axi_arlen;
wire [  1:0] axi_register_slice_31_s_axi_arlock;
wire [  2:0] axi_register_slice_31_s_axi_arprot;
wire [  3:0] axi_register_slice_31_s_axi_arqos;
wire         axi_register_slice_31_s_axi_arready;
wire [  2:0] axi_register_slice_31_s_axi_arsize;
wire         axi_register_slice_31_s_axi_arvalid;
wire [ 32:0] axi_register_slice_31_s_axi_awaddr;
wire [  1:0] axi_register_slice_31_s_axi_awburst;
wire [  3:0] axi_register_slice_31_s_axi_awcache;
wire [  3:0] axi_register_slice_31_s_axi_awlen;
wire [  1:0] axi_register_slice_31_s_axi_awlock;
wire [  2:0] axi_register_slice_31_s_axi_awprot;
wire [  3:0] axi_register_slice_31_s_axi_awqos;
wire         axi_register_slice_31_s_axi_awready;
wire [  2:0] axi_register_slice_31_s_axi_awsize;
wire         axi_register_slice_31_s_axi_awvalid;
wire         axi_register_slice_31_s_axi_bready;
wire [  1:0] axi_register_slice_31_s_axi_bresp;
wire         axi_register_slice_31_s_axi_bvalid;
wire [255:0] axi_register_slice_31_s_axi_rdata;
wire         axi_register_slice_31_s_axi_rlast;
wire         axi_register_slice_31_s_axi_rready;
wire [  1:0] axi_register_slice_31_s_axi_rresp;
wire         axi_register_slice_31_s_axi_rvalid;
wire [255:0] axi_register_slice_31_s_axi_wdata;
wire         axi_register_slice_31_s_axi_wlast;
wire         axi_register_slice_31_s_axi_wready;
wire [ 31:0] axi_register_slice_31_s_axi_wstrb;
wire         axi_register_slice_31_s_axi_wvalid;
wire         gnd_driver_0_clk;
wire         gnd_driver_0_dout_1;
wire         gnd_driver_0_rst_n;
wire         hbm_0_APB_0_PCLK;
wire         hbm_0_APB_0_PRESET_N;
wire         hbm_0_AXI_12_ACLK;
wire [ 32:0] hbm_0_AXI_12_ARADDR;
wire [  1:0] hbm_0_AXI_12_ARBURST;
wire         hbm_0_AXI_12_ARESET_N;
wire [  5:0] hbm_0_AXI_12_ARID;
wire [  3:0] hbm_0_AXI_12_ARLEN;
wire         hbm_0_AXI_12_ARREADY;
wire [  2:0] hbm_0_AXI_12_ARSIZE;
wire         hbm_0_AXI_12_ARVALID;
wire [ 32:0] hbm_0_AXI_12_AWADDR;
wire [  1:0] hbm_0_AXI_12_AWBURST;
wire [  5:0] hbm_0_AXI_12_AWID;
wire [  3:0] hbm_0_AXI_12_AWLEN;
wire         hbm_0_AXI_12_AWREADY;
wire [  2:0] hbm_0_AXI_12_AWSIZE;
wire         hbm_0_AXI_12_AWVALID;
wire [  5:0] hbm_0_AXI_12_BID;
wire         hbm_0_AXI_12_BREADY;
wire [  1:0] hbm_0_AXI_12_BRESP;
wire         hbm_0_AXI_12_BVALID;
wire [255:0] hbm_0_AXI_12_RDATA;
wire [ 31:0] hbm_0_AXI_12_RDATA_PARITY;
wire [  5:0] hbm_0_AXI_12_RID;
wire         hbm_0_AXI_12_RLAST;
wire         hbm_0_AXI_12_RREADY;
wire [  1:0] hbm_0_AXI_12_RRESP;
wire         hbm_0_AXI_12_RVALID;
wire [255:0] hbm_0_AXI_12_WDATA;
wire [ 31:0] hbm_0_AXI_12_WDATA_PARITY;
wire         hbm_0_AXI_12_WLAST;
wire         hbm_0_AXI_12_WREADY;
wire [ 31:0] hbm_0_AXI_12_WSTRB;
wire         hbm_0_AXI_12_WVALID;
wire         hbm_0_AXI_13_ACLK;
wire [ 32:0] hbm_0_AXI_13_ARADDR;
wire [  1:0] hbm_0_AXI_13_ARBURST;
wire         hbm_0_AXI_13_ARESET_N;
wire [  5:0] hbm_0_AXI_13_ARID;
wire [  3:0] hbm_0_AXI_13_ARLEN;
wire         hbm_0_AXI_13_ARREADY;
wire [  2:0] hbm_0_AXI_13_ARSIZE;
wire         hbm_0_AXI_13_ARVALID;
wire [ 32:0] hbm_0_AXI_13_AWADDR;
wire [  1:0] hbm_0_AXI_13_AWBURST;
wire [  5:0] hbm_0_AXI_13_AWID;
wire [  3:0] hbm_0_AXI_13_AWLEN;
wire         hbm_0_AXI_13_AWREADY;
wire [  2:0] hbm_0_AXI_13_AWSIZE;
wire         hbm_0_AXI_13_AWVALID;
wire [  5:0] hbm_0_AXI_13_BID;
wire         hbm_0_AXI_13_BREADY;
wire [  1:0] hbm_0_AXI_13_BRESP;
wire         hbm_0_AXI_13_BVALID;
wire [255:0] hbm_0_AXI_13_RDATA;
wire [ 31:0] hbm_0_AXI_13_RDATA_PARITY;
wire [  5:0] hbm_0_AXI_13_RID;
wire         hbm_0_AXI_13_RLAST;
wire         hbm_0_AXI_13_RREADY;
wire [  1:0] hbm_0_AXI_13_RRESP;
wire         hbm_0_AXI_13_RVALID;
wire [255:0] hbm_0_AXI_13_WDATA;
wire [ 31:0] hbm_0_AXI_13_WDATA_PARITY;
wire         hbm_0_AXI_13_WLAST;
wire         hbm_0_AXI_13_WREADY;
wire [ 31:0] hbm_0_AXI_13_WSTRB;
wire         hbm_0_AXI_13_WVALID;
wire         hbm_0_AXI_14_ACLK;
wire [ 32:0] hbm_0_AXI_14_ARADDR;
wire [  1:0] hbm_0_AXI_14_ARBURST;
wire         hbm_0_AXI_14_ARESET_N;
wire [  5:0] hbm_0_AXI_14_ARID;
wire [  3:0] hbm_0_AXI_14_ARLEN;
wire         hbm_0_AXI_14_ARREADY;
wire [  2:0] hbm_0_AXI_14_ARSIZE;
wire         hbm_0_AXI_14_ARVALID;
wire [ 32:0] hbm_0_AXI_14_AWADDR;
wire [  1:0] hbm_0_AXI_14_AWBURST;
wire [  5:0] hbm_0_AXI_14_AWID;
wire [  3:0] hbm_0_AXI_14_AWLEN;
wire         hbm_0_AXI_14_AWREADY;
wire [  2:0] hbm_0_AXI_14_AWSIZE;
wire         hbm_0_AXI_14_AWVALID;
wire [  5:0] hbm_0_AXI_14_BID;
wire         hbm_0_AXI_14_BREADY;
wire [  1:0] hbm_0_AXI_14_BRESP;
wire         hbm_0_AXI_14_BVALID;
wire [255:0] hbm_0_AXI_14_RDATA;
wire [ 31:0] hbm_0_AXI_14_RDATA_PARITY;
wire [  5:0] hbm_0_AXI_14_RID;
wire         hbm_0_AXI_14_RLAST;
wire         hbm_0_AXI_14_RREADY;
wire [  1:0] hbm_0_AXI_14_RRESP;
wire         hbm_0_AXI_14_RVALID;
wire [255:0] hbm_0_AXI_14_WDATA;
wire [ 31:0] hbm_0_AXI_14_WDATA_PARITY;
wire         hbm_0_AXI_14_WLAST;
wire         hbm_0_AXI_14_WREADY;
wire [ 31:0] hbm_0_AXI_14_WSTRB;
wire         hbm_0_AXI_14_WVALID;
wire         hbm_0_AXI_15_ACLK;
wire [ 32:0] hbm_0_AXI_15_ARADDR;
wire [  1:0] hbm_0_AXI_15_ARBURST;
wire         hbm_0_AXI_15_ARESET_N;
wire [  5:0] hbm_0_AXI_15_ARID;
wire [  3:0] hbm_0_AXI_15_ARLEN;
wire         hbm_0_AXI_15_ARREADY;
wire [  2:0] hbm_0_AXI_15_ARSIZE;
wire         hbm_0_AXI_15_ARVALID;
wire [ 32:0] hbm_0_AXI_15_AWADDR;
wire [  1:0] hbm_0_AXI_15_AWBURST;
wire [  5:0] hbm_0_AXI_15_AWID;
wire [  3:0] hbm_0_AXI_15_AWLEN;
wire         hbm_0_AXI_15_AWREADY;
wire [  2:0] hbm_0_AXI_15_AWSIZE;
wire         hbm_0_AXI_15_AWVALID;
wire [  5:0] hbm_0_AXI_15_BID;
wire         hbm_0_AXI_15_BREADY;
wire [  1:0] hbm_0_AXI_15_BRESP;
wire         hbm_0_AXI_15_BVALID;
wire [255:0] hbm_0_AXI_15_RDATA;
wire [ 31:0] hbm_0_AXI_15_RDATA_PARITY;
wire [  5:0] hbm_0_AXI_15_RID;
wire         hbm_0_AXI_15_RLAST;
wire         hbm_0_AXI_15_RREADY;
wire [  1:0] hbm_0_AXI_15_RRESP;
wire         hbm_0_AXI_15_RVALID;
wire [255:0] hbm_0_AXI_15_WDATA;
wire [ 31:0] hbm_0_AXI_15_WDATA_PARITY;
wire         hbm_0_AXI_15_WLAST;
wire         hbm_0_AXI_15_WREADY;
wire [ 31:0] hbm_0_AXI_15_WSTRB;
wire         hbm_0_AXI_15_WVALID;
wire         hbm_0_DRAM_0_STAT_CATTRIP;
wire [  6:0] hbm_0_DRAM_0_STAT_TEMP;
wire         hbm_0_HBM_REF_CLK_0;
wire         hbm_0_apb_complete_0;
wire         hbm_axi_clk_clk_in1;
wire         hbm_axi_clk_clk_out1_1;
wire         hbm_axi_clk_locked_1;
wire         hbm_axi_clk_resetn;
wire         hbm_sys_reset_aux_reset_in;
wire [  0:0] hbm_sys_reset_bus_struct_reset;
wire         hbm_sys_reset_dcm_locked;
wire         hbm_sys_reset_ext_reset_in;
wire [  0:0] hbm_sys_reset_interconnect_aresetn;
wire         hbm_sys_reset_mb_debug_sys_rst;
wire         hbm_sys_reset_mb_reset;
wire [  0:0] hbm_sys_reset_peripheral_aresetn_1;
wire [  0:0] hbm_sys_reset_peripheral_reset;
wire         hbm_sys_reset_slowest_sync_clk;
wire         kernel3_0_ap_clk;
wire         kernel3_0_ap_rst_n;
wire         kernel3_0_interrupt;
wire [ 63:0] kernel3_0_m_axi_gmem_A_ARADDR_1;
wire [  1:0] kernel3_0_m_axi_gmem_A_ARBURST_1;
wire [  3:0] kernel3_0_m_axi_gmem_A_ARCACHE_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_ARID_1;
wire [  7:0] kernel3_0_m_axi_gmem_A_ARLEN_1;
wire [  1:0] kernel3_0_m_axi_gmem_A_ARLOCK_1;
wire [  2:0] kernel3_0_m_axi_gmem_A_ARPROT_1;
wire [  3:0] kernel3_0_m_axi_gmem_A_ARQOS_1;
wire         kernel3_0_m_axi_gmem_A_ARREADY_1;
wire [  3:0] kernel3_0_m_axi_gmem_A_ARREGION;
wire [  2:0] kernel3_0_m_axi_gmem_A_ARSIZE_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_ARUSER_1;
wire         kernel3_0_m_axi_gmem_A_ARVALID_1;
wire [ 63:0] kernel3_0_m_axi_gmem_A_AWADDR_1;
wire [  1:0] kernel3_0_m_axi_gmem_A_AWBURST_1;
wire [  3:0] kernel3_0_m_axi_gmem_A_AWCACHE_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_AWID_1;
wire [  7:0] kernel3_0_m_axi_gmem_A_AWLEN_1;
wire [  1:0] kernel3_0_m_axi_gmem_A_AWLOCK_1;
wire [  2:0] kernel3_0_m_axi_gmem_A_AWPROT_1;
wire [  3:0] kernel3_0_m_axi_gmem_A_AWQOS_1;
wire         kernel3_0_m_axi_gmem_A_AWREADY_1;
wire [  3:0] kernel3_0_m_axi_gmem_A_AWREGION;
wire [  2:0] kernel3_0_m_axi_gmem_A_AWSIZE_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_AWUSER_1;
wire         kernel3_0_m_axi_gmem_A_AWVALID_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_BID_1;
wire         kernel3_0_m_axi_gmem_A_BREADY_1;
wire [  1:0] kernel3_0_m_axi_gmem_A_BRESP_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_BUSER_1;
wire         kernel3_0_m_axi_gmem_A_BVALID_1;
wire [511:0] kernel3_0_m_axi_gmem_A_RDATA_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_RID_1;
wire         kernel3_0_m_axi_gmem_A_RLAST_1;
wire         kernel3_0_m_axi_gmem_A_RREADY_1;
wire [  1:0] kernel3_0_m_axi_gmem_A_RRESP_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_RUSER;
wire         kernel3_0_m_axi_gmem_A_RVALID_1;
wire [511:0] kernel3_0_m_axi_gmem_A_WDATA_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_WID;
wire         kernel3_0_m_axi_gmem_A_WLAST_1;
wire         kernel3_0_m_axi_gmem_A_WREADY_1;
wire [ 63:0] kernel3_0_m_axi_gmem_A_WSTRB_1;
wire [  0:0] kernel3_0_m_axi_gmem_A_WUSER;
wire         kernel3_0_m_axi_gmem_A_WVALID_1;
wire [ 63:0] kernel3_0_m_axi_gmem_B_ARADDR_1;
wire [  1:0] kernel3_0_m_axi_gmem_B_ARBURST_1;
wire [  3:0] kernel3_0_m_axi_gmem_B_ARCACHE_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_ARID_1;
wire [  7:0] kernel3_0_m_axi_gmem_B_ARLEN_1;
wire [  1:0] kernel3_0_m_axi_gmem_B_ARLOCK_1;
wire [  2:0] kernel3_0_m_axi_gmem_B_ARPROT_1;
wire [  3:0] kernel3_0_m_axi_gmem_B_ARQOS_1;
wire         kernel3_0_m_axi_gmem_B_ARREADY_1;
wire [  3:0] kernel3_0_m_axi_gmem_B_ARREGION;
wire [  2:0] kernel3_0_m_axi_gmem_B_ARSIZE_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_ARUSER_1;
wire         kernel3_0_m_axi_gmem_B_ARVALID_1;
wire [ 63:0] kernel3_0_m_axi_gmem_B_AWADDR_1;
wire [  1:0] kernel3_0_m_axi_gmem_B_AWBURST_1;
wire [  3:0] kernel3_0_m_axi_gmem_B_AWCACHE_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_AWID_1;
wire [  7:0] kernel3_0_m_axi_gmem_B_AWLEN_1;
wire [  1:0] kernel3_0_m_axi_gmem_B_AWLOCK_1;
wire [  2:0] kernel3_0_m_axi_gmem_B_AWPROT_1;
wire [  3:0] kernel3_0_m_axi_gmem_B_AWQOS_1;
wire         kernel3_0_m_axi_gmem_B_AWREADY_1;
wire [  3:0] kernel3_0_m_axi_gmem_B_AWREGION;
wire [  2:0] kernel3_0_m_axi_gmem_B_AWSIZE_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_AWUSER_1;
wire         kernel3_0_m_axi_gmem_B_AWVALID_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_BID_1;
wire         kernel3_0_m_axi_gmem_B_BREADY_1;
wire [  1:0] kernel3_0_m_axi_gmem_B_BRESP_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_BUSER_1;
wire         kernel3_0_m_axi_gmem_B_BVALID_1;
wire [511:0] kernel3_0_m_axi_gmem_B_RDATA_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_RID_1;
wire         kernel3_0_m_axi_gmem_B_RLAST_1;
wire         kernel3_0_m_axi_gmem_B_RREADY_1;
wire [  1:0] kernel3_0_m_axi_gmem_B_RRESP_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_RUSER;
wire         kernel3_0_m_axi_gmem_B_RVALID_1;
wire [511:0] kernel3_0_m_axi_gmem_B_WDATA_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_WID;
wire         kernel3_0_m_axi_gmem_B_WLAST_1;
wire         kernel3_0_m_axi_gmem_B_WREADY_1;
wire [ 63:0] kernel3_0_m_axi_gmem_B_WSTRB_1;
wire [  0:0] kernel3_0_m_axi_gmem_B_WUSER;
wire         kernel3_0_m_axi_gmem_B_WVALID_1;
wire [ 63:0] kernel3_0_m_axi_gmem_C_ARADDR_1;
wire [  1:0] kernel3_0_m_axi_gmem_C_ARBURST_1;
wire [  3:0] kernel3_0_m_axi_gmem_C_ARCACHE_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_ARID_1;
wire [  7:0] kernel3_0_m_axi_gmem_C_ARLEN_1;
wire [  1:0] kernel3_0_m_axi_gmem_C_ARLOCK_1;
wire [  2:0] kernel3_0_m_axi_gmem_C_ARPROT_1;
wire [  3:0] kernel3_0_m_axi_gmem_C_ARQOS_1;
wire         kernel3_0_m_axi_gmem_C_ARREADY_1;
wire [  3:0] kernel3_0_m_axi_gmem_C_ARREGION;
wire [  2:0] kernel3_0_m_axi_gmem_C_ARSIZE_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_ARUSER_1;
wire         kernel3_0_m_axi_gmem_C_ARVALID_1;
wire [ 63:0] kernel3_0_m_axi_gmem_C_AWADDR_1;
wire [  1:0] kernel3_0_m_axi_gmem_C_AWBURST_1;
wire [  3:0] kernel3_0_m_axi_gmem_C_AWCACHE_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_AWID_1;
wire [  7:0] kernel3_0_m_axi_gmem_C_AWLEN_1;
wire [  1:0] kernel3_0_m_axi_gmem_C_AWLOCK_1;
wire [  2:0] kernel3_0_m_axi_gmem_C_AWPROT_1;
wire [  3:0] kernel3_0_m_axi_gmem_C_AWQOS_1;
wire         kernel3_0_m_axi_gmem_C_AWREADY_1;
wire [  3:0] kernel3_0_m_axi_gmem_C_AWREGION;
wire [  2:0] kernel3_0_m_axi_gmem_C_AWSIZE_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_AWUSER_1;
wire         kernel3_0_m_axi_gmem_C_AWVALID_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_BID_1;
wire         kernel3_0_m_axi_gmem_C_BREADY_1;
wire [  1:0] kernel3_0_m_axi_gmem_C_BRESP_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_BUSER_1;
wire         kernel3_0_m_axi_gmem_C_BVALID_1;
wire [511:0] kernel3_0_m_axi_gmem_C_RDATA_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_RID_1;
wire         kernel3_0_m_axi_gmem_C_RLAST_1;
wire         kernel3_0_m_axi_gmem_C_RREADY_1;
wire [  1:0] kernel3_0_m_axi_gmem_C_RRESP_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_RUSER;
wire         kernel3_0_m_axi_gmem_C_RVALID_1;
wire [511:0] kernel3_0_m_axi_gmem_C_WDATA_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_WID;
wire         kernel3_0_m_axi_gmem_C_WLAST_1;
wire         kernel3_0_m_axi_gmem_C_WREADY_1;
wire [ 63:0] kernel3_0_m_axi_gmem_C_WSTRB_1;
wire [  0:0] kernel3_0_m_axi_gmem_C_WUSER;
wire         kernel3_0_m_axi_gmem_C_WVALID_1;
wire [  5:0] kernel3_0_s_axi_control_ARADDR;
wire         kernel3_0_s_axi_control_ARREADY;
wire         kernel3_0_s_axi_control_ARVALID;
wire [  5:0] kernel3_0_s_axi_control_AWADDR;
wire         kernel3_0_s_axi_control_AWREADY;
wire         kernel3_0_s_axi_control_AWVALID;
wire         kernel3_0_s_axi_control_BREADY;
wire [  1:0] kernel3_0_s_axi_control_BRESP;
wire         kernel3_0_s_axi_control_BVALID;
wire [ 31:0] kernel3_0_s_axi_control_RDATA;
wire         kernel3_0_s_axi_control_RREADY;
wire [  1:0] kernel3_0_s_axi_control_RRESP;
wire         kernel3_0_s_axi_control_RVALID;
wire [ 31:0] kernel3_0_s_axi_control_WDATA;
wire         kernel3_0_s_axi_control_WREADY;
wire [  3:0] kernel3_0_s_axi_control_WSTRB;
wire         kernel3_0_s_axi_control_WVALID;
wire         kernel_clk_clk_in1;
wire         kernel_clk_clk_out1_1;
wire         kernel_clk_locked_1;
wire         kernel_clk_resetn;
wire         kernel_sys_reset_aux_reset_in;
wire [  0:0] kernel_sys_reset_bus_struct_reset;
wire         kernel_sys_reset_dcm_locked;
wire         kernel_sys_reset_ext_reset_in;
wire [  0:0] kernel_sys_reset_interconnect_aresetn;
wire         kernel_sys_reset_mb_debug_sys_rst;
wire         kernel_sys_reset_mb_reset;
wire [  0:0] kernel_sys_reset_peripheral_aresetn_1;
wire [  0:0] kernel_sys_reset_peripheral_reset;
wire         kernel_sys_reset_slowest_sync_clk;
wire [ 32:0] smartconnect_28_M00_AXI_araddr;
wire [  1:0] smartconnect_28_M00_AXI_arburst;
wire [  3:0] smartconnect_28_M00_AXI_arcache;
wire [  3:0] smartconnect_28_M00_AXI_arlen;
wire [  1:0] smartconnect_28_M00_AXI_arlock;
wire [  2:0] smartconnect_28_M00_AXI_arprot;
wire [  3:0] smartconnect_28_M00_AXI_arqos;
wire         smartconnect_28_M00_AXI_arready;
wire [  2:0] smartconnect_28_M00_AXI_arsize;
wire [  0:0] smartconnect_28_M00_AXI_aruser;
wire         smartconnect_28_M00_AXI_arvalid;
wire [ 32:0] smartconnect_28_M00_AXI_awaddr;
wire [  1:0] smartconnect_28_M00_AXI_awburst;
wire [  3:0] smartconnect_28_M00_AXI_awcache;
wire [  3:0] smartconnect_28_M00_AXI_awlen;
wire [  1:0] smartconnect_28_M00_AXI_awlock;
wire [  2:0] smartconnect_28_M00_AXI_awprot;
wire [  3:0] smartconnect_28_M00_AXI_awqos;
wire         smartconnect_28_M00_AXI_awready;
wire [  2:0] smartconnect_28_M00_AXI_awsize;
wire [  0:0] smartconnect_28_M00_AXI_awuser;
wire         smartconnect_28_M00_AXI_awvalid;
wire         smartconnect_28_M00_AXI_bready;
wire [  1:0] smartconnect_28_M00_AXI_bresp;
wire [  0:0] smartconnect_28_M00_AXI_buser;
wire         smartconnect_28_M00_AXI_bvalid;
wire [255:0] smartconnect_28_M00_AXI_rdata;
wire         smartconnect_28_M00_AXI_rlast;
wire         smartconnect_28_M00_AXI_rready;
wire [  1:0] smartconnect_28_M00_AXI_rresp;
wire         smartconnect_28_M00_AXI_rvalid;
wire [255:0] smartconnect_28_M00_AXI_wdata;
wire         smartconnect_28_M00_AXI_wlast;
wire         smartconnect_28_M00_AXI_wready;
wire [ 31:0] smartconnect_28_M00_AXI_wstrb;
wire         smartconnect_28_M00_AXI_wvalid;
wire [ 63:0] smartconnect_28_S00_AXI_araddr;
wire [  1:0] smartconnect_28_S00_AXI_arburst;
wire [  3:0] smartconnect_28_S00_AXI_arcache;
wire [  0:0] smartconnect_28_S00_AXI_arid;
wire [  7:0] smartconnect_28_S00_AXI_arlen;
wire [  0:0] smartconnect_28_S00_AXI_arlock;
wire [  2:0] smartconnect_28_S00_AXI_arprot;
wire [  3:0] smartconnect_28_S00_AXI_arqos;
wire         smartconnect_28_S00_AXI_arready;
wire [  2:0] smartconnect_28_S00_AXI_arsize;
wire [  0:0] smartconnect_28_S00_AXI_aruser;
wire         smartconnect_28_S00_AXI_arvalid;
wire [ 63:0] smartconnect_28_S00_AXI_awaddr;
wire [  1:0] smartconnect_28_S00_AXI_awburst;
wire [  3:0] smartconnect_28_S00_AXI_awcache;
wire [  0:0] smartconnect_28_S00_AXI_awid;
wire [  7:0] smartconnect_28_S00_AXI_awlen;
wire [  0:0] smartconnect_28_S00_AXI_awlock;
wire [  2:0] smartconnect_28_S00_AXI_awprot;
wire [  3:0] smartconnect_28_S00_AXI_awqos;
wire         smartconnect_28_S00_AXI_awready;
wire [  2:0] smartconnect_28_S00_AXI_awsize;
wire [  0:0] smartconnect_28_S00_AXI_awuser;
wire         smartconnect_28_S00_AXI_awvalid;
wire [  0:0] smartconnect_28_S00_AXI_bid;
wire         smartconnect_28_S00_AXI_bready;
wire [  1:0] smartconnect_28_S00_AXI_bresp;
wire [  0:0] smartconnect_28_S00_AXI_buser;
wire         smartconnect_28_S00_AXI_bvalid;
wire [511:0] smartconnect_28_S00_AXI_rdata;
wire [  0:0] smartconnect_28_S00_AXI_rid;
wire         smartconnect_28_S00_AXI_rlast;
wire         smartconnect_28_S00_AXI_rready;
wire [  1:0] smartconnect_28_S00_AXI_rresp;
wire         smartconnect_28_S00_AXI_rvalid;
wire [511:0] smartconnect_28_S00_AXI_wdata;
wire         smartconnect_28_S00_AXI_wlast;
wire         smartconnect_28_S00_AXI_wready;
wire [ 63:0] smartconnect_28_S00_AXI_wstrb;
wire         smartconnect_28_S00_AXI_wvalid;
wire         smartconnect_28_aclk;
wire         smartconnect_28_aclk1;
wire         smartconnect_28_aresetn;
wire [ 32:0] smartconnect_29_M00_AXI_araddr;
wire [  1:0] smartconnect_29_M00_AXI_arburst;
wire [  3:0] smartconnect_29_M00_AXI_arcache;
wire [  3:0] smartconnect_29_M00_AXI_arlen;
wire [  1:0] smartconnect_29_M00_AXI_arlock;
wire [  2:0] smartconnect_29_M00_AXI_arprot;
wire [  3:0] smartconnect_29_M00_AXI_arqos;
wire         smartconnect_29_M00_AXI_arready;
wire [  2:0] smartconnect_29_M00_AXI_arsize;
wire [  0:0] smartconnect_29_M00_AXI_aruser;
wire         smartconnect_29_M00_AXI_arvalid;
wire [ 32:0] smartconnect_29_M00_AXI_awaddr;
wire [  1:0] smartconnect_29_M00_AXI_awburst;
wire [  3:0] smartconnect_29_M00_AXI_awcache;
wire [  3:0] smartconnect_29_M00_AXI_awlen;
wire [  1:0] smartconnect_29_M00_AXI_awlock;
wire [  2:0] smartconnect_29_M00_AXI_awprot;
wire [  3:0] smartconnect_29_M00_AXI_awqos;
wire         smartconnect_29_M00_AXI_awready;
wire [  2:0] smartconnect_29_M00_AXI_awsize;
wire [  0:0] smartconnect_29_M00_AXI_awuser;
wire         smartconnect_29_M00_AXI_awvalid;
wire         smartconnect_29_M00_AXI_bready;
wire [  1:0] smartconnect_29_M00_AXI_bresp;
wire [  0:0] smartconnect_29_M00_AXI_buser;
wire         smartconnect_29_M00_AXI_bvalid;
wire [255:0] smartconnect_29_M00_AXI_rdata;
wire         smartconnect_29_M00_AXI_rlast;
wire         smartconnect_29_M00_AXI_rready;
wire [  1:0] smartconnect_29_M00_AXI_rresp;
wire         smartconnect_29_M00_AXI_rvalid;
wire [255:0] smartconnect_29_M00_AXI_wdata;
wire         smartconnect_29_M00_AXI_wlast;
wire         smartconnect_29_M00_AXI_wready;
wire [ 31:0] smartconnect_29_M00_AXI_wstrb;
wire         smartconnect_29_M00_AXI_wvalid;
wire [ 63:0] smartconnect_29_S00_AXI_araddr;
wire [  1:0] smartconnect_29_S00_AXI_arburst;
wire [  3:0] smartconnect_29_S00_AXI_arcache;
wire [  0:0] smartconnect_29_S00_AXI_arid;
wire [  7:0] smartconnect_29_S00_AXI_arlen;
wire [  0:0] smartconnect_29_S00_AXI_arlock;
wire [  2:0] smartconnect_29_S00_AXI_arprot;
wire [  3:0] smartconnect_29_S00_AXI_arqos;
wire         smartconnect_29_S00_AXI_arready;
wire [  2:0] smartconnect_29_S00_AXI_arsize;
wire [  0:0] smartconnect_29_S00_AXI_aruser;
wire         smartconnect_29_S00_AXI_arvalid;
wire [ 63:0] smartconnect_29_S00_AXI_awaddr;
wire [  1:0] smartconnect_29_S00_AXI_awburst;
wire [  3:0] smartconnect_29_S00_AXI_awcache;
wire [  0:0] smartconnect_29_S00_AXI_awid;
wire [  7:0] smartconnect_29_S00_AXI_awlen;
wire [  0:0] smartconnect_29_S00_AXI_awlock;
wire [  2:0] smartconnect_29_S00_AXI_awprot;
wire [  3:0] smartconnect_29_S00_AXI_awqos;
wire         smartconnect_29_S00_AXI_awready;
wire [  2:0] smartconnect_29_S00_AXI_awsize;
wire [  0:0] smartconnect_29_S00_AXI_awuser;
wire         smartconnect_29_S00_AXI_awvalid;
wire [  0:0] smartconnect_29_S00_AXI_bid;
wire         smartconnect_29_S00_AXI_bready;
wire [  1:0] smartconnect_29_S00_AXI_bresp;
wire [  0:0] smartconnect_29_S00_AXI_buser;
wire         smartconnect_29_S00_AXI_bvalid;
wire [511:0] smartconnect_29_S00_AXI_rdata;
wire [  0:0] smartconnect_29_S00_AXI_rid;
wire         smartconnect_29_S00_AXI_rlast;
wire         smartconnect_29_S00_AXI_rready;
wire [  1:0] smartconnect_29_S00_AXI_rresp;
wire         smartconnect_29_S00_AXI_rvalid;
wire [511:0] smartconnect_29_S00_AXI_wdata;
wire         smartconnect_29_S00_AXI_wlast;
wire         smartconnect_29_S00_AXI_wready;
wire [ 63:0] smartconnect_29_S00_AXI_wstrb;
wire         smartconnect_29_S00_AXI_wvalid;
wire         smartconnect_29_aclk;
wire         smartconnect_29_aclk1;
wire         smartconnect_29_aresetn;
wire [ 32:0] smartconnect_30_M00_AXI_araddr;
wire [  1:0] smartconnect_30_M00_AXI_arburst;
wire [  3:0] smartconnect_30_M00_AXI_arcache;
wire [  3:0] smartconnect_30_M00_AXI_arlen;
wire [  1:0] smartconnect_30_M00_AXI_arlock;
wire [  2:0] smartconnect_30_M00_AXI_arprot;
wire [  3:0] smartconnect_30_M00_AXI_arqos;
wire         smartconnect_30_M00_AXI_arready;
wire [  2:0] smartconnect_30_M00_AXI_arsize;
wire [  0:0] smartconnect_30_M00_AXI_aruser;
wire         smartconnect_30_M00_AXI_arvalid;
wire [ 32:0] smartconnect_30_M00_AXI_awaddr;
wire [  1:0] smartconnect_30_M00_AXI_awburst;
wire [  3:0] smartconnect_30_M00_AXI_awcache;
wire [  3:0] smartconnect_30_M00_AXI_awlen;
wire [  1:0] smartconnect_30_M00_AXI_awlock;
wire [  2:0] smartconnect_30_M00_AXI_awprot;
wire [  3:0] smartconnect_30_M00_AXI_awqos;
wire         smartconnect_30_M00_AXI_awready;
wire [  2:0] smartconnect_30_M00_AXI_awsize;
wire [  0:0] smartconnect_30_M00_AXI_awuser;
wire         smartconnect_30_M00_AXI_awvalid;
wire         smartconnect_30_M00_AXI_bready;
wire [  1:0] smartconnect_30_M00_AXI_bresp;
wire [  0:0] smartconnect_30_M00_AXI_buser;
wire         smartconnect_30_M00_AXI_bvalid;
wire [255:0] smartconnect_30_M00_AXI_rdata;
wire         smartconnect_30_M00_AXI_rlast;
wire         smartconnect_30_M00_AXI_rready;
wire [  1:0] smartconnect_30_M00_AXI_rresp;
wire         smartconnect_30_M00_AXI_rvalid;
wire [255:0] smartconnect_30_M00_AXI_wdata;
wire         smartconnect_30_M00_AXI_wlast;
wire         smartconnect_30_M00_AXI_wready;
wire [ 31:0] smartconnect_30_M00_AXI_wstrb;
wire         smartconnect_30_M00_AXI_wvalid;
wire [ 63:0] smartconnect_30_S00_AXI_araddr;
wire [  1:0] smartconnect_30_S00_AXI_arburst;
wire [  3:0] smartconnect_30_S00_AXI_arcache;
wire [  0:0] smartconnect_30_S00_AXI_arid;
wire [  7:0] smartconnect_30_S00_AXI_arlen;
wire [  0:0] smartconnect_30_S00_AXI_arlock;
wire [  2:0] smartconnect_30_S00_AXI_arprot;
wire [  3:0] smartconnect_30_S00_AXI_arqos;
wire         smartconnect_30_S00_AXI_arready;
wire [  2:0] smartconnect_30_S00_AXI_arsize;
wire [  0:0] smartconnect_30_S00_AXI_aruser;
wire         smartconnect_30_S00_AXI_arvalid;
wire [ 63:0] smartconnect_30_S00_AXI_awaddr;
wire [  1:0] smartconnect_30_S00_AXI_awburst;
wire [  3:0] smartconnect_30_S00_AXI_awcache;
wire [  0:0] smartconnect_30_S00_AXI_awid;
wire [  7:0] smartconnect_30_S00_AXI_awlen;
wire [  0:0] smartconnect_30_S00_AXI_awlock;
wire [  2:0] smartconnect_30_S00_AXI_awprot;
wire [  3:0] smartconnect_30_S00_AXI_awqos;
wire         smartconnect_30_S00_AXI_awready;
wire [  2:0] smartconnect_30_S00_AXI_awsize;
wire [  0:0] smartconnect_30_S00_AXI_awuser;
wire         smartconnect_30_S00_AXI_awvalid;
wire [  0:0] smartconnect_30_S00_AXI_bid;
wire         smartconnect_30_S00_AXI_bready;
wire [  1:0] smartconnect_30_S00_AXI_bresp;
wire [  0:0] smartconnect_30_S00_AXI_buser;
wire         smartconnect_30_S00_AXI_bvalid;
wire [511:0] smartconnect_30_S00_AXI_rdata;
wire [  0:0] smartconnect_30_S00_AXI_rid;
wire         smartconnect_30_S00_AXI_rlast;
wire         smartconnect_30_S00_AXI_rready;
wire [  1:0] smartconnect_30_S00_AXI_rresp;
wire         smartconnect_30_S00_AXI_rvalid;
wire [511:0] smartconnect_30_S00_AXI_wdata;
wire         smartconnect_30_S00_AXI_wlast;
wire         smartconnect_30_S00_AXI_wready;
wire [ 63:0] smartconnect_30_S00_AXI_wstrb;
wire         smartconnect_30_S00_AXI_wvalid;
wire         smartconnect_30_aclk;
wire         smartconnect_30_aclk1;
wire         smartconnect_30_aresetn;
wire [ 32:0] smartconnect_31_M00_AXI_araddr;
wire [  1:0] smartconnect_31_M00_AXI_arburst;
wire [  3:0] smartconnect_31_M00_AXI_arcache;
wire [  3:0] smartconnect_31_M00_AXI_arlen;
wire [  1:0] smartconnect_31_M00_AXI_arlock;
wire [  2:0] smartconnect_31_M00_AXI_arprot;
wire [  3:0] smartconnect_31_M00_AXI_arqos;
wire         smartconnect_31_M00_AXI_arready;
wire [  2:0] smartconnect_31_M00_AXI_arsize;
wire         smartconnect_31_M00_AXI_arvalid;
wire [ 32:0] smartconnect_31_M00_AXI_awaddr;
wire [  1:0] smartconnect_31_M00_AXI_awburst;
wire [  3:0] smartconnect_31_M00_AXI_awcache;
wire [  3:0] smartconnect_31_M00_AXI_awlen;
wire [  1:0] smartconnect_31_M00_AXI_awlock;
wire [  2:0] smartconnect_31_M00_AXI_awprot;
wire [  3:0] smartconnect_31_M00_AXI_awqos;
wire         smartconnect_31_M00_AXI_awready;
wire [  2:0] smartconnect_31_M00_AXI_awsize;
wire         smartconnect_31_M00_AXI_awvalid;
wire         smartconnect_31_M00_AXI_bready;
wire [  1:0] smartconnect_31_M00_AXI_bresp;
wire         smartconnect_31_M00_AXI_bvalid;
wire [255:0] smartconnect_31_M00_AXI_rdata;
wire         smartconnect_31_M00_AXI_rlast;
wire         smartconnect_31_M00_AXI_rready;
wire [  1:0] smartconnect_31_M00_AXI_rresp;
wire         smartconnect_31_M00_AXI_rvalid;
wire [255:0] smartconnect_31_M00_AXI_wdata;
wire         smartconnect_31_M00_AXI_wlast;
wire         smartconnect_31_M00_AXI_wready;
wire [ 31:0] smartconnect_31_M00_AXI_wstrb;
wire         smartconnect_31_M00_AXI_wvalid;
wire [ 63:0] smartconnect_31_S00_AXI_araddr;
wire [  1:0] smartconnect_31_S00_AXI_arburst;
wire [  3:0] smartconnect_31_S00_AXI_arcache;
wire [  3:0] smartconnect_31_S00_AXI_arid;
wire [  7:0] smartconnect_31_S00_AXI_arlen;
wire [  0:0] smartconnect_31_S00_AXI_arlock;
wire [  2:0] smartconnect_31_S00_AXI_arprot;
wire [  3:0] smartconnect_31_S00_AXI_arqos;
wire         smartconnect_31_S00_AXI_arready;
wire [  2:0] smartconnect_31_S00_AXI_arsize;
wire         smartconnect_31_S00_AXI_arvalid;
wire [ 63:0] smartconnect_31_S00_AXI_awaddr;
wire [  1:0] smartconnect_31_S00_AXI_awburst;
wire [  3:0] smartconnect_31_S00_AXI_awcache;
wire [  3:0] smartconnect_31_S00_AXI_awid;
wire [  7:0] smartconnect_31_S00_AXI_awlen;
wire [  0:0] smartconnect_31_S00_AXI_awlock;
wire [  2:0] smartconnect_31_S00_AXI_awprot;
wire [  3:0] smartconnect_31_S00_AXI_awqos;
wire         smartconnect_31_S00_AXI_awready;
wire [  2:0] smartconnect_31_S00_AXI_awsize;
wire         smartconnect_31_S00_AXI_awvalid;
wire [  3:0] smartconnect_31_S00_AXI_bid;
wire         smartconnect_31_S00_AXI_bready;
wire [  1:0] smartconnect_31_S00_AXI_bresp;
wire         smartconnect_31_S00_AXI_bvalid;
wire [ 63:0] smartconnect_31_S00_AXI_rdata;
wire [  3:0] smartconnect_31_S00_AXI_rid;
wire         smartconnect_31_S00_AXI_rlast;
wire         smartconnect_31_S00_AXI_rready;
wire [  1:0] smartconnect_31_S00_AXI_rresp;
wire         smartconnect_31_S00_AXI_rvalid;
wire [ 63:0] smartconnect_31_S00_AXI_wdata;
wire         smartconnect_31_S00_AXI_wlast;
wire         smartconnect_31_S00_AXI_wready;
wire [  7:0] smartconnect_31_S00_AXI_wstrb;
wire         smartconnect_31_S00_AXI_wvalid;
wire         smartconnect_31_aclk;
wire         smartconnect_31_aclk1;
wire         smartconnect_31_aresetn;
wire [  0:0] util_ds_buf_0_IBUF_DS_N;
wire [  0:0] util_ds_buf_0_IBUF_DS_P;
wire [  0:0] util_ds_buf_0_IBUF_OUT_1;
wire [  0:0] util_ds_buf_IBUF_DS_N;
wire [  0:0] util_ds_buf_IBUF_DS_ODIV2_1;
wire [  0:0] util_ds_buf_IBUF_DS_P;
wire [  0:0] util_ds_buf_IBUF_OUT_1;
wire         xdma_0_axi_aclk_1;
wire         xdma_0_axi_aresetn_1;
wire         xdma_0_axi_periph_ACLK;
wire         xdma_0_axi_periph_ARESETN;
wire         xdma_0_axi_periph_M00_ACLK;
wire         xdma_0_axi_periph_M00_ARESETN;
wire [ 63:0] xdma_0_axi_periph_M00_AXI_araddr;
wire         xdma_0_axi_periph_M00_AXI_arready;
wire         xdma_0_axi_periph_M00_AXI_arvalid;
wire [ 63:0] xdma_0_axi_periph_M00_AXI_awaddr;
wire         xdma_0_axi_periph_M00_AXI_awready;
wire         xdma_0_axi_periph_M00_AXI_awvalid;
wire         xdma_0_axi_periph_M00_AXI_bready;
wire [  1:0] xdma_0_axi_periph_M00_AXI_bresp;
wire         xdma_0_axi_periph_M00_AXI_bvalid;
wire [ 31:0] xdma_0_axi_periph_M00_AXI_rdata;
wire         xdma_0_axi_periph_M00_AXI_rready;
wire [  1:0] xdma_0_axi_periph_M00_AXI_rresp;
wire         xdma_0_axi_periph_M00_AXI_rvalid;
wire [ 31:0] xdma_0_axi_periph_M00_AXI_wdata;
wire         xdma_0_axi_periph_M00_AXI_wready;
wire [  3:0] xdma_0_axi_periph_M00_AXI_wstrb;
wire         xdma_0_axi_periph_M00_AXI_wvalid;
wire         xdma_0_axi_periph_S00_ACLK;
wire         xdma_0_axi_periph_S00_ARESETN;
wire [ 63:0] xdma_0_axi_periph_S00_AXI_araddr;
wire [  1:0] xdma_0_axi_periph_S00_AXI_arburst;
wire [  3:0] xdma_0_axi_periph_S00_AXI_arcache;
wire [  3:0] xdma_0_axi_periph_S00_AXI_arid;
wire [  7:0] xdma_0_axi_periph_S00_AXI_arlen;
wire [  0:0] xdma_0_axi_periph_S00_AXI_arlock;
wire [  2:0] xdma_0_axi_periph_S00_AXI_arprot;
wire         xdma_0_axi_periph_S00_AXI_arready;
wire [  2:0] xdma_0_axi_periph_S00_AXI_arsize;
wire         xdma_0_axi_periph_S00_AXI_arvalid;
wire [ 63:0] xdma_0_axi_periph_S00_AXI_awaddr;
wire [  1:0] xdma_0_axi_periph_S00_AXI_awburst;
wire [  3:0] xdma_0_axi_periph_S00_AXI_awcache;
wire [  3:0] xdma_0_axi_periph_S00_AXI_awid;
wire [  7:0] xdma_0_axi_periph_S00_AXI_awlen;
wire [  0:0] xdma_0_axi_periph_S00_AXI_awlock;
wire [  2:0] xdma_0_axi_periph_S00_AXI_awprot;
wire         xdma_0_axi_periph_S00_AXI_awready;
wire [  2:0] xdma_0_axi_periph_S00_AXI_awsize;
wire         xdma_0_axi_periph_S00_AXI_awvalid;
wire [  3:0] xdma_0_axi_periph_S00_AXI_bid;
wire         xdma_0_axi_periph_S00_AXI_bready;
wire [  1:0] xdma_0_axi_periph_S00_AXI_bresp;
wire         xdma_0_axi_periph_S00_AXI_bvalid;
wire [ 63:0] xdma_0_axi_periph_S00_AXI_rdata;
wire [  3:0] xdma_0_axi_periph_S00_AXI_rid;
wire         xdma_0_axi_periph_S00_AXI_rlast;
wire         xdma_0_axi_periph_S00_AXI_rready;
wire [  1:0] xdma_0_axi_periph_S00_AXI_rresp;
wire         xdma_0_axi_periph_S00_AXI_rvalid;
wire [ 63:0] xdma_0_axi_periph_S00_AXI_wdata;
wire         xdma_0_axi_periph_S00_AXI_wlast;
wire         xdma_0_axi_periph_S00_AXI_wready;
wire [  7:0] xdma_0_axi_periph_S00_AXI_wstrb;
wire         xdma_0_axi_periph_S00_AXI_wvalid;
wire [ 63:0] xdma_0_m_axi_araddr;
wire [  1:0] xdma_0_m_axi_arburst;
wire [  3:0] xdma_0_m_axi_arcache;
wire [  3:0] xdma_0_m_axi_arid;
wire [  7:0] xdma_0_m_axi_arlen;
wire         xdma_0_m_axi_arlock;
wire [  2:0] xdma_0_m_axi_arprot;
wire         xdma_0_m_axi_arready;
wire [  2:0] xdma_0_m_axi_arsize;
wire         xdma_0_m_axi_arvalid;
wire [ 63:0] xdma_0_m_axi_awaddr;
wire [  1:0] xdma_0_m_axi_awburst;
wire [  3:0] xdma_0_m_axi_awcache;
wire [  3:0] xdma_0_m_axi_awid;
wire [  7:0] xdma_0_m_axi_awlen;
wire         xdma_0_m_axi_awlock;
wire [  2:0] xdma_0_m_axi_awprot;
wire         xdma_0_m_axi_awready;
wire [  2:0] xdma_0_m_axi_awsize;
wire         xdma_0_m_axi_awvalid;
wire [  3:0] xdma_0_m_axi_bid;
wire         xdma_0_m_axi_bready;
wire [  1:0] xdma_0_m_axi_bresp;
wire         xdma_0_m_axi_bvalid;
wire [ 63:0] xdma_0_m_axi_rdata;
wire [  3:0] xdma_0_m_axi_rid;
wire         xdma_0_m_axi_rlast;
wire         xdma_0_m_axi_rready;
wire [  1:0] xdma_0_m_axi_rresp;
wire         xdma_0_m_axi_rvalid;
wire [ 63:0] xdma_0_m_axi_wdata;
wire         xdma_0_m_axi_wlast;
wire         xdma_0_m_axi_wready;
wire [  7:0] xdma_0_m_axi_wstrb;
wire         xdma_0_m_axi_wvalid;
wire [ 63:0] xdma_0_m_axib_araddr;
wire [  1:0] xdma_0_m_axib_arburst;
wire [  3:0] xdma_0_m_axib_arcache;
wire [  3:0] xdma_0_m_axib_arid;
wire [  7:0] xdma_0_m_axib_arlen;
wire         xdma_0_m_axib_arlock;
wire [  2:0] xdma_0_m_axib_arprot;
wire         xdma_0_m_axib_arready;
wire [  2:0] xdma_0_m_axib_arsize;
wire         xdma_0_m_axib_arvalid;
wire [ 63:0] xdma_0_m_axib_awaddr;
wire [  1:0] xdma_0_m_axib_awburst;
wire [  3:0] xdma_0_m_axib_awcache;
wire [  3:0] xdma_0_m_axib_awid;
wire [  7:0] xdma_0_m_axib_awlen;
wire         xdma_0_m_axib_awlock;
wire [  2:0] xdma_0_m_axib_awprot;
wire         xdma_0_m_axib_awready;
wire [  2:0] xdma_0_m_axib_awsize;
wire         xdma_0_m_axib_awvalid;
wire [  3:0] xdma_0_m_axib_bid;
wire         xdma_0_m_axib_bready;
wire [  1:0] xdma_0_m_axib_bresp;
wire         xdma_0_m_axib_bvalid;
wire [ 63:0] xdma_0_m_axib_rdata;
wire [  3:0] xdma_0_m_axib_rid;
wire         xdma_0_m_axib_rlast;
wire         xdma_0_m_axib_rready;
wire [  1:0] xdma_0_m_axib_rresp;
wire         xdma_0_m_axib_rvalid;
wire [ 63:0] xdma_0_m_axib_wdata;
wire         xdma_0_m_axib_wlast;
wire         xdma_0_m_axib_wready;
wire [  7:0] xdma_0_m_axib_wstrb;
wire         xdma_0_m_axib_wvalid;
wire         xdma_0_msix_enable;
wire [  0:0] xdma_0_pci_exp_rxn;
wire [  0:0] xdma_0_pci_exp_rxp;
wire [  0:0] xdma_0_pci_exp_txn;
wire [  0:0] xdma_0_pci_exp_txp;
wire         xdma_0_sys_clk;
wire         xdma_0_sys_clk_gt;
wire         xdma_0_sys_rst_n;
wire         xdma_0_user_lnk_up;
wire [  0:0] xdma_0_usr_irq_ack;
wire [  0:0] xdma_0_usr_irq_req;


__rs_design_1_aux_split_aux_0 __rs_design_1_aux_split_aux_0__inst (
    .apb_sys_reset_peripheral_aresetn_1 (apb_sys_reset_peripheral_aresetn_1),
    .axi_register_slice_28_aresetn      (axi_register_slice_28_aresetn),
    .axi_register_slice_29_aresetn      (axi_register_slice_29_aresetn),
    .axi_register_slice_30_aresetn      (axi_register_slice_30_aresetn),
    .axi_register_slice_31_aresetn      (axi_register_slice_31_aresetn),
    .hbm_0_APB_0_PRESET_N               (hbm_0_APB_0_PRESET_N),
    .hbm_0_AXI_12_ACLK                  (hbm_0_AXI_12_ACLK),
    .hbm_0_AXI_12_ARESET_N              (hbm_0_AXI_12_ARESET_N),
    .hbm_0_AXI_12_RDATA_PARITY          (hbm_0_AXI_12_RDATA_PARITY),
    .hbm_0_AXI_12_WDATA_PARITY          (hbm_0_AXI_12_WDATA_PARITY),
    .hbm_0_AXI_13_ACLK                  (hbm_0_AXI_13_ACLK),
    .hbm_0_AXI_13_ARESET_N              (hbm_0_AXI_13_ARESET_N),
    .hbm_0_AXI_13_RDATA_PARITY          (hbm_0_AXI_13_RDATA_PARITY),
    .hbm_0_AXI_13_WDATA_PARITY          (hbm_0_AXI_13_WDATA_PARITY),
    .hbm_0_AXI_14_ACLK                  (hbm_0_AXI_14_ACLK),
    .hbm_0_AXI_14_ARESET_N              (hbm_0_AXI_14_ARESET_N),
    .hbm_0_AXI_14_RDATA_PARITY          (hbm_0_AXI_14_RDATA_PARITY),
    .hbm_0_AXI_14_WDATA_PARITY          (hbm_0_AXI_14_WDATA_PARITY),
    .hbm_0_AXI_15_ARESET_N              (hbm_0_AXI_15_ARESET_N),
    .hbm_0_AXI_15_RDATA_PARITY          (hbm_0_AXI_15_RDATA_PARITY),
    .hbm_0_AXI_15_WDATA_PARITY          (hbm_0_AXI_15_WDATA_PARITY),
    .hbm_0_DRAM_0_STAT_CATTRIP          (hbm_0_DRAM_0_STAT_CATTRIP),
    .hbm_0_DRAM_0_STAT_TEMP             (hbm_0_DRAM_0_STAT_TEMP),
    .hbm_0_HBM_REF_CLK_0                (hbm_0_HBM_REF_CLK_0),
    .hbm_0_apb_complete_0               (hbm_0_apb_complete_0),
    .hbm_axi_clk_clk_out1_1             (hbm_axi_clk_clk_out1_1),
    .hbm_sys_reset_peripheral_aresetn_1 (hbm_sys_reset_peripheral_aresetn_1),
    .util_ds_buf_0_IBUF_OUT_1           (util_ds_buf_0_IBUF_OUT_1)
);

__rs_design_1_aux_split_aux_1 __rs_design_1_aux_split_aux_1__inst (
    .apb_sys_reset_ext_reset_in            (apb_sys_reset_ext_reset_in),
    .gnd_driver_0_rst_n                    (gnd_driver_0_rst_n),
    .hbm_axi_clk_resetn                    (hbm_axi_clk_resetn),
    .hbm_sys_reset_ext_reset_in            (hbm_sys_reset_ext_reset_in),
    .kernel3_0_ap_rst_n                    (kernel3_0_ap_rst_n),
    .kernel3_0_s_axi_control_ARADDR        (kernel3_0_s_axi_control_ARADDR),
    .kernel3_0_s_axi_control_ARREADY       (kernel3_0_s_axi_control_ARREADY),
    .kernel3_0_s_axi_control_ARVALID       (kernel3_0_s_axi_control_ARVALID),
    .kernel3_0_s_axi_control_AWADDR        (kernel3_0_s_axi_control_AWADDR),
    .kernel3_0_s_axi_control_AWREADY       (kernel3_0_s_axi_control_AWREADY),
    .kernel3_0_s_axi_control_AWVALID       (kernel3_0_s_axi_control_AWVALID),
    .kernel3_0_s_axi_control_BREADY        (kernel3_0_s_axi_control_BREADY),
    .kernel3_0_s_axi_control_BRESP         (kernel3_0_s_axi_control_BRESP),
    .kernel3_0_s_axi_control_BVALID        (kernel3_0_s_axi_control_BVALID),
    .kernel3_0_s_axi_control_RDATA         (kernel3_0_s_axi_control_RDATA),
    .kernel3_0_s_axi_control_RREADY        (kernel3_0_s_axi_control_RREADY),
    .kernel3_0_s_axi_control_RRESP         (kernel3_0_s_axi_control_RRESP),
    .kernel3_0_s_axi_control_RVALID        (kernel3_0_s_axi_control_RVALID),
    .kernel3_0_s_axi_control_WDATA         (kernel3_0_s_axi_control_WDATA),
    .kernel3_0_s_axi_control_WREADY        (kernel3_0_s_axi_control_WREADY),
    .kernel3_0_s_axi_control_WSTRB         (kernel3_0_s_axi_control_WSTRB),
    .kernel3_0_s_axi_control_WVALID        (kernel3_0_s_axi_control_WVALID),
    .kernel_clk_clk_out1_1                 (kernel_clk_clk_out1_1),
    .kernel_clk_resetn                     (kernel_clk_resetn),
    .kernel_sys_reset_ext_reset_in         (kernel_sys_reset_ext_reset_in),
    .kernel_sys_reset_peripheral_aresetn_1 (kernel_sys_reset_peripheral_aresetn_1),
    .smartconnect_28_aresetn               (smartconnect_28_aresetn),
    .smartconnect_29_aresetn               (smartconnect_29_aresetn),
    .smartconnect_30_aresetn               (smartconnect_30_aresetn),
    .smartconnect_31_aresetn               (smartconnect_31_aresetn),
    .xdma_0_axi_aclk_1                     (xdma_0_axi_aclk_1),
    .xdma_0_axi_aresetn_1                  (xdma_0_axi_aresetn_1),
    .xdma_0_axi_periph_ACLK                (xdma_0_axi_periph_ACLK),
    .xdma_0_axi_periph_ARESETN             (xdma_0_axi_periph_ARESETN),
    .xdma_0_axi_periph_M00_ACLK            (xdma_0_axi_periph_M00_ACLK),
    .xdma_0_axi_periph_M00_ARESETN         (xdma_0_axi_periph_M00_ARESETN),
    .xdma_0_axi_periph_M00_AXI_araddr      (xdma_0_axi_periph_M00_AXI_araddr),
    .xdma_0_axi_periph_M00_AXI_arready     (xdma_0_axi_periph_M00_AXI_arready),
    .xdma_0_axi_periph_M00_AXI_arvalid     (xdma_0_axi_periph_M00_AXI_arvalid),
    .xdma_0_axi_periph_M00_AXI_awaddr      (xdma_0_axi_periph_M00_AXI_awaddr),
    .xdma_0_axi_periph_M00_AXI_awready     (xdma_0_axi_periph_M00_AXI_awready),
    .xdma_0_axi_periph_M00_AXI_awvalid     (xdma_0_axi_periph_M00_AXI_awvalid),
    .xdma_0_axi_periph_M00_AXI_bready      (xdma_0_axi_periph_M00_AXI_bready),
    .xdma_0_axi_periph_M00_AXI_bresp       (xdma_0_axi_periph_M00_AXI_bresp),
    .xdma_0_axi_periph_M00_AXI_bvalid      (xdma_0_axi_periph_M00_AXI_bvalid),
    .xdma_0_axi_periph_M00_AXI_rdata       (xdma_0_axi_periph_M00_AXI_rdata),
    .xdma_0_axi_periph_M00_AXI_rready      (xdma_0_axi_periph_M00_AXI_rready),
    .xdma_0_axi_periph_M00_AXI_rresp       (xdma_0_axi_periph_M00_AXI_rresp),
    .xdma_0_axi_periph_M00_AXI_rvalid      (xdma_0_axi_periph_M00_AXI_rvalid),
    .xdma_0_axi_periph_M00_AXI_wdata       (xdma_0_axi_periph_M00_AXI_wdata),
    .xdma_0_axi_periph_M00_AXI_wready      (xdma_0_axi_periph_M00_AXI_wready),
    .xdma_0_axi_periph_M00_AXI_wstrb       (xdma_0_axi_periph_M00_AXI_wstrb),
    .xdma_0_axi_periph_M00_AXI_wvalid      (xdma_0_axi_periph_M00_AXI_wvalid),
    .xdma_0_axi_periph_S00_ACLK            (xdma_0_axi_periph_S00_ACLK),
    .xdma_0_axi_periph_S00_ARESETN         (xdma_0_axi_periph_S00_ARESETN),
    .xdma_0_axi_periph_S00_AXI_araddr      (xdma_0_axi_periph_S00_AXI_araddr),
    .xdma_0_axi_periph_S00_AXI_arburst     (xdma_0_axi_periph_S00_AXI_arburst),
    .xdma_0_axi_periph_S00_AXI_arcache     (xdma_0_axi_periph_S00_AXI_arcache),
    .xdma_0_axi_periph_S00_AXI_arid        (xdma_0_axi_periph_S00_AXI_arid),
    .xdma_0_axi_periph_S00_AXI_arlen       (xdma_0_axi_periph_S00_AXI_arlen),
    .xdma_0_axi_periph_S00_AXI_arlock      (xdma_0_axi_periph_S00_AXI_arlock),
    .xdma_0_axi_periph_S00_AXI_arprot      (xdma_0_axi_periph_S00_AXI_arprot),
    .xdma_0_axi_periph_S00_AXI_arready     (xdma_0_axi_periph_S00_AXI_arready),
    .xdma_0_axi_periph_S00_AXI_arsize      (xdma_0_axi_periph_S00_AXI_arsize),
    .xdma_0_axi_periph_S00_AXI_arvalid     (xdma_0_axi_periph_S00_AXI_arvalid),
    .xdma_0_axi_periph_S00_AXI_awaddr      (xdma_0_axi_periph_S00_AXI_awaddr),
    .xdma_0_axi_periph_S00_AXI_awburst     (xdma_0_axi_periph_S00_AXI_awburst),
    .xdma_0_axi_periph_S00_AXI_awcache     (xdma_0_axi_periph_S00_AXI_awcache),
    .xdma_0_axi_periph_S00_AXI_awid        (xdma_0_axi_periph_S00_AXI_awid),
    .xdma_0_axi_periph_S00_AXI_awlen       (xdma_0_axi_periph_S00_AXI_awlen),
    .xdma_0_axi_periph_S00_AXI_awlock      (xdma_0_axi_periph_S00_AXI_awlock),
    .xdma_0_axi_periph_S00_AXI_awprot      (xdma_0_axi_periph_S00_AXI_awprot),
    .xdma_0_axi_periph_S00_AXI_awready     (xdma_0_axi_periph_S00_AXI_awready),
    .xdma_0_axi_periph_S00_AXI_awsize      (xdma_0_axi_periph_S00_AXI_awsize),
    .xdma_0_axi_periph_S00_AXI_awvalid     (xdma_0_axi_periph_S00_AXI_awvalid),
    .xdma_0_axi_periph_S00_AXI_bid         (xdma_0_axi_periph_S00_AXI_bid),
    .xdma_0_axi_periph_S00_AXI_bready      (xdma_0_axi_periph_S00_AXI_bready),
    .xdma_0_axi_periph_S00_AXI_bresp       (xdma_0_axi_periph_S00_AXI_bresp),
    .xdma_0_axi_periph_S00_AXI_bvalid      (xdma_0_axi_periph_S00_AXI_bvalid),
    .xdma_0_axi_periph_S00_AXI_rdata       (xdma_0_axi_periph_S00_AXI_rdata),
    .xdma_0_axi_periph_S00_AXI_rid         (xdma_0_axi_periph_S00_AXI_rid),
    .xdma_0_axi_periph_S00_AXI_rlast       (xdma_0_axi_periph_S00_AXI_rlast),
    .xdma_0_axi_periph_S00_AXI_rready      (xdma_0_axi_periph_S00_AXI_rready),
    .xdma_0_axi_periph_S00_AXI_rresp       (xdma_0_axi_periph_S00_AXI_rresp),
    .xdma_0_axi_periph_S00_AXI_rvalid      (xdma_0_axi_periph_S00_AXI_rvalid),
    .xdma_0_axi_periph_S00_AXI_wdata       (xdma_0_axi_periph_S00_AXI_wdata),
    .xdma_0_axi_periph_S00_AXI_wlast       (xdma_0_axi_periph_S00_AXI_wlast),
    .xdma_0_axi_periph_S00_AXI_wready      (xdma_0_axi_periph_S00_AXI_wready),
    .xdma_0_axi_periph_S00_AXI_wstrb       (xdma_0_axi_periph_S00_AXI_wstrb),
    .xdma_0_axi_periph_S00_AXI_wvalid      (xdma_0_axi_periph_S00_AXI_wvalid),
    .xdma_0_m_axib_araddr                  (xdma_0_m_axib_araddr),
    .xdma_0_m_axib_arburst                 (xdma_0_m_axib_arburst),
    .xdma_0_m_axib_arcache                 (xdma_0_m_axib_arcache),
    .xdma_0_m_axib_arid                    (xdma_0_m_axib_arid),
    .xdma_0_m_axib_arlen                   (xdma_0_m_axib_arlen),
    .xdma_0_m_axib_arlock                  (xdma_0_m_axib_arlock),
    .xdma_0_m_axib_arprot                  (xdma_0_m_axib_arprot),
    .xdma_0_m_axib_arready                 (xdma_0_m_axib_arready),
    .xdma_0_m_axib_arsize                  (xdma_0_m_axib_arsize),
    .xdma_0_m_axib_arvalid                 (xdma_0_m_axib_arvalid),
    .xdma_0_m_axib_awaddr                  (xdma_0_m_axib_awaddr),
    .xdma_0_m_axib_awburst                 (xdma_0_m_axib_awburst),
    .xdma_0_m_axib_awcache                 (xdma_0_m_axib_awcache),
    .xdma_0_m_axib_awid                    (xdma_0_m_axib_awid),
    .xdma_0_m_axib_awlen                   (xdma_0_m_axib_awlen),
    .xdma_0_m_axib_awlock                  (xdma_0_m_axib_awlock),
    .xdma_0_m_axib_awprot                  (xdma_0_m_axib_awprot),
    .xdma_0_m_axib_awready                 (xdma_0_m_axib_awready),
    .xdma_0_m_axib_awsize                  (xdma_0_m_axib_awsize),
    .xdma_0_m_axib_awvalid                 (xdma_0_m_axib_awvalid),
    .xdma_0_m_axib_bid                     (xdma_0_m_axib_bid),
    .xdma_0_m_axib_bready                  (xdma_0_m_axib_bready),
    .xdma_0_m_axib_bresp                   (xdma_0_m_axib_bresp),
    .xdma_0_m_axib_bvalid                  (xdma_0_m_axib_bvalid),
    .xdma_0_m_axib_rdata                   (xdma_0_m_axib_rdata),
    .xdma_0_m_axib_rid                     (xdma_0_m_axib_rid),
    .xdma_0_m_axib_rlast                   (xdma_0_m_axib_rlast),
    .xdma_0_m_axib_rready                  (xdma_0_m_axib_rready),
    .xdma_0_m_axib_rresp                   (xdma_0_m_axib_rresp),
    .xdma_0_m_axib_rvalid                  (xdma_0_m_axib_rvalid),
    .xdma_0_m_axib_wdata                   (xdma_0_m_axib_wdata),
    .xdma_0_m_axib_wlast                   (xdma_0_m_axib_wlast),
    .xdma_0_m_axib_wready                  (xdma_0_m_axib_wready),
    .xdma_0_m_axib_wstrb                   (xdma_0_m_axib_wstrb),
    .xdma_0_m_axib_wvalid                  (xdma_0_m_axib_wvalid)
);

design_1_apb_sys_reset_0 apb_sys_reset (
    .aux_reset_in       (1'b1),
    .dcm_locked         ( 1'b1),
    .ext_reset_in       (apb_sys_reset_ext_reset_in),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (apb_sys_reset_peripheral_aresetn_1),
    .slowest_sync_clk   (util_ds_buf_0_IBUF_OUT_1)
);

design_1_axi_register_slice_28_0 axi_register_slice_28 (
    .aclk          (hbm_axi_clk_clk_out1_1),
    .aresetn       (axi_register_slice_28_aresetn),
    .m_axi_araddr  (axi_register_slice_28_m_axi_araddr),
    .m_axi_arburst (axi_register_slice_28_m_axi_arburst),
    .m_axi_arlen   (axi_register_slice_28_m_axi_arlen),
    .m_axi_arready (hbm_0_AXI_12_ARREADY),
    .m_axi_arsize  (axi_register_slice_28_m_axi_arsize),
    .m_axi_arvalid (axi_register_slice_28_m_axi_arvalid),
    .m_axi_awaddr  (axi_register_slice_28_m_axi_awaddr),
    .m_axi_awburst (axi_register_slice_28_m_axi_awburst),
    .m_axi_awlen   (axi_register_slice_28_m_axi_awlen),
    .m_axi_awready (hbm_0_AXI_12_AWREADY),
    .m_axi_awsize  (axi_register_slice_28_m_axi_awsize),
    .m_axi_awvalid (axi_register_slice_28_m_axi_awvalid),
    .m_axi_bready  (axi_register_slice_28_m_axi_bready),
    .m_axi_bresp   (hbm_0_AXI_12_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (hbm_0_AXI_12_BVALID),
    .m_axi_rdata   (hbm_0_AXI_12_RDATA),
    .m_axi_rlast   (hbm_0_AXI_12_RLAST),
    .m_axi_rready  (axi_register_slice_28_m_axi_rready),
    .m_axi_rresp   (hbm_0_AXI_12_RRESP),
    .m_axi_rvalid  (hbm_0_AXI_12_RVALID),
    .m_axi_wdata   (axi_register_slice_28_m_axi_wdata),
    .m_axi_wlast   (axi_register_slice_28_m_axi_wlast),
    .m_axi_wready  (hbm_0_AXI_12_WREADY),
    .m_axi_wstrb   (axi_register_slice_28_m_axi_wstrb),
    .m_axi_wvalid  (axi_register_slice_28_m_axi_wvalid),
    .s_axi_araddr  (smartconnect_28_M00_AXI_araddr),
    .s_axi_arburst (smartconnect_28_M00_AXI_arburst),
    .s_axi_arcache (smartconnect_28_M00_AXI_arcache),
    .s_axi_arlen   (smartconnect_28_M00_AXI_arlen),
    .s_axi_arlock  (smartconnect_28_M00_AXI_arlock),
    .s_axi_arprot  (smartconnect_28_M00_AXI_arprot),
    .s_axi_arqos   (smartconnect_28_M00_AXI_arqos),
    .s_axi_arready (axi_register_slice_28_s_axi_arready),
    .s_axi_arsize  (smartconnect_28_M00_AXI_arsize),
    .s_axi_aruser  (smartconnect_28_M00_AXI_aruser),
    .s_axi_arvalid (smartconnect_28_M00_AXI_arvalid),
    .s_axi_awaddr  (smartconnect_28_M00_AXI_awaddr),
    .s_axi_awburst (smartconnect_28_M00_AXI_awburst),
    .s_axi_awcache (smartconnect_28_M00_AXI_awcache),
    .s_axi_awlen   (smartconnect_28_M00_AXI_awlen),
    .s_axi_awlock  (smartconnect_28_M00_AXI_awlock),
    .s_axi_awprot  (smartconnect_28_M00_AXI_awprot),
    .s_axi_awqos   (smartconnect_28_M00_AXI_awqos),
    .s_axi_awready (axi_register_slice_28_s_axi_awready),
    .s_axi_awsize  (smartconnect_28_M00_AXI_awsize),
    .s_axi_awuser  (smartconnect_28_M00_AXI_awuser),
    .s_axi_awvalid (smartconnect_28_M00_AXI_awvalid),
    .s_axi_bready  (smartconnect_28_M00_AXI_bready),
    .s_axi_bresp   (axi_register_slice_28_s_axi_bresp),
    .s_axi_buser   (axi_register_slice_28_s_axi_buser),
    .s_axi_bvalid  (axi_register_slice_28_s_axi_bvalid),
    .s_axi_rdata   (axi_register_slice_28_s_axi_rdata),
    .s_axi_rlast   (axi_register_slice_28_s_axi_rlast),
    .s_axi_rready  (smartconnect_28_M00_AXI_rready),
    .s_axi_rresp   (axi_register_slice_28_s_axi_rresp),
    .s_axi_rvalid  (axi_register_slice_28_s_axi_rvalid),
    .s_axi_wdata   (smartconnect_28_M00_AXI_wdata),
    .s_axi_wlast   (smartconnect_28_M00_AXI_wlast),
    .s_axi_wready  (axi_register_slice_28_s_axi_wready),
    .s_axi_wstrb   (smartconnect_28_M00_AXI_wstrb),
    .s_axi_wvalid  (smartconnect_28_M00_AXI_wvalid)
);

design_1_axi_register_slice_29_0 axi_register_slice_29 (
    .aclk          (hbm_axi_clk_clk_out1_1),
    .aresetn       (axi_register_slice_29_aresetn),
    .m_axi_araddr  (axi_register_slice_29_m_axi_araddr),
    .m_axi_arburst (axi_register_slice_29_m_axi_arburst),
    .m_axi_arlen   (axi_register_slice_29_m_axi_arlen),
    .m_axi_arready (hbm_0_AXI_13_ARREADY),
    .m_axi_arsize  (axi_register_slice_29_m_axi_arsize),
    .m_axi_arvalid (axi_register_slice_29_m_axi_arvalid),
    .m_axi_awaddr  (axi_register_slice_29_m_axi_awaddr),
    .m_axi_awburst (axi_register_slice_29_m_axi_awburst),
    .m_axi_awlen   (axi_register_slice_29_m_axi_awlen),
    .m_axi_awready (hbm_0_AXI_13_AWREADY),
    .m_axi_awsize  (axi_register_slice_29_m_axi_awsize),
    .m_axi_awvalid (axi_register_slice_29_m_axi_awvalid),
    .m_axi_bready  (axi_register_slice_29_m_axi_bready),
    .m_axi_bresp   (hbm_0_AXI_13_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (hbm_0_AXI_13_BVALID),
    .m_axi_rdata   (hbm_0_AXI_13_RDATA),
    .m_axi_rlast   (hbm_0_AXI_13_RLAST),
    .m_axi_rready  (axi_register_slice_29_m_axi_rready),
    .m_axi_rresp   (hbm_0_AXI_13_RRESP),
    .m_axi_rvalid  (hbm_0_AXI_13_RVALID),
    .m_axi_wdata   (axi_register_slice_29_m_axi_wdata),
    .m_axi_wlast   (axi_register_slice_29_m_axi_wlast),
    .m_axi_wready  (hbm_0_AXI_13_WREADY),
    .m_axi_wstrb   (axi_register_slice_29_m_axi_wstrb),
    .m_axi_wvalid  (axi_register_slice_29_m_axi_wvalid),
    .s_axi_araddr  (smartconnect_29_M00_AXI_araddr),
    .s_axi_arburst (smartconnect_29_M00_AXI_arburst),
    .s_axi_arcache (smartconnect_29_M00_AXI_arcache),
    .s_axi_arlen   (smartconnect_29_M00_AXI_arlen),
    .s_axi_arlock  (smartconnect_29_M00_AXI_arlock),
    .s_axi_arprot  (smartconnect_29_M00_AXI_arprot),
    .s_axi_arqos   (smartconnect_29_M00_AXI_arqos),
    .s_axi_arready (axi_register_slice_29_s_axi_arready),
    .s_axi_arsize  (smartconnect_29_M00_AXI_arsize),
    .s_axi_aruser  (smartconnect_29_M00_AXI_aruser),
    .s_axi_arvalid (smartconnect_29_M00_AXI_arvalid),
    .s_axi_awaddr  (smartconnect_29_M00_AXI_awaddr),
    .s_axi_awburst (smartconnect_29_M00_AXI_awburst),
    .s_axi_awcache (smartconnect_29_M00_AXI_awcache),
    .s_axi_awlen   (smartconnect_29_M00_AXI_awlen),
    .s_axi_awlock  (smartconnect_29_M00_AXI_awlock),
    .s_axi_awprot  (smartconnect_29_M00_AXI_awprot),
    .s_axi_awqos   (smartconnect_29_M00_AXI_awqos),
    .s_axi_awready (axi_register_slice_29_s_axi_awready),
    .s_axi_awsize  (smartconnect_29_M00_AXI_awsize),
    .s_axi_awuser  (smartconnect_29_M00_AXI_awuser),
    .s_axi_awvalid (smartconnect_29_M00_AXI_awvalid),
    .s_axi_bready  (smartconnect_29_M00_AXI_bready),
    .s_axi_bresp   (axi_register_slice_29_s_axi_bresp),
    .s_axi_buser   (axi_register_slice_29_s_axi_buser),
    .s_axi_bvalid  (axi_register_slice_29_s_axi_bvalid),
    .s_axi_rdata   (axi_register_slice_29_s_axi_rdata),
    .s_axi_rlast   (axi_register_slice_29_s_axi_rlast),
    .s_axi_rready  (smartconnect_29_M00_AXI_rready),
    .s_axi_rresp   (axi_register_slice_29_s_axi_rresp),
    .s_axi_rvalid  (axi_register_slice_29_s_axi_rvalid),
    .s_axi_wdata   (smartconnect_29_M00_AXI_wdata),
    .s_axi_wlast   (smartconnect_29_M00_AXI_wlast),
    .s_axi_wready  (axi_register_slice_29_s_axi_wready),
    .s_axi_wstrb   (smartconnect_29_M00_AXI_wstrb),
    .s_axi_wvalid  (smartconnect_29_M00_AXI_wvalid)
);

design_1_axi_register_slice_30_0 axi_register_slice_30 (
    .aclk          (hbm_axi_clk_clk_out1_1),
    .aresetn       (axi_register_slice_30_aresetn),
    .m_axi_araddr  (axi_register_slice_30_m_axi_araddr),
    .m_axi_arburst (axi_register_slice_30_m_axi_arburst),
    .m_axi_arlen   (axi_register_slice_30_m_axi_arlen),
    .m_axi_arready (hbm_0_AXI_14_ARREADY),
    .m_axi_arsize  (axi_register_slice_30_m_axi_arsize),
    .m_axi_arvalid (axi_register_slice_30_m_axi_arvalid),
    .m_axi_awaddr  (axi_register_slice_30_m_axi_awaddr),
    .m_axi_awburst (axi_register_slice_30_m_axi_awburst),
    .m_axi_awlen   (axi_register_slice_30_m_axi_awlen),
    .m_axi_awready (hbm_0_AXI_14_AWREADY),
    .m_axi_awsize  (axi_register_slice_30_m_axi_awsize),
    .m_axi_awvalid (axi_register_slice_30_m_axi_awvalid),
    .m_axi_bready  (axi_register_slice_30_m_axi_bready),
    .m_axi_bresp   (hbm_0_AXI_14_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (hbm_0_AXI_14_BVALID),
    .m_axi_rdata   (hbm_0_AXI_14_RDATA),
    .m_axi_rlast   (hbm_0_AXI_14_RLAST),
    .m_axi_rready  (axi_register_slice_30_m_axi_rready),
    .m_axi_rresp   (hbm_0_AXI_14_RRESP),
    .m_axi_rvalid  (hbm_0_AXI_14_RVALID),
    .m_axi_wdata   (axi_register_slice_30_m_axi_wdata),
    .m_axi_wlast   (axi_register_slice_30_m_axi_wlast),
    .m_axi_wready  (hbm_0_AXI_14_WREADY),
    .m_axi_wstrb   (axi_register_slice_30_m_axi_wstrb),
    .m_axi_wvalid  (axi_register_slice_30_m_axi_wvalid),
    .s_axi_araddr  (smartconnect_30_M00_AXI_araddr),
    .s_axi_arburst (smartconnect_30_M00_AXI_arburst),
    .s_axi_arcache (smartconnect_30_M00_AXI_arcache),
    .s_axi_arlen   (smartconnect_30_M00_AXI_arlen),
    .s_axi_arlock  (smartconnect_30_M00_AXI_arlock),
    .s_axi_arprot  (smartconnect_30_M00_AXI_arprot),
    .s_axi_arqos   (smartconnect_30_M00_AXI_arqos),
    .s_axi_arready (axi_register_slice_30_s_axi_arready),
    .s_axi_arsize  (smartconnect_30_M00_AXI_arsize),
    .s_axi_aruser  (smartconnect_30_M00_AXI_aruser),
    .s_axi_arvalid (smartconnect_30_M00_AXI_arvalid),
    .s_axi_awaddr  (smartconnect_30_M00_AXI_awaddr),
    .s_axi_awburst (smartconnect_30_M00_AXI_awburst),
    .s_axi_awcache (smartconnect_30_M00_AXI_awcache),
    .s_axi_awlen   (smartconnect_30_M00_AXI_awlen),
    .s_axi_awlock  (smartconnect_30_M00_AXI_awlock),
    .s_axi_awprot  (smartconnect_30_M00_AXI_awprot),
    .s_axi_awqos   (smartconnect_30_M00_AXI_awqos),
    .s_axi_awready (axi_register_slice_30_s_axi_awready),
    .s_axi_awsize  (smartconnect_30_M00_AXI_awsize),
    .s_axi_awuser  (smartconnect_30_M00_AXI_awuser),
    .s_axi_awvalid (smartconnect_30_M00_AXI_awvalid),
    .s_axi_bready  (smartconnect_30_M00_AXI_bready),
    .s_axi_bresp   (axi_register_slice_30_s_axi_bresp),
    .s_axi_buser   (axi_register_slice_30_s_axi_buser),
    .s_axi_bvalid  (axi_register_slice_30_s_axi_bvalid),
    .s_axi_rdata   (axi_register_slice_30_s_axi_rdata),
    .s_axi_rlast   (axi_register_slice_30_s_axi_rlast),
    .s_axi_rready  (smartconnect_30_M00_AXI_rready),
    .s_axi_rresp   (axi_register_slice_30_s_axi_rresp),
    .s_axi_rvalid  (axi_register_slice_30_s_axi_rvalid),
    .s_axi_wdata   (smartconnect_30_M00_AXI_wdata),
    .s_axi_wlast   (smartconnect_30_M00_AXI_wlast),
    .s_axi_wready  (axi_register_slice_30_s_axi_wready),
    .s_axi_wstrb   (smartconnect_30_M00_AXI_wstrb),
    .s_axi_wvalid  (smartconnect_30_M00_AXI_wvalid)
);

design_1_axi_register_slice_31_0 axi_register_slice_31 (
    .aclk          (hbm_axi_clk_clk_out1_1),
    .aresetn       (axi_register_slice_31_aresetn),
    .m_axi_araddr  (axi_register_slice_31_m_axi_araddr),
    .m_axi_arburst (axi_register_slice_31_m_axi_arburst),
    .m_axi_arlen   (axi_register_slice_31_m_axi_arlen),
    .m_axi_arready (hbm_0_AXI_15_ARREADY),
    .m_axi_arsize  (axi_register_slice_31_m_axi_arsize),
    .m_axi_arvalid (axi_register_slice_31_m_axi_arvalid),
    .m_axi_awaddr  (axi_register_slice_31_m_axi_awaddr),
    .m_axi_awburst (axi_register_slice_31_m_axi_awburst),
    .m_axi_awlen   (axi_register_slice_31_m_axi_awlen),
    .m_axi_awready (hbm_0_AXI_15_AWREADY),
    .m_axi_awsize  (axi_register_slice_31_m_axi_awsize),
    .m_axi_awvalid (axi_register_slice_31_m_axi_awvalid),
    .m_axi_bready  (axi_register_slice_31_m_axi_bready),
    .m_axi_bresp   (hbm_0_AXI_15_BRESP),
    .m_axi_bvalid  (hbm_0_AXI_15_BVALID),
    .m_axi_rdata   (hbm_0_AXI_15_RDATA),
    .m_axi_rlast   (hbm_0_AXI_15_RLAST),
    .m_axi_rready  (axi_register_slice_31_m_axi_rready),
    .m_axi_rresp   (hbm_0_AXI_15_RRESP),
    .m_axi_rvalid  (hbm_0_AXI_15_RVALID),
    .m_axi_wdata   (axi_register_slice_31_m_axi_wdata),
    .m_axi_wlast   (axi_register_slice_31_m_axi_wlast),
    .m_axi_wready  (hbm_0_AXI_15_WREADY),
    .m_axi_wstrb   (axi_register_slice_31_m_axi_wstrb),
    .m_axi_wvalid  (axi_register_slice_31_m_axi_wvalid),
    .s_axi_araddr  (smartconnect_31_M00_AXI_araddr),
    .s_axi_arburst (smartconnect_31_M00_AXI_arburst),
    .s_axi_arcache (smartconnect_31_M00_AXI_arcache),
    .s_axi_arlen   (smartconnect_31_M00_AXI_arlen),
    .s_axi_arlock  (smartconnect_31_M00_AXI_arlock),
    .s_axi_arprot  (smartconnect_31_M00_AXI_arprot),
    .s_axi_arqos   (smartconnect_31_M00_AXI_arqos),
    .s_axi_arready (axi_register_slice_31_s_axi_arready),
    .s_axi_arsize  (smartconnect_31_M00_AXI_arsize),
    .s_axi_arvalid (smartconnect_31_M00_AXI_arvalid),
    .s_axi_awaddr  (smartconnect_31_M00_AXI_awaddr),
    .s_axi_awburst (smartconnect_31_M00_AXI_awburst),
    .s_axi_awcache (smartconnect_31_M00_AXI_awcache),
    .s_axi_awlen   (smartconnect_31_M00_AXI_awlen),
    .s_axi_awlock  (smartconnect_31_M00_AXI_awlock),
    .s_axi_awprot  (smartconnect_31_M00_AXI_awprot),
    .s_axi_awqos   (smartconnect_31_M00_AXI_awqos),
    .s_axi_awready (axi_register_slice_31_s_axi_awready),
    .s_axi_awsize  (smartconnect_31_M00_AXI_awsize),
    .s_axi_awvalid (smartconnect_31_M00_AXI_awvalid),
    .s_axi_bready  (smartconnect_31_M00_AXI_bready),
    .s_axi_bresp   (axi_register_slice_31_s_axi_bresp),
    .s_axi_bvalid  (axi_register_slice_31_s_axi_bvalid),
    .s_axi_rdata   (axi_register_slice_31_s_axi_rdata),
    .s_axi_rlast   (axi_register_slice_31_s_axi_rlast),
    .s_axi_rready  (smartconnect_31_M00_AXI_rready),
    .s_axi_rresp   (axi_register_slice_31_s_axi_rresp),
    .s_axi_rvalid  (axi_register_slice_31_s_axi_rvalid),
    .s_axi_wdata   (smartconnect_31_M00_AXI_wdata),
    .s_axi_wlast   (smartconnect_31_M00_AXI_wlast),
    .s_axi_wready  (axi_register_slice_31_s_axi_wready),
    .s_axi_wstrb   (smartconnect_31_M00_AXI_wstrb),
    .s_axi_wvalid  (smartconnect_31_M00_AXI_wvalid)
);

design_1_gnd_driver_0_0 gnd_driver_0 (
    .clk   (xdma_0_axi_aclk_1),
    .dout  (HBM_CATTRIP),
    .rst_n (gnd_driver_0_rst_n)
);

design_1_hbm_0_0 hbm_0 (
    .APB_0_PCLK          (util_ds_buf_0_IBUF_OUT_1),
    .APB_0_PRESET_N      (hbm_0_APB_0_PRESET_N),
    .AXI_12_ACLK         (hbm_0_AXI_12_ACLK),
    .AXI_12_ARADDR       (axi_register_slice_28_m_axi_araddr),
    .AXI_12_ARBURST      (axi_register_slice_28_m_axi_arburst),
    .AXI_12_ARESET_N     (hbm_0_AXI_12_ARESET_N),
    .AXI_12_ARID         ( 0),
    .AXI_12_ARLEN        (axi_register_slice_28_m_axi_arlen),
    .AXI_12_ARREADY      (hbm_0_AXI_12_ARREADY),
    .AXI_12_ARSIZE       (axi_register_slice_28_m_axi_arsize),
    .AXI_12_ARVALID      (axi_register_slice_28_m_axi_arvalid),
    .AXI_12_AWADDR       (axi_register_slice_28_m_axi_awaddr),
    .AXI_12_AWBURST      (axi_register_slice_28_m_axi_awburst),
    .AXI_12_AWID         ( 0),
    .AXI_12_AWLEN        (axi_register_slice_28_m_axi_awlen),
    .AXI_12_AWREADY      (hbm_0_AXI_12_AWREADY),
    .AXI_12_AWSIZE       (axi_register_slice_28_m_axi_awsize),
    .AXI_12_AWVALID      (axi_register_slice_28_m_axi_awvalid),
    .AXI_12_BREADY       (axi_register_slice_28_m_axi_bready),
    .AXI_12_BRESP        (hbm_0_AXI_12_BRESP),
    .AXI_12_BVALID       (hbm_0_AXI_12_BVALID),
    .AXI_12_RDATA        (hbm_0_AXI_12_RDATA),
    .AXI_12_RDATA_PARITY (hbm_0_AXI_12_RDATA_PARITY),
    .AXI_12_RLAST        (hbm_0_AXI_12_RLAST),
    .AXI_12_RREADY       (axi_register_slice_28_m_axi_rready),
    .AXI_12_RRESP        (hbm_0_AXI_12_RRESP),
    .AXI_12_RVALID       (hbm_0_AXI_12_RVALID),
    .AXI_12_WDATA        (axi_register_slice_28_m_axi_wdata),
    .AXI_12_WDATA_PARITY (hbm_0_AXI_12_WDATA_PARITY),
    .AXI_12_WLAST        (axi_register_slice_28_m_axi_wlast),
    .AXI_12_WREADY       (hbm_0_AXI_12_WREADY),
    .AXI_12_WSTRB        (axi_register_slice_28_m_axi_wstrb),
    .AXI_12_WVALID       (axi_register_slice_28_m_axi_wvalid),
    .AXI_13_ACLK         (hbm_0_AXI_13_ACLK),
    .AXI_13_ARADDR       (axi_register_slice_29_m_axi_araddr),
    .AXI_13_ARBURST      (axi_register_slice_29_m_axi_arburst),
    .AXI_13_ARESET_N     (hbm_0_AXI_13_ARESET_N),
    .AXI_13_ARID         ( 0),
    .AXI_13_ARLEN        (axi_register_slice_29_m_axi_arlen),
    .AXI_13_ARREADY      (hbm_0_AXI_13_ARREADY),
    .AXI_13_ARSIZE       (axi_register_slice_29_m_axi_arsize),
    .AXI_13_ARVALID      (axi_register_slice_29_m_axi_arvalid),
    .AXI_13_AWADDR       (axi_register_slice_29_m_axi_awaddr),
    .AXI_13_AWBURST      (axi_register_slice_29_m_axi_awburst),
    .AXI_13_AWID         ( 0),
    .AXI_13_AWLEN        (axi_register_slice_29_m_axi_awlen),
    .AXI_13_AWREADY      (hbm_0_AXI_13_AWREADY),
    .AXI_13_AWSIZE       (axi_register_slice_29_m_axi_awsize),
    .AXI_13_AWVALID      (axi_register_slice_29_m_axi_awvalid),
    .AXI_13_BREADY       (axi_register_slice_29_m_axi_bready),
    .AXI_13_BRESP        (hbm_0_AXI_13_BRESP),
    .AXI_13_BVALID       (hbm_0_AXI_13_BVALID),
    .AXI_13_RDATA        (hbm_0_AXI_13_RDATA),
    .AXI_13_RDATA_PARITY (hbm_0_AXI_13_RDATA_PARITY),
    .AXI_13_RLAST        (hbm_0_AXI_13_RLAST),
    .AXI_13_RREADY       (axi_register_slice_29_m_axi_rready),
    .AXI_13_RRESP        (hbm_0_AXI_13_RRESP),
    .AXI_13_RVALID       (hbm_0_AXI_13_RVALID),
    .AXI_13_WDATA        (axi_register_slice_29_m_axi_wdata),
    .AXI_13_WDATA_PARITY (hbm_0_AXI_13_WDATA_PARITY),
    .AXI_13_WLAST        (axi_register_slice_29_m_axi_wlast),
    .AXI_13_WREADY       (hbm_0_AXI_13_WREADY),
    .AXI_13_WSTRB        (axi_register_slice_29_m_axi_wstrb),
    .AXI_13_WVALID       (axi_register_slice_29_m_axi_wvalid),
    .AXI_14_ACLK         (hbm_0_AXI_14_ACLK),
    .AXI_14_ARADDR       (axi_register_slice_30_m_axi_araddr),
    .AXI_14_ARBURST      (axi_register_slice_30_m_axi_arburst),
    .AXI_14_ARESET_N     (hbm_0_AXI_14_ARESET_N),
    .AXI_14_ARID         ( 0),
    .AXI_14_ARLEN        (axi_register_slice_30_m_axi_arlen),
    .AXI_14_ARREADY      (hbm_0_AXI_14_ARREADY),
    .AXI_14_ARSIZE       (axi_register_slice_30_m_axi_arsize),
    .AXI_14_ARVALID      (axi_register_slice_30_m_axi_arvalid),
    .AXI_14_AWADDR       (axi_register_slice_30_m_axi_awaddr),
    .AXI_14_AWBURST      (axi_register_slice_30_m_axi_awburst),
    .AXI_14_AWID         ( 0),
    .AXI_14_AWLEN        (axi_register_slice_30_m_axi_awlen),
    .AXI_14_AWREADY      (hbm_0_AXI_14_AWREADY),
    .AXI_14_AWSIZE       (axi_register_slice_30_m_axi_awsize),
    .AXI_14_AWVALID      (axi_register_slice_30_m_axi_awvalid),
    .AXI_14_BREADY       (axi_register_slice_30_m_axi_bready),
    .AXI_14_BRESP        (hbm_0_AXI_14_BRESP),
    .AXI_14_BVALID       (hbm_0_AXI_14_BVALID),
    .AXI_14_RDATA        (hbm_0_AXI_14_RDATA),
    .AXI_14_RDATA_PARITY (hbm_0_AXI_14_RDATA_PARITY),
    .AXI_14_RLAST        (hbm_0_AXI_14_RLAST),
    .AXI_14_RREADY       (axi_register_slice_30_m_axi_rready),
    .AXI_14_RRESP        (hbm_0_AXI_14_RRESP),
    .AXI_14_RVALID       (hbm_0_AXI_14_RVALID),
    .AXI_14_WDATA        (axi_register_slice_30_m_axi_wdata),
    .AXI_14_WDATA_PARITY (hbm_0_AXI_14_WDATA_PARITY),
    .AXI_14_WLAST        (axi_register_slice_30_m_axi_wlast),
    .AXI_14_WREADY       (hbm_0_AXI_14_WREADY),
    .AXI_14_WSTRB        (axi_register_slice_30_m_axi_wstrb),
    .AXI_14_WVALID       (axi_register_slice_30_m_axi_wvalid),
    .AXI_15_ACLK         (hbm_axi_clk_clk_out1_1),
    .AXI_15_ARADDR       (axi_register_slice_31_m_axi_araddr),
    .AXI_15_ARBURST      (axi_register_slice_31_m_axi_arburst),
    .AXI_15_ARESET_N     (hbm_0_AXI_15_ARESET_N),
    .AXI_15_ARID         ( 0),
    .AXI_15_ARLEN        (axi_register_slice_31_m_axi_arlen),
    .AXI_15_ARREADY      (hbm_0_AXI_15_ARREADY),
    .AXI_15_ARSIZE       (axi_register_slice_31_m_axi_arsize),
    .AXI_15_ARVALID      (axi_register_slice_31_m_axi_arvalid),
    .AXI_15_AWADDR       (axi_register_slice_31_m_axi_awaddr),
    .AXI_15_AWBURST      (axi_register_slice_31_m_axi_awburst),
    .AXI_15_AWID         ( 0),
    .AXI_15_AWLEN        (axi_register_slice_31_m_axi_awlen),
    .AXI_15_AWREADY      (hbm_0_AXI_15_AWREADY),
    .AXI_15_AWSIZE       (axi_register_slice_31_m_axi_awsize),
    .AXI_15_AWVALID      (axi_register_slice_31_m_axi_awvalid),
    .AXI_15_BREADY       (axi_register_slice_31_m_axi_bready),
    .AXI_15_BRESP        (hbm_0_AXI_15_BRESP),
    .AXI_15_BVALID       (hbm_0_AXI_15_BVALID),
    .AXI_15_RDATA        (hbm_0_AXI_15_RDATA),
    .AXI_15_RDATA_PARITY (hbm_0_AXI_15_RDATA_PARITY),
    .AXI_15_RLAST        (hbm_0_AXI_15_RLAST),
    .AXI_15_RREADY       (axi_register_slice_31_m_axi_rready),
    .AXI_15_RRESP        (hbm_0_AXI_15_RRESP),
    .AXI_15_RVALID       (hbm_0_AXI_15_RVALID),
    .AXI_15_WDATA        (axi_register_slice_31_m_axi_wdata),
    .AXI_15_WDATA_PARITY (hbm_0_AXI_15_WDATA_PARITY),
    .AXI_15_WLAST        (axi_register_slice_31_m_axi_wlast),
    .AXI_15_WREADY       (hbm_0_AXI_15_WREADY),
    .AXI_15_WSTRB        (axi_register_slice_31_m_axi_wstrb),
    .AXI_15_WVALID       (axi_register_slice_31_m_axi_wvalid),
    .DRAM_0_STAT_CATTRIP (hbm_0_DRAM_0_STAT_CATTRIP),
    .DRAM_0_STAT_TEMP    (hbm_0_DRAM_0_STAT_TEMP),
    .HBM_REF_CLK_0       (hbm_0_HBM_REF_CLK_0),
    .apb_complete_0      (hbm_0_apb_complete_0)
);

design_1_hbm_axi_clk_0 hbm_axi_clk (
    .clk_in1  (xdma_0_axi_aclk_1),
    .clk_out1 (hbm_axi_clk_clk_out1_1),
    .locked   (hbm_axi_clk_locked_1),
    .resetn   (hbm_axi_clk_resetn)
);

design_1_hbm_sys_reset_0 hbm_sys_reset (
    .aux_reset_in       (1'b1),
    .dcm_locked         (hbm_axi_clk_locked_1),
    .ext_reset_in       (hbm_sys_reset_ext_reset_in),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (hbm_sys_reset_peripheral_aresetn_1),
    .slowest_sync_clk   (hbm_axi_clk_clk_out1_1)
);

design_1_kernel3_0_0 kernel3_0 (
    .ap_clk                (kernel_clk_clk_out1_1),
    .ap_rst_n              (kernel3_0_ap_rst_n),
    .m_axi_gmem_A_ARADDR   (kernel3_0_m_axi_gmem_A_ARADDR_1),
    .m_axi_gmem_A_ARBURST  (kernel3_0_m_axi_gmem_A_ARBURST_1),
    .m_axi_gmem_A_ARCACHE  (kernel3_0_m_axi_gmem_A_ARCACHE_1),
    .m_axi_gmem_A_ARID     (kernel3_0_m_axi_gmem_A_ARID_1),
    .m_axi_gmem_A_ARLEN    (kernel3_0_m_axi_gmem_A_ARLEN_1),
    .m_axi_gmem_A_ARLOCK   (kernel3_0_m_axi_gmem_A_ARLOCK_1),
    .m_axi_gmem_A_ARPROT   (kernel3_0_m_axi_gmem_A_ARPROT_1),
    .m_axi_gmem_A_ARQOS    (kernel3_0_m_axi_gmem_A_ARQOS_1),
    .m_axi_gmem_A_ARREADY  (smartconnect_28_S00_AXI_arready),
    .m_axi_gmem_A_ARSIZE   (kernel3_0_m_axi_gmem_A_ARSIZE_1),
    .m_axi_gmem_A_ARUSER   (kernel3_0_m_axi_gmem_A_ARUSER_1),
    .m_axi_gmem_A_ARVALID  (kernel3_0_m_axi_gmem_A_ARVALID_1),
    .m_axi_gmem_A_AWADDR   (kernel3_0_m_axi_gmem_A_AWADDR_1),
    .m_axi_gmem_A_AWBURST  (kernel3_0_m_axi_gmem_A_AWBURST_1),
    .m_axi_gmem_A_AWCACHE  (kernel3_0_m_axi_gmem_A_AWCACHE_1),
    .m_axi_gmem_A_AWID     (kernel3_0_m_axi_gmem_A_AWID_1),
    .m_axi_gmem_A_AWLEN    (kernel3_0_m_axi_gmem_A_AWLEN_1),
    .m_axi_gmem_A_AWLOCK   (kernel3_0_m_axi_gmem_A_AWLOCK_1),
    .m_axi_gmem_A_AWPROT   (kernel3_0_m_axi_gmem_A_AWPROT_1),
    .m_axi_gmem_A_AWQOS    (kernel3_0_m_axi_gmem_A_AWQOS_1),
    .m_axi_gmem_A_AWREADY  (smartconnect_28_S00_AXI_awready),
    .m_axi_gmem_A_AWSIZE   (kernel3_0_m_axi_gmem_A_AWSIZE_1),
    .m_axi_gmem_A_AWUSER   (kernel3_0_m_axi_gmem_A_AWUSER_1),
    .m_axi_gmem_A_AWVALID  (kernel3_0_m_axi_gmem_A_AWVALID_1),
    .m_axi_gmem_A_BID      (smartconnect_28_S00_AXI_bid),
    .m_axi_gmem_A_BREADY   (kernel3_0_m_axi_gmem_A_BREADY_1),
    .m_axi_gmem_A_BRESP    (smartconnect_28_S00_AXI_bresp),
    .m_axi_gmem_A_BUSER    (smartconnect_28_S00_AXI_buser),
    .m_axi_gmem_A_BVALID   (smartconnect_28_S00_AXI_bvalid),
    .m_axi_gmem_A_RDATA    (smartconnect_28_S00_AXI_rdata),
    .m_axi_gmem_A_RID      (smartconnect_28_S00_AXI_rid),
    .m_axi_gmem_A_RLAST    (smartconnect_28_S00_AXI_rlast),
    .m_axi_gmem_A_RREADY   (kernel3_0_m_axi_gmem_A_RREADY_1),
    .m_axi_gmem_A_RRESP    (smartconnect_28_S00_AXI_rresp),
    .m_axi_gmem_A_RUSER    ( 1'b0),
    .m_axi_gmem_A_RVALID   (smartconnect_28_S00_AXI_rvalid),
    .m_axi_gmem_A_WDATA    (kernel3_0_m_axi_gmem_A_WDATA_1),
    .m_axi_gmem_A_WLAST    (kernel3_0_m_axi_gmem_A_WLAST_1),
    .m_axi_gmem_A_WREADY   (smartconnect_28_S00_AXI_wready),
    .m_axi_gmem_A_WSTRB    (kernel3_0_m_axi_gmem_A_WSTRB_1),
    .m_axi_gmem_A_WVALID   (kernel3_0_m_axi_gmem_A_WVALID_1),
    .m_axi_gmem_B_ARADDR   (kernel3_0_m_axi_gmem_B_ARADDR_1),
    .m_axi_gmem_B_ARBURST  (kernel3_0_m_axi_gmem_B_ARBURST_1),
    .m_axi_gmem_B_ARCACHE  (kernel3_0_m_axi_gmem_B_ARCACHE_1),
    .m_axi_gmem_B_ARID     (kernel3_0_m_axi_gmem_B_ARID_1),
    .m_axi_gmem_B_ARLEN    (kernel3_0_m_axi_gmem_B_ARLEN_1),
    .m_axi_gmem_B_ARLOCK   (kernel3_0_m_axi_gmem_B_ARLOCK_1),
    .m_axi_gmem_B_ARPROT   (kernel3_0_m_axi_gmem_B_ARPROT_1),
    .m_axi_gmem_B_ARQOS    (kernel3_0_m_axi_gmem_B_ARQOS_1),
    .m_axi_gmem_B_ARREADY  (smartconnect_29_S00_AXI_arready),
    .m_axi_gmem_B_ARSIZE   (kernel3_0_m_axi_gmem_B_ARSIZE_1),
    .m_axi_gmem_B_ARUSER   (kernel3_0_m_axi_gmem_B_ARUSER_1),
    .m_axi_gmem_B_ARVALID  (kernel3_0_m_axi_gmem_B_ARVALID_1),
    .m_axi_gmem_B_AWADDR   (kernel3_0_m_axi_gmem_B_AWADDR_1),
    .m_axi_gmem_B_AWBURST  (kernel3_0_m_axi_gmem_B_AWBURST_1),
    .m_axi_gmem_B_AWCACHE  (kernel3_0_m_axi_gmem_B_AWCACHE_1),
    .m_axi_gmem_B_AWID     (kernel3_0_m_axi_gmem_B_AWID_1),
    .m_axi_gmem_B_AWLEN    (kernel3_0_m_axi_gmem_B_AWLEN_1),
    .m_axi_gmem_B_AWLOCK   (kernel3_0_m_axi_gmem_B_AWLOCK_1),
    .m_axi_gmem_B_AWPROT   (kernel3_0_m_axi_gmem_B_AWPROT_1),
    .m_axi_gmem_B_AWQOS    (kernel3_0_m_axi_gmem_B_AWQOS_1),
    .m_axi_gmem_B_AWREADY  (smartconnect_29_S00_AXI_awready),
    .m_axi_gmem_B_AWSIZE   (kernel3_0_m_axi_gmem_B_AWSIZE_1),
    .m_axi_gmem_B_AWUSER   (kernel3_0_m_axi_gmem_B_AWUSER_1),
    .m_axi_gmem_B_AWVALID  (kernel3_0_m_axi_gmem_B_AWVALID_1),
    .m_axi_gmem_B_BID      (smartconnect_29_S00_AXI_bid),
    .m_axi_gmem_B_BREADY   (kernel3_0_m_axi_gmem_B_BREADY_1),
    .m_axi_gmem_B_BRESP    (smartconnect_29_S00_AXI_bresp),
    .m_axi_gmem_B_BUSER    (smartconnect_29_S00_AXI_buser),
    .m_axi_gmem_B_BVALID   (smartconnect_29_S00_AXI_bvalid),
    .m_axi_gmem_B_RDATA    (smartconnect_29_S00_AXI_rdata),
    .m_axi_gmem_B_RID      (smartconnect_29_S00_AXI_rid),
    .m_axi_gmem_B_RLAST    (smartconnect_29_S00_AXI_rlast),
    .m_axi_gmem_B_RREADY   (kernel3_0_m_axi_gmem_B_RREADY_1),
    .m_axi_gmem_B_RRESP    (smartconnect_29_S00_AXI_rresp),
    .m_axi_gmem_B_RUSER    ( 1'b0),
    .m_axi_gmem_B_RVALID   (smartconnect_29_S00_AXI_rvalid),
    .m_axi_gmem_B_WDATA    (kernel3_0_m_axi_gmem_B_WDATA_1),
    .m_axi_gmem_B_WLAST    (kernel3_0_m_axi_gmem_B_WLAST_1),
    .m_axi_gmem_B_WREADY   (smartconnect_29_S00_AXI_wready),
    .m_axi_gmem_B_WSTRB    (kernel3_0_m_axi_gmem_B_WSTRB_1),
    .m_axi_gmem_B_WVALID   (kernel3_0_m_axi_gmem_B_WVALID_1),
    .m_axi_gmem_C_ARADDR   (kernel3_0_m_axi_gmem_C_ARADDR_1),
    .m_axi_gmem_C_ARBURST  (kernel3_0_m_axi_gmem_C_ARBURST_1),
    .m_axi_gmem_C_ARCACHE  (kernel3_0_m_axi_gmem_C_ARCACHE_1),
    .m_axi_gmem_C_ARID     (kernel3_0_m_axi_gmem_C_ARID_1),
    .m_axi_gmem_C_ARLEN    (kernel3_0_m_axi_gmem_C_ARLEN_1),
    .m_axi_gmem_C_ARLOCK   (kernel3_0_m_axi_gmem_C_ARLOCK_1),
    .m_axi_gmem_C_ARPROT   (kernel3_0_m_axi_gmem_C_ARPROT_1),
    .m_axi_gmem_C_ARQOS    (kernel3_0_m_axi_gmem_C_ARQOS_1),
    .m_axi_gmem_C_ARREADY  (smartconnect_30_S00_AXI_arready),
    .m_axi_gmem_C_ARSIZE   (kernel3_0_m_axi_gmem_C_ARSIZE_1),
    .m_axi_gmem_C_ARUSER   (kernel3_0_m_axi_gmem_C_ARUSER_1),
    .m_axi_gmem_C_ARVALID  (kernel3_0_m_axi_gmem_C_ARVALID_1),
    .m_axi_gmem_C_AWADDR   (kernel3_0_m_axi_gmem_C_AWADDR_1),
    .m_axi_gmem_C_AWBURST  (kernel3_0_m_axi_gmem_C_AWBURST_1),
    .m_axi_gmem_C_AWCACHE  (kernel3_0_m_axi_gmem_C_AWCACHE_1),
    .m_axi_gmem_C_AWID     (kernel3_0_m_axi_gmem_C_AWID_1),
    .m_axi_gmem_C_AWLEN    (kernel3_0_m_axi_gmem_C_AWLEN_1),
    .m_axi_gmem_C_AWLOCK   (kernel3_0_m_axi_gmem_C_AWLOCK_1),
    .m_axi_gmem_C_AWPROT   (kernel3_0_m_axi_gmem_C_AWPROT_1),
    .m_axi_gmem_C_AWQOS    (kernel3_0_m_axi_gmem_C_AWQOS_1),
    .m_axi_gmem_C_AWREADY  (smartconnect_30_S00_AXI_awready),
    .m_axi_gmem_C_AWSIZE   (kernel3_0_m_axi_gmem_C_AWSIZE_1),
    .m_axi_gmem_C_AWUSER   (kernel3_0_m_axi_gmem_C_AWUSER_1),
    .m_axi_gmem_C_AWVALID  (kernel3_0_m_axi_gmem_C_AWVALID_1),
    .m_axi_gmem_C_BID      (smartconnect_30_S00_AXI_bid),
    .m_axi_gmem_C_BREADY   (kernel3_0_m_axi_gmem_C_BREADY_1),
    .m_axi_gmem_C_BRESP    (smartconnect_30_S00_AXI_bresp),
    .m_axi_gmem_C_BUSER    (smartconnect_30_S00_AXI_buser),
    .m_axi_gmem_C_BVALID   (smartconnect_30_S00_AXI_bvalid),
    .m_axi_gmem_C_RDATA    (smartconnect_30_S00_AXI_rdata),
    .m_axi_gmem_C_RID      (smartconnect_30_S00_AXI_rid),
    .m_axi_gmem_C_RLAST    (smartconnect_30_S00_AXI_rlast),
    .m_axi_gmem_C_RREADY   (kernel3_0_m_axi_gmem_C_RREADY_1),
    .m_axi_gmem_C_RRESP    (smartconnect_30_S00_AXI_rresp),
    .m_axi_gmem_C_RUSER    ( 1'b0),
    .m_axi_gmem_C_RVALID   (smartconnect_30_S00_AXI_rvalid),
    .m_axi_gmem_C_WDATA    (kernel3_0_m_axi_gmem_C_WDATA_1),
    .m_axi_gmem_C_WLAST    (kernel3_0_m_axi_gmem_C_WLAST_1),
    .m_axi_gmem_C_WREADY   (smartconnect_30_S00_AXI_wready),
    .m_axi_gmem_C_WSTRB    (kernel3_0_m_axi_gmem_C_WSTRB_1),
    .m_axi_gmem_C_WVALID   (kernel3_0_m_axi_gmem_C_WVALID_1),
    .s_axi_control_ARADDR  (kernel3_0_s_axi_control_ARADDR),
    .s_axi_control_ARREADY (kernel3_0_s_axi_control_ARREADY),
    .s_axi_control_ARVALID (kernel3_0_s_axi_control_ARVALID),
    .s_axi_control_AWADDR  (kernel3_0_s_axi_control_AWADDR),
    .s_axi_control_AWREADY (kernel3_0_s_axi_control_AWREADY),
    .s_axi_control_AWVALID (kernel3_0_s_axi_control_AWVALID),
    .s_axi_control_BREADY  (kernel3_0_s_axi_control_BREADY),
    .s_axi_control_BRESP   (kernel3_0_s_axi_control_BRESP),
    .s_axi_control_BVALID  (kernel3_0_s_axi_control_BVALID),
    .s_axi_control_RDATA   (kernel3_0_s_axi_control_RDATA),
    .s_axi_control_RREADY  (kernel3_0_s_axi_control_RREADY),
    .s_axi_control_RRESP   (kernel3_0_s_axi_control_RRESP),
    .s_axi_control_RVALID  (kernel3_0_s_axi_control_RVALID),
    .s_axi_control_WDATA   (kernel3_0_s_axi_control_WDATA),
    .s_axi_control_WREADY  (kernel3_0_s_axi_control_WREADY),
    .s_axi_control_WSTRB   (kernel3_0_s_axi_control_WSTRB),
    .s_axi_control_WVALID  (kernel3_0_s_axi_control_WVALID)
);

design_1_kernel_clk_0 kernel_clk (
    .clk_in1  (xdma_0_axi_aclk_1),
    .clk_out1 (kernel_clk_clk_out1_1),
    .locked   (kernel_clk_locked_1),
    .resetn   (kernel_clk_resetn)
);

design_1_kernel_sys_reset_0 kernel_sys_reset (
    .aux_reset_in       (1'b1),
    .dcm_locked         (kernel_clk_locked_1),
    .ext_reset_in       (kernel_sys_reset_ext_reset_in),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (kernel_sys_reset_peripheral_aresetn_1),
    .slowest_sync_clk   (kernel_clk_clk_out1_1)
);

design_1_smartconnect_28_0 smartconnect_28 (
    .M00_AXI_araddr  (smartconnect_28_M00_AXI_araddr),
    .M00_AXI_arburst (smartconnect_28_M00_AXI_arburst),
    .M00_AXI_arcache (smartconnect_28_M00_AXI_arcache),
    .M00_AXI_arlen   (smartconnect_28_M00_AXI_arlen),
    .M00_AXI_arlock  (smartconnect_28_M00_AXI_arlock),
    .M00_AXI_arprot  (smartconnect_28_M00_AXI_arprot),
    .M00_AXI_arqos   (smartconnect_28_M00_AXI_arqos),
    .M00_AXI_arready (axi_register_slice_28_s_axi_arready),
    .M00_AXI_arsize  (smartconnect_28_M00_AXI_arsize),
    .M00_AXI_aruser  (smartconnect_28_M00_AXI_aruser),
    .M00_AXI_arvalid (smartconnect_28_M00_AXI_arvalid),
    .M00_AXI_awaddr  (smartconnect_28_M00_AXI_awaddr),
    .M00_AXI_awburst (smartconnect_28_M00_AXI_awburst),
    .M00_AXI_awcache (smartconnect_28_M00_AXI_awcache),
    .M00_AXI_awlen   (smartconnect_28_M00_AXI_awlen),
    .M00_AXI_awlock  (smartconnect_28_M00_AXI_awlock),
    .M00_AXI_awprot  (smartconnect_28_M00_AXI_awprot),
    .M00_AXI_awqos   (smartconnect_28_M00_AXI_awqos),
    .M00_AXI_awready (axi_register_slice_28_s_axi_awready),
    .M00_AXI_awsize  (smartconnect_28_M00_AXI_awsize),
    .M00_AXI_awuser  (smartconnect_28_M00_AXI_awuser),
    .M00_AXI_awvalid (smartconnect_28_M00_AXI_awvalid),
    .M00_AXI_bready  (smartconnect_28_M00_AXI_bready),
    .M00_AXI_bresp   (axi_register_slice_28_s_axi_bresp),
    .M00_AXI_buser   (axi_register_slice_28_s_axi_buser),
    .M00_AXI_bvalid  (axi_register_slice_28_s_axi_bvalid),
    .M00_AXI_rdata   (axi_register_slice_28_s_axi_rdata),
    .M00_AXI_rlast   (axi_register_slice_28_s_axi_rlast),
    .M00_AXI_rready  (smartconnect_28_M00_AXI_rready),
    .M00_AXI_rresp   (axi_register_slice_28_s_axi_rresp),
    .M00_AXI_rvalid  (axi_register_slice_28_s_axi_rvalid),
    .M00_AXI_wdata   (smartconnect_28_M00_AXI_wdata),
    .M00_AXI_wlast   (smartconnect_28_M00_AXI_wlast),
    .M00_AXI_wready  (axi_register_slice_28_s_axi_wready),
    .M00_AXI_wstrb   (smartconnect_28_M00_AXI_wstrb),
    .M00_AXI_wvalid  (smartconnect_28_M00_AXI_wvalid),
    .S00_AXI_araddr  (kernel3_0_m_axi_gmem_A_ARADDR_1),
    .S00_AXI_arburst (kernel3_0_m_axi_gmem_A_ARBURST_1),
    .S00_AXI_arcache (kernel3_0_m_axi_gmem_A_ARCACHE_1),
    .S00_AXI_arid    (kernel3_0_m_axi_gmem_A_ARID_1),
    .S00_AXI_arlen   (kernel3_0_m_axi_gmem_A_ARLEN_1),
    .S00_AXI_arlock  (kernel3_0_m_axi_gmem_A_ARLOCK_1),
    .S00_AXI_arprot  (kernel3_0_m_axi_gmem_A_ARPROT_1),
    .S00_AXI_arqos   (kernel3_0_m_axi_gmem_A_ARQOS_1),
    .S00_AXI_arready (smartconnect_28_S00_AXI_arready),
    .S00_AXI_arsize  (kernel3_0_m_axi_gmem_A_ARSIZE_1),
    .S00_AXI_aruser  (kernel3_0_m_axi_gmem_A_ARUSER_1),
    .S00_AXI_arvalid (kernel3_0_m_axi_gmem_A_ARVALID_1),
    .S00_AXI_awaddr  (kernel3_0_m_axi_gmem_A_AWADDR_1),
    .S00_AXI_awburst (kernel3_0_m_axi_gmem_A_AWBURST_1),
    .S00_AXI_awcache (kernel3_0_m_axi_gmem_A_AWCACHE_1),
    .S00_AXI_awid    (kernel3_0_m_axi_gmem_A_AWID_1),
    .S00_AXI_awlen   (kernel3_0_m_axi_gmem_A_AWLEN_1),
    .S00_AXI_awlock  (kernel3_0_m_axi_gmem_A_AWLOCK_1),
    .S00_AXI_awprot  (kernel3_0_m_axi_gmem_A_AWPROT_1),
    .S00_AXI_awqos   (kernel3_0_m_axi_gmem_A_AWQOS_1),
    .S00_AXI_awready (smartconnect_28_S00_AXI_awready),
    .S00_AXI_awsize  (kernel3_0_m_axi_gmem_A_AWSIZE_1),
    .S00_AXI_awuser  (kernel3_0_m_axi_gmem_A_AWUSER_1),
    .S00_AXI_awvalid (kernel3_0_m_axi_gmem_A_AWVALID_1),
    .S00_AXI_bid     (smartconnect_28_S00_AXI_bid),
    .S00_AXI_bready  (kernel3_0_m_axi_gmem_A_BREADY_1),
    .S00_AXI_bresp   (smartconnect_28_S00_AXI_bresp),
    .S00_AXI_buser   (smartconnect_28_S00_AXI_buser),
    .S00_AXI_bvalid  (smartconnect_28_S00_AXI_bvalid),
    .S00_AXI_rdata   (smartconnect_28_S00_AXI_rdata),
    .S00_AXI_rid     (smartconnect_28_S00_AXI_rid),
    .S00_AXI_rlast   (smartconnect_28_S00_AXI_rlast),
    .S00_AXI_rready  (kernel3_0_m_axi_gmem_A_RREADY_1),
    .S00_AXI_rresp   (smartconnect_28_S00_AXI_rresp),
    .S00_AXI_rvalid  (smartconnect_28_S00_AXI_rvalid),
    .S00_AXI_wdata   (kernel3_0_m_axi_gmem_A_WDATA_1),
    .S00_AXI_wlast   (kernel3_0_m_axi_gmem_A_WLAST_1),
    .S00_AXI_wready  (smartconnect_28_S00_AXI_wready),
    .S00_AXI_wstrb   (kernel3_0_m_axi_gmem_A_WSTRB_1),
    .S00_AXI_wvalid  (kernel3_0_m_axi_gmem_A_WVALID_1),
    .aclk            (kernel_clk_clk_out1_1),
    .aclk1           (hbm_axi_clk_clk_out1_1),
    .aresetn         (smartconnect_28_aresetn)
);

design_1_smartconnect_29_0 smartconnect_29 (
    .M00_AXI_araddr  (smartconnect_29_M00_AXI_araddr),
    .M00_AXI_arburst (smartconnect_29_M00_AXI_arburst),
    .M00_AXI_arcache (smartconnect_29_M00_AXI_arcache),
    .M00_AXI_arlen   (smartconnect_29_M00_AXI_arlen),
    .M00_AXI_arlock  (smartconnect_29_M00_AXI_arlock),
    .M00_AXI_arprot  (smartconnect_29_M00_AXI_arprot),
    .M00_AXI_arqos   (smartconnect_29_M00_AXI_arqos),
    .M00_AXI_arready (axi_register_slice_29_s_axi_arready),
    .M00_AXI_arsize  (smartconnect_29_M00_AXI_arsize),
    .M00_AXI_aruser  (smartconnect_29_M00_AXI_aruser),
    .M00_AXI_arvalid (smartconnect_29_M00_AXI_arvalid),
    .M00_AXI_awaddr  (smartconnect_29_M00_AXI_awaddr),
    .M00_AXI_awburst (smartconnect_29_M00_AXI_awburst),
    .M00_AXI_awcache (smartconnect_29_M00_AXI_awcache),
    .M00_AXI_awlen   (smartconnect_29_M00_AXI_awlen),
    .M00_AXI_awlock  (smartconnect_29_M00_AXI_awlock),
    .M00_AXI_awprot  (smartconnect_29_M00_AXI_awprot),
    .M00_AXI_awqos   (smartconnect_29_M00_AXI_awqos),
    .M00_AXI_awready (axi_register_slice_29_s_axi_awready),
    .M00_AXI_awsize  (smartconnect_29_M00_AXI_awsize),
    .M00_AXI_awuser  (smartconnect_29_M00_AXI_awuser),
    .M00_AXI_awvalid (smartconnect_29_M00_AXI_awvalid),
    .M00_AXI_bready  (smartconnect_29_M00_AXI_bready),
    .M00_AXI_bresp   (axi_register_slice_29_s_axi_bresp),
    .M00_AXI_buser   (axi_register_slice_29_s_axi_buser),
    .M00_AXI_bvalid  (axi_register_slice_29_s_axi_bvalid),
    .M00_AXI_rdata   (axi_register_slice_29_s_axi_rdata),
    .M00_AXI_rlast   (axi_register_slice_29_s_axi_rlast),
    .M00_AXI_rready  (smartconnect_29_M00_AXI_rready),
    .M00_AXI_rresp   (axi_register_slice_29_s_axi_rresp),
    .M00_AXI_rvalid  (axi_register_slice_29_s_axi_rvalid),
    .M00_AXI_wdata   (smartconnect_29_M00_AXI_wdata),
    .M00_AXI_wlast   (smartconnect_29_M00_AXI_wlast),
    .M00_AXI_wready  (axi_register_slice_29_s_axi_wready),
    .M00_AXI_wstrb   (smartconnect_29_M00_AXI_wstrb),
    .M00_AXI_wvalid  (smartconnect_29_M00_AXI_wvalid),
    .S00_AXI_araddr  (kernel3_0_m_axi_gmem_B_ARADDR_1),
    .S00_AXI_arburst (kernel3_0_m_axi_gmem_B_ARBURST_1),
    .S00_AXI_arcache (kernel3_0_m_axi_gmem_B_ARCACHE_1),
    .S00_AXI_arid    (kernel3_0_m_axi_gmem_B_ARID_1),
    .S00_AXI_arlen   (kernel3_0_m_axi_gmem_B_ARLEN_1),
    .S00_AXI_arlock  (kernel3_0_m_axi_gmem_B_ARLOCK_1),
    .S00_AXI_arprot  (kernel3_0_m_axi_gmem_B_ARPROT_1),
    .S00_AXI_arqos   (kernel3_0_m_axi_gmem_B_ARQOS_1),
    .S00_AXI_arready (smartconnect_29_S00_AXI_arready),
    .S00_AXI_arsize  (kernel3_0_m_axi_gmem_B_ARSIZE_1),
    .S00_AXI_aruser  (kernel3_0_m_axi_gmem_B_ARUSER_1),
    .S00_AXI_arvalid (kernel3_0_m_axi_gmem_B_ARVALID_1),
    .S00_AXI_awaddr  (kernel3_0_m_axi_gmem_B_AWADDR_1),
    .S00_AXI_awburst (kernel3_0_m_axi_gmem_B_AWBURST_1),
    .S00_AXI_awcache (kernel3_0_m_axi_gmem_B_AWCACHE_1),
    .S00_AXI_awid    (kernel3_0_m_axi_gmem_B_AWID_1),
    .S00_AXI_awlen   (kernel3_0_m_axi_gmem_B_AWLEN_1),
    .S00_AXI_awlock  (kernel3_0_m_axi_gmem_B_AWLOCK_1),
    .S00_AXI_awprot  (kernel3_0_m_axi_gmem_B_AWPROT_1),
    .S00_AXI_awqos   (kernel3_0_m_axi_gmem_B_AWQOS_1),
    .S00_AXI_awready (smartconnect_29_S00_AXI_awready),
    .S00_AXI_awsize  (kernel3_0_m_axi_gmem_B_AWSIZE_1),
    .S00_AXI_awuser  (kernel3_0_m_axi_gmem_B_AWUSER_1),
    .S00_AXI_awvalid (kernel3_0_m_axi_gmem_B_AWVALID_1),
    .S00_AXI_bid     (smartconnect_29_S00_AXI_bid),
    .S00_AXI_bready  (kernel3_0_m_axi_gmem_B_BREADY_1),
    .S00_AXI_bresp   (smartconnect_29_S00_AXI_bresp),
    .S00_AXI_buser   (smartconnect_29_S00_AXI_buser),
    .S00_AXI_bvalid  (smartconnect_29_S00_AXI_bvalid),
    .S00_AXI_rdata   (smartconnect_29_S00_AXI_rdata),
    .S00_AXI_rid     (smartconnect_29_S00_AXI_rid),
    .S00_AXI_rlast   (smartconnect_29_S00_AXI_rlast),
    .S00_AXI_rready  (kernel3_0_m_axi_gmem_B_RREADY_1),
    .S00_AXI_rresp   (smartconnect_29_S00_AXI_rresp),
    .S00_AXI_rvalid  (smartconnect_29_S00_AXI_rvalid),
    .S00_AXI_wdata   (kernel3_0_m_axi_gmem_B_WDATA_1),
    .S00_AXI_wlast   (kernel3_0_m_axi_gmem_B_WLAST_1),
    .S00_AXI_wready  (smartconnect_29_S00_AXI_wready),
    .S00_AXI_wstrb   (kernel3_0_m_axi_gmem_B_WSTRB_1),
    .S00_AXI_wvalid  (kernel3_0_m_axi_gmem_B_WVALID_1),
    .aclk            (kernel_clk_clk_out1_1),
    .aclk1           (hbm_axi_clk_clk_out1_1),
    .aresetn         (smartconnect_29_aresetn)
);

design_1_smartconnect_30_0 smartconnect_30 (
    .M00_AXI_araddr  (smartconnect_30_M00_AXI_araddr),
    .M00_AXI_arburst (smartconnect_30_M00_AXI_arburst),
    .M00_AXI_arcache (smartconnect_30_M00_AXI_arcache),
    .M00_AXI_arlen   (smartconnect_30_M00_AXI_arlen),
    .M00_AXI_arlock  (smartconnect_30_M00_AXI_arlock),
    .M00_AXI_arprot  (smartconnect_30_M00_AXI_arprot),
    .M00_AXI_arqos   (smartconnect_30_M00_AXI_arqos),
    .M00_AXI_arready (axi_register_slice_30_s_axi_arready),
    .M00_AXI_arsize  (smartconnect_30_M00_AXI_arsize),
    .M00_AXI_aruser  (smartconnect_30_M00_AXI_aruser),
    .M00_AXI_arvalid (smartconnect_30_M00_AXI_arvalid),
    .M00_AXI_awaddr  (smartconnect_30_M00_AXI_awaddr),
    .M00_AXI_awburst (smartconnect_30_M00_AXI_awburst),
    .M00_AXI_awcache (smartconnect_30_M00_AXI_awcache),
    .M00_AXI_awlen   (smartconnect_30_M00_AXI_awlen),
    .M00_AXI_awlock  (smartconnect_30_M00_AXI_awlock),
    .M00_AXI_awprot  (smartconnect_30_M00_AXI_awprot),
    .M00_AXI_awqos   (smartconnect_30_M00_AXI_awqos),
    .M00_AXI_awready (axi_register_slice_30_s_axi_awready),
    .M00_AXI_awsize  (smartconnect_30_M00_AXI_awsize),
    .M00_AXI_awuser  (smartconnect_30_M00_AXI_awuser),
    .M00_AXI_awvalid (smartconnect_30_M00_AXI_awvalid),
    .M00_AXI_bready  (smartconnect_30_M00_AXI_bready),
    .M00_AXI_bresp   (axi_register_slice_30_s_axi_bresp),
    .M00_AXI_buser   (axi_register_slice_30_s_axi_buser),
    .M00_AXI_bvalid  (axi_register_slice_30_s_axi_bvalid),
    .M00_AXI_rdata   (axi_register_slice_30_s_axi_rdata),
    .M00_AXI_rlast   (axi_register_slice_30_s_axi_rlast),
    .M00_AXI_rready  (smartconnect_30_M00_AXI_rready),
    .M00_AXI_rresp   (axi_register_slice_30_s_axi_rresp),
    .M00_AXI_rvalid  (axi_register_slice_30_s_axi_rvalid),
    .M00_AXI_wdata   (smartconnect_30_M00_AXI_wdata),
    .M00_AXI_wlast   (smartconnect_30_M00_AXI_wlast),
    .M00_AXI_wready  (axi_register_slice_30_s_axi_wready),
    .M00_AXI_wstrb   (smartconnect_30_M00_AXI_wstrb),
    .M00_AXI_wvalid  (smartconnect_30_M00_AXI_wvalid),
    .S00_AXI_araddr  (kernel3_0_m_axi_gmem_C_ARADDR_1),
    .S00_AXI_arburst (kernel3_0_m_axi_gmem_C_ARBURST_1),
    .S00_AXI_arcache (kernel3_0_m_axi_gmem_C_ARCACHE_1),
    .S00_AXI_arid    (kernel3_0_m_axi_gmem_C_ARID_1),
    .S00_AXI_arlen   (kernel3_0_m_axi_gmem_C_ARLEN_1),
    .S00_AXI_arlock  (kernel3_0_m_axi_gmem_C_ARLOCK_1),
    .S00_AXI_arprot  (kernel3_0_m_axi_gmem_C_ARPROT_1),
    .S00_AXI_arqos   (kernel3_0_m_axi_gmem_C_ARQOS_1),
    .S00_AXI_arready (smartconnect_30_S00_AXI_arready),
    .S00_AXI_arsize  (kernel3_0_m_axi_gmem_C_ARSIZE_1),
    .S00_AXI_aruser  (kernel3_0_m_axi_gmem_C_ARUSER_1),
    .S00_AXI_arvalid (kernel3_0_m_axi_gmem_C_ARVALID_1),
    .S00_AXI_awaddr  (kernel3_0_m_axi_gmem_C_AWADDR_1),
    .S00_AXI_awburst (kernel3_0_m_axi_gmem_C_AWBURST_1),
    .S00_AXI_awcache (kernel3_0_m_axi_gmem_C_AWCACHE_1),
    .S00_AXI_awid    (kernel3_0_m_axi_gmem_C_AWID_1),
    .S00_AXI_awlen   (kernel3_0_m_axi_gmem_C_AWLEN_1),
    .S00_AXI_awlock  (kernel3_0_m_axi_gmem_C_AWLOCK_1),
    .S00_AXI_awprot  (kernel3_0_m_axi_gmem_C_AWPROT_1),
    .S00_AXI_awqos   (kernel3_0_m_axi_gmem_C_AWQOS_1),
    .S00_AXI_awready (smartconnect_30_S00_AXI_awready),
    .S00_AXI_awsize  (kernel3_0_m_axi_gmem_C_AWSIZE_1),
    .S00_AXI_awuser  (kernel3_0_m_axi_gmem_C_AWUSER_1),
    .S00_AXI_awvalid (kernel3_0_m_axi_gmem_C_AWVALID_1),
    .S00_AXI_bid     (smartconnect_30_S00_AXI_bid),
    .S00_AXI_bready  (kernel3_0_m_axi_gmem_C_BREADY_1),
    .S00_AXI_bresp   (smartconnect_30_S00_AXI_bresp),
    .S00_AXI_buser   (smartconnect_30_S00_AXI_buser),
    .S00_AXI_bvalid  (smartconnect_30_S00_AXI_bvalid),
    .S00_AXI_rdata   (smartconnect_30_S00_AXI_rdata),
    .S00_AXI_rid     (smartconnect_30_S00_AXI_rid),
    .S00_AXI_rlast   (smartconnect_30_S00_AXI_rlast),
    .S00_AXI_rready  (kernel3_0_m_axi_gmem_C_RREADY_1),
    .S00_AXI_rresp   (smartconnect_30_S00_AXI_rresp),
    .S00_AXI_rvalid  (smartconnect_30_S00_AXI_rvalid),
    .S00_AXI_wdata   (kernel3_0_m_axi_gmem_C_WDATA_1),
    .S00_AXI_wlast   (kernel3_0_m_axi_gmem_C_WLAST_1),
    .S00_AXI_wready  (smartconnect_30_S00_AXI_wready),
    .S00_AXI_wstrb   (kernel3_0_m_axi_gmem_C_WSTRB_1),
    .S00_AXI_wvalid  (kernel3_0_m_axi_gmem_C_WVALID_1),
    .aclk            (kernel_clk_clk_out1_1),
    .aclk1           (hbm_axi_clk_clk_out1_1),
    .aresetn         (smartconnect_30_aresetn)
);

design_1_smartconnect_31_0 smartconnect_31 (
    .M00_AXI_araddr  (smartconnect_31_M00_AXI_araddr),
    .M00_AXI_arburst (smartconnect_31_M00_AXI_arburst),
    .M00_AXI_arcache (smartconnect_31_M00_AXI_arcache),
    .M00_AXI_arlen   (smartconnect_31_M00_AXI_arlen),
    .M00_AXI_arlock  (smartconnect_31_M00_AXI_arlock),
    .M00_AXI_arprot  (smartconnect_31_M00_AXI_arprot),
    .M00_AXI_arqos   (smartconnect_31_M00_AXI_arqos),
    .M00_AXI_arready (axi_register_slice_31_s_axi_arready),
    .M00_AXI_arsize  (smartconnect_31_M00_AXI_arsize),
    .M00_AXI_arvalid (smartconnect_31_M00_AXI_arvalid),
    .M00_AXI_awaddr  (smartconnect_31_M00_AXI_awaddr),
    .M00_AXI_awburst (smartconnect_31_M00_AXI_awburst),
    .M00_AXI_awcache (smartconnect_31_M00_AXI_awcache),
    .M00_AXI_awlen   (smartconnect_31_M00_AXI_awlen),
    .M00_AXI_awlock  (smartconnect_31_M00_AXI_awlock),
    .M00_AXI_awprot  (smartconnect_31_M00_AXI_awprot),
    .M00_AXI_awqos   (smartconnect_31_M00_AXI_awqos),
    .M00_AXI_awready (axi_register_slice_31_s_axi_awready),
    .M00_AXI_awsize  (smartconnect_31_M00_AXI_awsize),
    .M00_AXI_awvalid (smartconnect_31_M00_AXI_awvalid),
    .M00_AXI_bready  (smartconnect_31_M00_AXI_bready),
    .M00_AXI_bresp   (axi_register_slice_31_s_axi_bresp),
    .M00_AXI_bvalid  (axi_register_slice_31_s_axi_bvalid),
    .M00_AXI_rdata   (axi_register_slice_31_s_axi_rdata),
    .M00_AXI_rlast   (axi_register_slice_31_s_axi_rlast),
    .M00_AXI_rready  (smartconnect_31_M00_AXI_rready),
    .M00_AXI_rresp   (axi_register_slice_31_s_axi_rresp),
    .M00_AXI_rvalid  (axi_register_slice_31_s_axi_rvalid),
    .M00_AXI_wdata   (smartconnect_31_M00_AXI_wdata),
    .M00_AXI_wlast   (smartconnect_31_M00_AXI_wlast),
    .M00_AXI_wready  (axi_register_slice_31_s_axi_wready),
    .M00_AXI_wstrb   (smartconnect_31_M00_AXI_wstrb),
    .M00_AXI_wvalid  (smartconnect_31_M00_AXI_wvalid),
    .S00_AXI_araddr  (xdma_0_m_axi_araddr),
    .S00_AXI_arburst (xdma_0_m_axi_arburst),
    .S00_AXI_arcache (xdma_0_m_axi_arcache),
    .S00_AXI_arid    (xdma_0_m_axi_arid),
    .S00_AXI_arlen   (xdma_0_m_axi_arlen),
    .S00_AXI_arlock  (xdma_0_m_axi_arlock),
    .S00_AXI_arprot  (xdma_0_m_axi_arprot),
    .S00_AXI_arqos   ( 0),
    .S00_AXI_arready (smartconnect_31_S00_AXI_arready),
    .S00_AXI_arsize  (xdma_0_m_axi_arsize),
    .S00_AXI_arvalid (xdma_0_m_axi_arvalid),
    .S00_AXI_awaddr  (xdma_0_m_axi_awaddr),
    .S00_AXI_awburst (xdma_0_m_axi_awburst),
    .S00_AXI_awcache (xdma_0_m_axi_awcache),
    .S00_AXI_awid    (xdma_0_m_axi_awid),
    .S00_AXI_awlen   (xdma_0_m_axi_awlen),
    .S00_AXI_awlock  (xdma_0_m_axi_awlock),
    .S00_AXI_awprot  (xdma_0_m_axi_awprot),
    .S00_AXI_awqos   ( 0),
    .S00_AXI_awready (smartconnect_31_S00_AXI_awready),
    .S00_AXI_awsize  (xdma_0_m_axi_awsize),
    .S00_AXI_awvalid (xdma_0_m_axi_awvalid),
    .S00_AXI_bid     (smartconnect_31_S00_AXI_bid),
    .S00_AXI_bready  (xdma_0_m_axi_bready),
    .S00_AXI_bresp   (smartconnect_31_S00_AXI_bresp),
    .S00_AXI_bvalid  (smartconnect_31_S00_AXI_bvalid),
    .S00_AXI_rdata   (smartconnect_31_S00_AXI_rdata),
    .S00_AXI_rid     (smartconnect_31_S00_AXI_rid),
    .S00_AXI_rlast   (smartconnect_31_S00_AXI_rlast),
    .S00_AXI_rready  (xdma_0_m_axi_rready),
    .S00_AXI_rresp   (smartconnect_31_S00_AXI_rresp),
    .S00_AXI_rvalid  (smartconnect_31_S00_AXI_rvalid),
    .S00_AXI_wdata   (xdma_0_m_axi_wdata),
    .S00_AXI_wlast   (xdma_0_m_axi_wlast),
    .S00_AXI_wready  (smartconnect_31_S00_AXI_wready),
    .S00_AXI_wstrb   (xdma_0_m_axi_wstrb),
    .S00_AXI_wvalid  (xdma_0_m_axi_wvalid),
    .aclk            (xdma_0_axi_aclk_1),
    .aclk1           (hbm_axi_clk_clk_out1_1),
    .aresetn         (smartconnect_31_aresetn)
);

design_1_util_ds_buf_0 util_ds_buf (
    .IBUF_DS_N     (pcie_refclk_clk_n),
    .IBUF_DS_ODIV2 (util_ds_buf_IBUF_DS_ODIV2_1),
    .IBUF_DS_P     (pcie_refclk_clk_p),
    .IBUF_OUT      (util_ds_buf_IBUF_OUT_1)
);

design_1_util_ds_buf_0_0 util_ds_buf_0 (
    .IBUF_DS_N (hbm_clk_clk_n),
    .IBUF_DS_P (hbm_clk_clk_p),
    .IBUF_OUT  (util_ds_buf_0_IBUF_OUT_1)
);

design_1_xdma_0_0 xdma_0 (
    .axi_aclk       (xdma_0_axi_aclk_1),
    .axi_aresetn    (xdma_0_axi_aresetn_1),
    .m_axi_araddr   (xdma_0_m_axi_araddr),
    .m_axi_arburst  (xdma_0_m_axi_arburst),
    .m_axi_arcache  (xdma_0_m_axi_arcache),
    .m_axi_arid     (xdma_0_m_axi_arid),
    .m_axi_arlen    (xdma_0_m_axi_arlen),
    .m_axi_arlock   (xdma_0_m_axi_arlock),
    .m_axi_arprot   (xdma_0_m_axi_arprot),
    .m_axi_arready  (smartconnect_31_S00_AXI_arready),
    .m_axi_arsize   (xdma_0_m_axi_arsize),
    .m_axi_arvalid  (xdma_0_m_axi_arvalid),
    .m_axi_awaddr   (xdma_0_m_axi_awaddr),
    .m_axi_awburst  (xdma_0_m_axi_awburst),
    .m_axi_awcache  (xdma_0_m_axi_awcache),
    .m_axi_awid     (xdma_0_m_axi_awid),
    .m_axi_awlen    (xdma_0_m_axi_awlen),
    .m_axi_awlock   (xdma_0_m_axi_awlock),
    .m_axi_awprot   (xdma_0_m_axi_awprot),
    .m_axi_awready  (smartconnect_31_S00_AXI_awready),
    .m_axi_awsize   (xdma_0_m_axi_awsize),
    .m_axi_awvalid  (xdma_0_m_axi_awvalid),
    .m_axi_bid      (smartconnect_31_S00_AXI_bid),
    .m_axi_bready   (xdma_0_m_axi_bready),
    .m_axi_bresp    (smartconnect_31_S00_AXI_bresp),
    .m_axi_bvalid   (smartconnect_31_S00_AXI_bvalid),
    .m_axi_rdata    (smartconnect_31_S00_AXI_rdata),
    .m_axi_rid      (smartconnect_31_S00_AXI_rid),
    .m_axi_rlast    (smartconnect_31_S00_AXI_rlast),
    .m_axi_rready   (xdma_0_m_axi_rready),
    .m_axi_rresp    (smartconnect_31_S00_AXI_rresp),
    .m_axi_rvalid   (smartconnect_31_S00_AXI_rvalid),
    .m_axi_wdata    (xdma_0_m_axi_wdata),
    .m_axi_wlast    (xdma_0_m_axi_wlast),
    .m_axi_wready   (smartconnect_31_S00_AXI_wready),
    .m_axi_wstrb    (xdma_0_m_axi_wstrb),
    .m_axi_wvalid   (xdma_0_m_axi_wvalid),
    .m_axib_araddr  (xdma_0_m_axib_araddr),
    .m_axib_arburst (xdma_0_m_axib_arburst),
    .m_axib_arcache (xdma_0_m_axib_arcache),
    .m_axib_arid    (xdma_0_m_axib_arid),
    .m_axib_arlen   (xdma_0_m_axib_arlen),
    .m_axib_arlock  (xdma_0_m_axib_arlock),
    .m_axib_arprot  (xdma_0_m_axib_arprot),
    .m_axib_arready (xdma_0_m_axib_arready),
    .m_axib_arsize  (xdma_0_m_axib_arsize),
    .m_axib_arvalid (xdma_0_m_axib_arvalid),
    .m_axib_awaddr  (xdma_0_m_axib_awaddr),
    .m_axib_awburst (xdma_0_m_axib_awburst),
    .m_axib_awcache (xdma_0_m_axib_awcache),
    .m_axib_awid    (xdma_0_m_axib_awid),
    .m_axib_awlen   (xdma_0_m_axib_awlen),
    .m_axib_awlock  (xdma_0_m_axib_awlock),
    .m_axib_awprot  (xdma_0_m_axib_awprot),
    .m_axib_awready (xdma_0_m_axib_awready),
    .m_axib_awsize  (xdma_0_m_axib_awsize),
    .m_axib_awvalid (xdma_0_m_axib_awvalid),
    .m_axib_bid     (xdma_0_m_axib_bid),
    .m_axib_bready  (xdma_0_m_axib_bready),
    .m_axib_bresp   (xdma_0_m_axib_bresp),
    .m_axib_bvalid  (xdma_0_m_axib_bvalid),
    .m_axib_rdata   (xdma_0_m_axib_rdata),
    .m_axib_rid     (xdma_0_m_axib_rid),
    .m_axib_rlast   (xdma_0_m_axib_rlast),
    .m_axib_rready  (xdma_0_m_axib_rready),
    .m_axib_rresp   (xdma_0_m_axib_rresp),
    .m_axib_rvalid  (xdma_0_m_axib_rvalid),
    .m_axib_wdata   (xdma_0_m_axib_wdata),
    .m_axib_wlast   (xdma_0_m_axib_wlast),
    .m_axib_wready  (xdma_0_m_axib_wready),
    .m_axib_wstrb   (xdma_0_m_axib_wstrb),
    .m_axib_wvalid  (xdma_0_m_axib_wvalid),
    .pci_exp_rxn    (pci_express_x1_rxn),
    .pci_exp_rxp    (pci_express_x1_rxp),
    .pci_exp_txn    (pci_express_x1_txn),
    .pci_exp_txp    (pci_express_x1_txp),
    .sys_clk        (util_ds_buf_IBUF_DS_ODIV2_1),
    .sys_clk_gt     (util_ds_buf_IBUF_OUT_1),
    .sys_rst_n      (pcie_perstn),
    .usr_irq_req    ( 1'b0)
);

design_1_xdma_0_axi_periph_0 xdma_0_axi_periph (
    .ACLK            (xdma_0_axi_periph_ACLK),
    .ARESETN         (xdma_0_axi_periph_ARESETN),
    .M00_ACLK        (xdma_0_axi_periph_M00_ACLK),
    .M00_ARESETN     (xdma_0_axi_periph_M00_ARESETN),
    .M00_AXI_araddr  (xdma_0_axi_periph_M00_AXI_araddr),
    .M00_AXI_arready (xdma_0_axi_periph_M00_AXI_arready),
    .M00_AXI_arvalid (xdma_0_axi_periph_M00_AXI_arvalid),
    .M00_AXI_awaddr  (xdma_0_axi_periph_M00_AXI_awaddr),
    .M00_AXI_awready (xdma_0_axi_periph_M00_AXI_awready),
    .M00_AXI_awvalid (xdma_0_axi_periph_M00_AXI_awvalid),
    .M00_AXI_bready  (xdma_0_axi_periph_M00_AXI_bready),
    .M00_AXI_bresp   (xdma_0_axi_periph_M00_AXI_bresp),
    .M00_AXI_bvalid  (xdma_0_axi_periph_M00_AXI_bvalid),
    .M00_AXI_rdata   (xdma_0_axi_periph_M00_AXI_rdata),
    .M00_AXI_rready  (xdma_0_axi_periph_M00_AXI_rready),
    .M00_AXI_rresp   (xdma_0_axi_periph_M00_AXI_rresp),
    .M00_AXI_rvalid  (xdma_0_axi_periph_M00_AXI_rvalid),
    .M00_AXI_wdata   (xdma_0_axi_periph_M00_AXI_wdata),
    .M00_AXI_wready  (xdma_0_axi_periph_M00_AXI_wready),
    .M00_AXI_wstrb   (xdma_0_axi_periph_M00_AXI_wstrb),
    .M00_AXI_wvalid  (xdma_0_axi_periph_M00_AXI_wvalid),
    .S00_ACLK        (xdma_0_axi_periph_S00_ACLK),
    .S00_ARESETN     (xdma_0_axi_periph_S00_ARESETN),
    .S00_AXI_araddr  (xdma_0_axi_periph_S00_AXI_araddr),
    .S00_AXI_arburst (xdma_0_axi_periph_S00_AXI_arburst),
    .S00_AXI_arcache (xdma_0_axi_periph_S00_AXI_arcache),
    .S00_AXI_arid    (xdma_0_axi_periph_S00_AXI_arid),
    .S00_AXI_arlen   (xdma_0_axi_periph_S00_AXI_arlen),
    .S00_AXI_arlock  (xdma_0_axi_periph_S00_AXI_arlock),
    .S00_AXI_arprot  (xdma_0_axi_periph_S00_AXI_arprot),
    .S00_AXI_arready (xdma_0_axi_periph_S00_AXI_arready),
    .S00_AXI_arsize  (xdma_0_axi_periph_S00_AXI_arsize),
    .S00_AXI_arvalid (xdma_0_axi_periph_S00_AXI_arvalid),
    .S00_AXI_awaddr  (xdma_0_axi_periph_S00_AXI_awaddr),
    .S00_AXI_awburst (xdma_0_axi_periph_S00_AXI_awburst),
    .S00_AXI_awcache (xdma_0_axi_periph_S00_AXI_awcache),
    .S00_AXI_awid    (xdma_0_axi_periph_S00_AXI_awid),
    .S00_AXI_awlen   (xdma_0_axi_periph_S00_AXI_awlen),
    .S00_AXI_awlock  (xdma_0_axi_periph_S00_AXI_awlock),
    .S00_AXI_awprot  (xdma_0_axi_periph_S00_AXI_awprot),
    .S00_AXI_awready (xdma_0_axi_periph_S00_AXI_awready),
    .S00_AXI_awsize  (xdma_0_axi_periph_S00_AXI_awsize),
    .S00_AXI_awvalid (xdma_0_axi_periph_S00_AXI_awvalid),
    .S00_AXI_bid     (xdma_0_axi_periph_S00_AXI_bid),
    .S00_AXI_bready  (xdma_0_axi_periph_S00_AXI_bready),
    .S00_AXI_bresp   (xdma_0_axi_periph_S00_AXI_bresp),
    .S00_AXI_bvalid  (xdma_0_axi_periph_S00_AXI_bvalid),
    .S00_AXI_rdata   (xdma_0_axi_periph_S00_AXI_rdata),
    .S00_AXI_rid     (xdma_0_axi_periph_S00_AXI_rid),
    .S00_AXI_rlast   (xdma_0_axi_periph_S00_AXI_rlast),
    .S00_AXI_rready  (xdma_0_axi_periph_S00_AXI_rready),
    .S00_AXI_rresp   (xdma_0_axi_periph_S00_AXI_rresp),
    .S00_AXI_rvalid  (xdma_0_axi_periph_S00_AXI_rvalid),
    .S00_AXI_wdata   (xdma_0_axi_periph_S00_AXI_wdata),
    .S00_AXI_wlast   (xdma_0_axi_periph_S00_AXI_wlast),
    .S00_AXI_wready  (xdma_0_axi_periph_S00_AXI_wready),
    .S00_AXI_wstrb   (xdma_0_axi_periph_S00_AXI_wstrb),
    .S00_AXI_wvalid  (xdma_0_axi_periph_S00_AXI_wvalid)
);

endmodule  // design_1
