Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Sat Dec  9 19:46:17 2023
| Host             : zenith running 64-bit Ubuntu 22.04.3 LTS
| Command          : report_power -file Mayo_sign_with_zynq_wrapper_power_routed.rpt -pb Mayo_sign_with_zynq_wrapper_power_summary_routed.pb -rpx Mayo_sign_with_zynq_wrapper_power_routed.rpx
| Design           : Mayo_sign_with_zynq_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.616        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.428        |
| Device Static (W)        | 0.188        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 54.8         |
| Junction Temperature (C) | 55.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.041 |        3 |       --- |             --- |
| Slice Logic              |     0.166 |    42237 |       --- |             --- |
|   LUT as Logic           |     0.158 |    21272 |     53200 |           39.98 |
|   CARRY4                 |     0.005 |     1832 |     13300 |           13.77 |
|   Register               |     0.002 |    13935 |    106400 |           13.10 |
|   F7/F8 Muxes            |    <0.001 |      811 |     53200 |            1.52 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |       70 |     17400 |            0.40 |
|   Others                 |     0.000 |      304 |       --- |             --- |
| Signals                  |     0.252 |    33131 |       --- |             --- |
| Block RAM                |     0.431 |      129 |       140 |           92.14 |
| DSPs                     |     0.008 |       11 |       220 |            5.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.188 |          |           |                 |
| Total                    |     2.616 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.893 |       0.864 |      0.029 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.048 |       0.035 |      0.013 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.761 |       0.718 |      0.043 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                 | Constraint (ns) |
+------------+------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| Mayo_sign_with_zynq_wrapper                   |     2.428 |
|   Mayo_sign_with_zynq_i                       |     2.428 |
|     BigBRAM1/mayo_bram_arbiter2_a             |     0.005 |
|     BigBRAM1/tdp_BigBRAM_2_0                  |     0.185 |
|       U0                                      |     0.185 |
|     BigBRAM2/mayo_bram_arbiter2_a             |     0.006 |
|     BigBRAM2/mayo_bram_arbiter2_b             |     0.007 |
|     BigBRAM2/tdp_BigBRAM_3_0                  |     0.249 |
|       U0                                      |     0.249 |
|     LInear_Combination/mayo_linear_combinat_0 |     0.020 |
|       U0                                      |     0.020 |
|     MAYO_P1P1T_0                              |     0.002 |
|       U0                                      |     0.002 |
|     MAYO_SIGNING_FSM_0                        |     0.038 |
|       U0                                      |     0.037 |
|     SmallBRAM/mayo_bram_arbiter2_a            |     0.004 |
|     SmallBRAM/mayo_bram_arbiter2_b            |     0.001 |
|     SmallBRAM/tdp_SmallBRAM_1_0               |     0.009 |
|       U0                                      |     0.009 |
|     TRNG/aes_128_ctr_0                        |     0.033 |
|       U0                                      |     0.033 |
|     add_vectors/mayo_add_vectors_0            |     0.008 |
|       U0                                      |     0.008 |
|     axi_bram_ctrl_0                           |     0.003 |
|       U0                                      |     0.003 |
|     hash/shake_128_0                          |     0.258 |
|       U0                                      |     0.258 |
|     mayo_add_oil_0                            |     0.005 |
|       U0                                      |     0.005 |
|     mayo_axi_litev3_0                         |     0.001 |
|       U0                                      |     0.001 |
|     mayo_negate_0                             |     0.003 |
|       U0                                      |     0.003 |
|     mayo_reduce_0                             |     0.003 |
|       U0                                      |     0.003 |
|     mayo_reduce_extension_0                   |     0.010 |
|       U0                                      |     0.010 |
|     mayo_sample_oil_0                         |     0.025 |
|       U0                                      |     0.025 |
|     mayo_sample_oil_space_0                   |     0.003 |
|       U0                                      |     0.003 |
|     mayo_sample_vinegar_0                     |     0.006 |
|       U0                                      |     0.006 |
|     memcpy_0                                  |     0.002 |
|       U0                                      |     0.002 |
|     memcpy_1                                  |     0.001 |
|       U0                                      |     0.001 |
|     processing_system7_0                      |     1.530 |
|       inst                                    |     1.530 |
|     ps7_0_axi_periph                          |     0.008 |
|       m00_couplers/auto_pc                    |     0.003 |
|       xbar                                    |     0.005 |
+-----------------------------------------------+-----------+


