Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sun Oct 27 23:10:48 2024
| Host              : Precision-Tower-5810 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ../../Logs/Syn_Report/BOOM_timing_synth.rpt
| Design            : ChipTop
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (865)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1861)
5. checking no_input_delay (121)
6. checking no_output_delay (184)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (865)
--------------------------
 There are 288 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

system/dtm/busyReg_reg/C
system/dtm/dmiAccessChain/regs_0_reg/C
system/dtm/dmiAccessChain/regs_10_reg/C
system/dtm/dmiAccessChain/regs_11_reg/C
system/dtm/dmiAccessChain/regs_12_reg/C
system/dtm/dmiAccessChain/regs_13_reg/C
system/dtm/dmiAccessChain/regs_14_reg/C
system/dtm/dmiAccessChain/regs_15_reg/C
system/dtm/dmiAccessChain/regs_16_reg/C
system/dtm/dmiAccessChain/regs_17_reg/C
system/dtm/dmiAccessChain/regs_18_reg/C
system/dtm/dmiAccessChain/regs_19_reg/C
system/dtm/dmiAccessChain/regs_1_reg/C
system/dtm/dmiAccessChain/regs_20_reg/C
system/dtm/dmiAccessChain/regs_21_reg/C
system/dtm/dmiAccessChain/regs_22_reg/C
system/dtm/dmiAccessChain/regs_23_reg/C
system/dtm/dmiAccessChain/regs_24_reg/C
system/dtm/dmiAccessChain/regs_25_reg/C
system/dtm/dmiAccessChain/regs_26_reg/C
system/dtm/dmiAccessChain/regs_27_reg/C
system/dtm/dmiAccessChain/regs_28_reg/C
system/dtm/dmiAccessChain/regs_29_reg/C
system/dtm/dmiAccessChain/regs_2_reg/C
system/dtm/dmiAccessChain/regs_30_reg/C
system/dtm/dmiAccessChain/regs_31_reg/C
system/dtm/dmiAccessChain/regs_32_reg/C
system/dtm/dmiAccessChain/regs_33_reg/C
system/dtm/dmiAccessChain/regs_34_reg/C
system/dtm/dmiAccessChain/regs_35_reg/C
system/dtm/dmiAccessChain/regs_36_reg/C
system/dtm/dmiAccessChain/regs_37_reg/C
system/dtm/dmiAccessChain/regs_38_reg/C
system/dtm/dmiAccessChain/regs_39_reg/C
system/dtm/dmiAccessChain/regs_3_reg/C
system/dtm/dmiAccessChain/regs_40_reg/C
system/dtm/dmiAccessChain/regs_4_reg/C
system/dtm/dmiAccessChain/regs_5_reg/C
system/dtm/dmiAccessChain/regs_6_reg/C
system/dtm/dmiAccessChain/regs_7_reg/C
system/dtm/dmiAccessChain/regs_8_reg/C
system/dtm/dmiAccessChain/regs_9_reg/C
system/dtm/dmiReqReg_addr_reg[0]/C
system/dtm/dmiReqReg_addr_reg[1]/C
system/dtm/dmiReqReg_addr_reg[2]/C
system/dtm/dmiReqReg_addr_reg[3]/C
system/dtm/dmiReqReg_addr_reg[4]/C
system/dtm/dmiReqReg_addr_reg[5]/C
system/dtm/dmiReqReg_addr_reg[6]/C
system/dtm/dmiReqReg_data_reg[0]/C
system/dtm/dmiReqReg_data_reg[10]/C
system/dtm/dmiReqReg_data_reg[11]/C
system/dtm/dmiReqReg_data_reg[12]/C
system/dtm/dmiReqReg_data_reg[13]/C
system/dtm/dmiReqReg_data_reg[14]/C
system/dtm/dmiReqReg_data_reg[15]/C
system/dtm/dmiReqReg_data_reg[16]/C
system/dtm/dmiReqReg_data_reg[17]/C
system/dtm/dmiReqReg_data_reg[18]/C
system/dtm/dmiReqReg_data_reg[19]/C
system/dtm/dmiReqReg_data_reg[1]/C
system/dtm/dmiReqReg_data_reg[20]/C
system/dtm/dmiReqReg_data_reg[21]/C
system/dtm/dmiReqReg_data_reg[22]/C
system/dtm/dmiReqReg_data_reg[23]/C
system/dtm/dmiReqReg_data_reg[24]/C
system/dtm/dmiReqReg_data_reg[25]/C
system/dtm/dmiReqReg_data_reg[26]/C
system/dtm/dmiReqReg_data_reg[27]/C
system/dtm/dmiReqReg_data_reg[28]/C
system/dtm/dmiReqReg_data_reg[29]/C
system/dtm/dmiReqReg_data_reg[2]/C
system/dtm/dmiReqReg_data_reg[30]/C
system/dtm/dmiReqReg_data_reg[31]/C
system/dtm/dmiReqReg_data_reg[3]/C
system/dtm/dmiReqReg_data_reg[4]/C
system/dtm/dmiReqReg_data_reg[5]/C
system/dtm/dmiReqReg_data_reg[6]/C
system/dtm/dmiReqReg_data_reg[7]/C
system/dtm/dmiReqReg_data_reg[8]/C
system/dtm/dmiReqReg_data_reg[9]/C
system/dtm/dmiReqReg_op_reg[0]/C
system/dtm/dmiReqReg_op_reg[1]/C
system/dtm/dmiReqValidReg_reg/C
system/dtm/downgradeOpReg_reg/C
system/dtm/dtmInfoChain/regs_0_reg/C
system/dtm/dtmInfoChain/regs_10_reg/C
system/dtm/dtmInfoChain/regs_11_reg/C
system/dtm/dtmInfoChain/regs_12_reg/C
system/dtm/dtmInfoChain/regs_13_reg/C
system/dtm/dtmInfoChain/regs_14_reg/C
system/dtm/dtmInfoChain/regs_15_reg/C
system/dtm/dtmInfoChain/regs_16_reg/C
system/dtm/dtmInfoChain/regs_17_reg/C
system/dtm/dtmInfoChain/regs_18_reg/C
system/dtm/dtmInfoChain/regs_19_reg/C
system/dtm/dtmInfoChain/regs_1_reg/C
system/dtm/dtmInfoChain/regs_20_reg/C
system/dtm/dtmInfoChain/regs_21_reg/C
system/dtm/dtmInfoChain/regs_22_reg/C
system/dtm/dtmInfoChain/regs_23_reg/C
system/dtm/dtmInfoChain/regs_24_reg/C
system/dtm/dtmInfoChain/regs_25_reg/C
system/dtm/dtmInfoChain/regs_26_reg/C
system/dtm/dtmInfoChain/regs_27_reg/C
system/dtm/dtmInfoChain/regs_28_reg/C
system/dtm/dtmInfoChain/regs_29_reg/C
system/dtm/dtmInfoChain/regs_2_reg/C
system/dtm/dtmInfoChain/regs_30_reg/C
system/dtm/dtmInfoChain/regs_31_reg/C
system/dtm/dtmInfoChain/regs_3_reg/C
system/dtm/dtmInfoChain/regs_4_reg/C
system/dtm/dtmInfoChain/regs_5_reg/C
system/dtm/dtmInfoChain/regs_6_reg/C
system/dtm/dtmInfoChain/regs_7_reg/C
system/dtm/dtmInfoChain/regs_8_reg/C
system/dtm/dtmInfoChain/regs_9_reg/C
system/dtm/stickyBusyReg_reg/C
system/dtm/stickyNonzeroRespReg_reg/C
system/dtm/tapIO_bypassChain/reg_0_reg/C
system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C
system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C
system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/C
system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/C
system/dtm/tapIO_controllerInternal/irChain/regs_2_reg/C
system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/C
system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/C
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C
system/dtm/tapIO_controllerInternal/tdoReg_reg/C
system/dtm/tapIO_idcodeChain/regs_0_reg/C
system/dtm/tapIO_idcodeChain/regs_10_reg/C
system/dtm/tapIO_idcodeChain/regs_11_reg/C
system/dtm/tapIO_idcodeChain/regs_12_reg/C
system/dtm/tapIO_idcodeChain/regs_13_reg/C
system/dtm/tapIO_idcodeChain/regs_14_reg/C
system/dtm/tapIO_idcodeChain/regs_15_reg/C
system/dtm/tapIO_idcodeChain/regs_16_reg/C
system/dtm/tapIO_idcodeChain/regs_17_reg/C
system/dtm/tapIO_idcodeChain/regs_18_reg/C
system/dtm/tapIO_idcodeChain/regs_19_reg/C
system/dtm/tapIO_idcodeChain/regs_1_reg/C
system/dtm/tapIO_idcodeChain/regs_20_reg/C
system/dtm/tapIO_idcodeChain/regs_21_reg/C
system/dtm/tapIO_idcodeChain/regs_22_reg/C
system/dtm/tapIO_idcodeChain/regs_23_reg/C
system/dtm/tapIO_idcodeChain/regs_24_reg/C
system/dtm/tapIO_idcodeChain/regs_25_reg/C
system/dtm/tapIO_idcodeChain/regs_26_reg/C
system/dtm/tapIO_idcodeChain/regs_27_reg/C
system/dtm/tapIO_idcodeChain/regs_28_reg/C
system/dtm/tapIO_idcodeChain/regs_29_reg/C
system/dtm/tapIO_idcodeChain/regs_2_reg/C
system/dtm/tapIO_idcodeChain/regs_30_reg/C
system/dtm/tapIO_idcodeChain/regs_31_reg/C
system/dtm/tapIO_idcodeChain/regs_3_reg/C
system/dtm/tapIO_idcodeChain/regs_4_reg/C
system/dtm/tapIO_idcodeChain/regs_5_reg/C
system/dtm/tapIO_idcodeChain/regs_6_reg/C
system/dtm/tapIO_idcodeChain/regs_7_reg/C
system/dtm/tapIO_idcodeChain/regs_8_reg/C
system/dtm/tapIO_idcodeChain/regs_9_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/ridx_ridx_bin_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/valid_reg_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_0_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_1_reg/C
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_2_reg/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[2]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[3]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[4]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[5]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[6]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[7]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[8]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[1]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[28]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[2]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[30]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[31]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[3]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_opcode_reg[2]/C
system/tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/C
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/C
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/C
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/C
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/C
system/tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/C
system/tlDM/dmOuter/dmOuter/innerCtrlResumeReqReg_reg/C
system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/C
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/C
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_1_reg/C
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_2_reg/C
system/tlDM/dmOuter/dmiBypass/bar/bypass_reg_reg/C
system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/C
system/tlDM/dmOuter/dmiBypass/bar/flight_reg[1]/C
system/tlDM/dmOuter/dmiBypass/bar/in_reset_reg/C
system/tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/C
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/C
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C

 There are 577 register/latch pins with no clock driven by root clock pin: serial_tl_0_clock_in (HIGH)

system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_demux/beat_reg/C
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[0]/C
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[1]/C
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/ready_reg_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ready_reg_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[10]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[11]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[12]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[13]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[14]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[15]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[16]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[17]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[18]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[19]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[20]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[21]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[22]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[23]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[24]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[25]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[26]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[27]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[28]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[29]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[30]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[31]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[3]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[4]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[5]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[6]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[7]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[8]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[9]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ready_reg_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[0]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[1]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[2]/C
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[3]/C
system/serial_tl_domain/phy/out_arb/beat_reg/C
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]/C
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[1]/C
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[3]/C
system/serial_tl_domain/phy/out_phits_out_async/sink/valid_reg_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[3]/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/valid_reg_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[3]/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/valid_reg_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[3]/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/valid_reg_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[0]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[1]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[2]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[3]/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/valid_reg_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_2_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_1_reg/C
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_2_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1861)
---------------------------------------------------
 There are 1861 pins that are not constrained for maximum delay. (HIGH)

system/dtm/busyReg_reg/CLR
system/dtm/busyReg_reg/D
system/dtm/dmiAccessChain/regs_0_reg/CE
system/dtm/dmiAccessChain/regs_0_reg/D
system/dtm/dmiAccessChain/regs_10_reg/CE
system/dtm/dmiAccessChain/regs_10_reg/D
system/dtm/dmiAccessChain/regs_11_reg/CE
system/dtm/dmiAccessChain/regs_11_reg/D
system/dtm/dmiAccessChain/regs_12_reg/CE
system/dtm/dmiAccessChain/regs_12_reg/D
system/dtm/dmiAccessChain/regs_13_reg/CE
system/dtm/dmiAccessChain/regs_13_reg/D
system/dtm/dmiAccessChain/regs_14_reg/CE
system/dtm/dmiAccessChain/regs_14_reg/D
system/dtm/dmiAccessChain/regs_15_reg/CE
system/dtm/dmiAccessChain/regs_15_reg/D
system/dtm/dmiAccessChain/regs_16_reg/CE
system/dtm/dmiAccessChain/regs_16_reg/D
system/dtm/dmiAccessChain/regs_17_reg/CE
system/dtm/dmiAccessChain/regs_17_reg/D
system/dtm/dmiAccessChain/regs_18_reg/CE
system/dtm/dmiAccessChain/regs_18_reg/D
system/dtm/dmiAccessChain/regs_19_reg/CE
system/dtm/dmiAccessChain/regs_19_reg/D
system/dtm/dmiAccessChain/regs_1_reg/CE
system/dtm/dmiAccessChain/regs_1_reg/D
system/dtm/dmiAccessChain/regs_20_reg/CE
system/dtm/dmiAccessChain/regs_20_reg/D
system/dtm/dmiAccessChain/regs_21_reg/CE
system/dtm/dmiAccessChain/regs_21_reg/D
system/dtm/dmiAccessChain/regs_22_reg/CE
system/dtm/dmiAccessChain/regs_22_reg/D
system/dtm/dmiAccessChain/regs_23_reg/CE
system/dtm/dmiAccessChain/regs_23_reg/D
system/dtm/dmiAccessChain/regs_24_reg/CE
system/dtm/dmiAccessChain/regs_24_reg/D
system/dtm/dmiAccessChain/regs_25_reg/CE
system/dtm/dmiAccessChain/regs_25_reg/D
system/dtm/dmiAccessChain/regs_26_reg/CE
system/dtm/dmiAccessChain/regs_26_reg/D
system/dtm/dmiAccessChain/regs_27_reg/CE
system/dtm/dmiAccessChain/regs_27_reg/D
system/dtm/dmiAccessChain/regs_28_reg/CE
system/dtm/dmiAccessChain/regs_28_reg/D
system/dtm/dmiAccessChain/regs_29_reg/CE
system/dtm/dmiAccessChain/regs_29_reg/D
system/dtm/dmiAccessChain/regs_2_reg/CE
system/dtm/dmiAccessChain/regs_2_reg/D
system/dtm/dmiAccessChain/regs_30_reg/CE
system/dtm/dmiAccessChain/regs_30_reg/D
system/dtm/dmiAccessChain/regs_31_reg/CE
system/dtm/dmiAccessChain/regs_31_reg/D
system/dtm/dmiAccessChain/regs_32_reg/CE
system/dtm/dmiAccessChain/regs_32_reg/D
system/dtm/dmiAccessChain/regs_33_reg/CE
system/dtm/dmiAccessChain/regs_33_reg/D
system/dtm/dmiAccessChain/regs_34_reg/CE
system/dtm/dmiAccessChain/regs_34_reg/D
system/dtm/dmiAccessChain/regs_35_reg/CE
system/dtm/dmiAccessChain/regs_35_reg/D
system/dtm/dmiAccessChain/regs_36_reg/CE
system/dtm/dmiAccessChain/regs_36_reg/D
system/dtm/dmiAccessChain/regs_37_reg/CE
system/dtm/dmiAccessChain/regs_37_reg/D
system/dtm/dmiAccessChain/regs_38_reg/CE
system/dtm/dmiAccessChain/regs_38_reg/D
system/dtm/dmiAccessChain/regs_39_reg/CE
system/dtm/dmiAccessChain/regs_39_reg/D
system/dtm/dmiAccessChain/regs_3_reg/CE
system/dtm/dmiAccessChain/regs_3_reg/D
system/dtm/dmiAccessChain/regs_40_reg/CE
system/dtm/dmiAccessChain/regs_40_reg/D
system/dtm/dmiAccessChain/regs_4_reg/CE
system/dtm/dmiAccessChain/regs_4_reg/D
system/dtm/dmiAccessChain/regs_5_reg/CE
system/dtm/dmiAccessChain/regs_5_reg/D
system/dtm/dmiAccessChain/regs_6_reg/CE
system/dtm/dmiAccessChain/regs_6_reg/D
system/dtm/dmiAccessChain/regs_7_reg/CE
system/dtm/dmiAccessChain/regs_7_reg/D
system/dtm/dmiAccessChain/regs_8_reg/CE
system/dtm/dmiAccessChain/regs_8_reg/D
system/dtm/dmiAccessChain/regs_9_reg/CE
system/dtm/dmiAccessChain/regs_9_reg/D
system/dtm/dmiReqReg_addr_reg[0]/CE
system/dtm/dmiReqReg_addr_reg[0]/D
system/dtm/dmiReqReg_addr_reg[0]/R
system/dtm/dmiReqReg_addr_reg[1]/CE
system/dtm/dmiReqReg_addr_reg[1]/D
system/dtm/dmiReqReg_addr_reg[1]/R
system/dtm/dmiReqReg_addr_reg[2]/CE
system/dtm/dmiReqReg_addr_reg[2]/D
system/dtm/dmiReqReg_addr_reg[2]/R
system/dtm/dmiReqReg_addr_reg[3]/CE
system/dtm/dmiReqReg_addr_reg[3]/D
system/dtm/dmiReqReg_addr_reg[3]/R
system/dtm/dmiReqReg_addr_reg[4]/CE
system/dtm/dmiReqReg_addr_reg[4]/D
system/dtm/dmiReqReg_addr_reg[4]/R
system/dtm/dmiReqReg_addr_reg[5]/CE
system/dtm/dmiReqReg_addr_reg[5]/D
system/dtm/dmiReqReg_addr_reg[5]/R
system/dtm/dmiReqReg_addr_reg[6]/CE
system/dtm/dmiReqReg_addr_reg[6]/D
system/dtm/dmiReqReg_addr_reg[6]/R
system/dtm/dmiReqReg_data_reg[0]/CE
system/dtm/dmiReqReg_data_reg[0]/D
system/dtm/dmiReqReg_data_reg[0]/R
system/dtm/dmiReqReg_data_reg[10]/CE
system/dtm/dmiReqReg_data_reg[10]/D
system/dtm/dmiReqReg_data_reg[10]/R
system/dtm/dmiReqReg_data_reg[11]/CE
system/dtm/dmiReqReg_data_reg[11]/D
system/dtm/dmiReqReg_data_reg[11]/R
system/dtm/dmiReqReg_data_reg[12]/CE
system/dtm/dmiReqReg_data_reg[12]/D
system/dtm/dmiReqReg_data_reg[12]/R
system/dtm/dmiReqReg_data_reg[13]/CE
system/dtm/dmiReqReg_data_reg[13]/D
system/dtm/dmiReqReg_data_reg[13]/R
system/dtm/dmiReqReg_data_reg[14]/CE
system/dtm/dmiReqReg_data_reg[14]/D
system/dtm/dmiReqReg_data_reg[14]/R
system/dtm/dmiReqReg_data_reg[15]/CE
system/dtm/dmiReqReg_data_reg[15]/D
system/dtm/dmiReqReg_data_reg[15]/R
system/dtm/dmiReqReg_data_reg[16]/CE
system/dtm/dmiReqReg_data_reg[16]/D
system/dtm/dmiReqReg_data_reg[16]/R
system/dtm/dmiReqReg_data_reg[17]/CE
system/dtm/dmiReqReg_data_reg[17]/D
system/dtm/dmiReqReg_data_reg[17]/R
system/dtm/dmiReqReg_data_reg[18]/CE
system/dtm/dmiReqReg_data_reg[18]/D
system/dtm/dmiReqReg_data_reg[18]/R
system/dtm/dmiReqReg_data_reg[19]/CE
system/dtm/dmiReqReg_data_reg[19]/D
system/dtm/dmiReqReg_data_reg[19]/R
system/dtm/dmiReqReg_data_reg[1]/CE
system/dtm/dmiReqReg_data_reg[1]/D
system/dtm/dmiReqReg_data_reg[1]/R
system/dtm/dmiReqReg_data_reg[20]/CE
system/dtm/dmiReqReg_data_reg[20]/D
system/dtm/dmiReqReg_data_reg[20]/R
system/dtm/dmiReqReg_data_reg[21]/CE
system/dtm/dmiReqReg_data_reg[21]/D
system/dtm/dmiReqReg_data_reg[21]/R
system/dtm/dmiReqReg_data_reg[22]/CE
system/dtm/dmiReqReg_data_reg[22]/D
system/dtm/dmiReqReg_data_reg[22]/R
system/dtm/dmiReqReg_data_reg[23]/CE
system/dtm/dmiReqReg_data_reg[23]/D
system/dtm/dmiReqReg_data_reg[23]/R
system/dtm/dmiReqReg_data_reg[24]/CE
system/dtm/dmiReqReg_data_reg[24]/D
system/dtm/dmiReqReg_data_reg[24]/R
system/dtm/dmiReqReg_data_reg[25]/CE
system/dtm/dmiReqReg_data_reg[25]/D
system/dtm/dmiReqReg_data_reg[25]/R
system/dtm/dmiReqReg_data_reg[26]/CE
system/dtm/dmiReqReg_data_reg[26]/D
system/dtm/dmiReqReg_data_reg[26]/R
system/dtm/dmiReqReg_data_reg[27]/CE
system/dtm/dmiReqReg_data_reg[27]/D
system/dtm/dmiReqReg_data_reg[27]/R
system/dtm/dmiReqReg_data_reg[28]/CE
system/dtm/dmiReqReg_data_reg[28]/D
system/dtm/dmiReqReg_data_reg[28]/R
system/dtm/dmiReqReg_data_reg[29]/CE
system/dtm/dmiReqReg_data_reg[29]/D
system/dtm/dmiReqReg_data_reg[29]/R
system/dtm/dmiReqReg_data_reg[2]/CE
system/dtm/dmiReqReg_data_reg[2]/D
system/dtm/dmiReqReg_data_reg[2]/R
system/dtm/dmiReqReg_data_reg[30]/CE
system/dtm/dmiReqReg_data_reg[30]/D
system/dtm/dmiReqReg_data_reg[30]/R
system/dtm/dmiReqReg_data_reg[31]/CE
system/dtm/dmiReqReg_data_reg[31]/D
system/dtm/dmiReqReg_data_reg[31]/R
system/dtm/dmiReqReg_data_reg[3]/CE
system/dtm/dmiReqReg_data_reg[3]/D
system/dtm/dmiReqReg_data_reg[3]/R
system/dtm/dmiReqReg_data_reg[4]/CE
system/dtm/dmiReqReg_data_reg[4]/D
system/dtm/dmiReqReg_data_reg[4]/R
system/dtm/dmiReqReg_data_reg[5]/CE
system/dtm/dmiReqReg_data_reg[5]/D
system/dtm/dmiReqReg_data_reg[5]/R
system/dtm/dmiReqReg_data_reg[6]/CE
system/dtm/dmiReqReg_data_reg[6]/D
system/dtm/dmiReqReg_data_reg[6]/R
system/dtm/dmiReqReg_data_reg[7]/CE
system/dtm/dmiReqReg_data_reg[7]/D
system/dtm/dmiReqReg_data_reg[7]/R
system/dtm/dmiReqReg_data_reg[8]/CE
system/dtm/dmiReqReg_data_reg[8]/D
system/dtm/dmiReqReg_data_reg[8]/R
system/dtm/dmiReqReg_data_reg[9]/CE
system/dtm/dmiReqReg_data_reg[9]/D
system/dtm/dmiReqReg_data_reg[9]/R
system/dtm/dmiReqReg_op_reg[0]/CE
system/dtm/dmiReqReg_op_reg[0]/D
system/dtm/dmiReqReg_op_reg[0]/R
system/dtm/dmiReqReg_op_reg[1]/CE
system/dtm/dmiReqReg_op_reg[1]/D
system/dtm/dmiReqReg_op_reg[1]/R
system/dtm/dmiReqValidReg_reg/CLR
system/dtm/dmiReqValidReg_reg/D
system/dtm/downgradeOpReg_reg/CLR
system/dtm/downgradeOpReg_reg/D
system/dtm/dtmInfoChain/regs_0_reg/CE
system/dtm/dtmInfoChain/regs_0_reg/D
system/dtm/dtmInfoChain/regs_0_reg/S
system/dtm/dtmInfoChain/regs_10_reg/CE
system/dtm/dtmInfoChain/regs_10_reg/D
system/dtm/dtmInfoChain/regs_11_reg/CE
system/dtm/dtmInfoChain/regs_11_reg/D
system/dtm/dtmInfoChain/regs_12_reg/CE
system/dtm/dtmInfoChain/regs_12_reg/D
system/dtm/dtmInfoChain/regs_12_reg/S
system/dtm/dtmInfoChain/regs_13_reg/CE
system/dtm/dtmInfoChain/regs_13_reg/D
system/dtm/dtmInfoChain/regs_13_reg/R
system/dtm/dtmInfoChain/regs_14_reg/CE
system/dtm/dtmInfoChain/regs_14_reg/D
system/dtm/dtmInfoChain/regs_14_reg/S
system/dtm/dtmInfoChain/regs_15_reg/CE
system/dtm/dtmInfoChain/regs_15_reg/D
system/dtm/dtmInfoChain/regs_15_reg/R
system/dtm/dtmInfoChain/regs_16_reg/CE
system/dtm/dtmInfoChain/regs_16_reg/D
system/dtm/dtmInfoChain/regs_16_reg/R
system/dtm/dtmInfoChain/regs_17_reg/CE
system/dtm/dtmInfoChain/regs_17_reg/D
system/dtm/dtmInfoChain/regs_17_reg/R
system/dtm/dtmInfoChain/regs_18_reg/CE
system/dtm/dtmInfoChain/regs_18_reg/D
system/dtm/dtmInfoChain/regs_18_reg/R
system/dtm/dtmInfoChain/regs_19_reg/CE
system/dtm/dtmInfoChain/regs_19_reg/D
system/dtm/dtmInfoChain/regs_19_reg/R
system/dtm/dtmInfoChain/regs_1_reg/CE
system/dtm/dtmInfoChain/regs_1_reg/D
system/dtm/dtmInfoChain/regs_1_reg/R
system/dtm/dtmInfoChain/regs_20_reg/CE
system/dtm/dtmInfoChain/regs_20_reg/D
system/dtm/dtmInfoChain/regs_20_reg/R
system/dtm/dtmInfoChain/regs_21_reg/CE
system/dtm/dtmInfoChain/regs_21_reg/D
system/dtm/dtmInfoChain/regs_21_reg/R
system/dtm/dtmInfoChain/regs_22_reg/CE
system/dtm/dtmInfoChain/regs_22_reg/D
system/dtm/dtmInfoChain/regs_22_reg/R
system/dtm/dtmInfoChain/regs_23_reg/CE
system/dtm/dtmInfoChain/regs_23_reg/D
system/dtm/dtmInfoChain/regs_23_reg/R
system/dtm/dtmInfoChain/regs_24_reg/CE
system/dtm/dtmInfoChain/regs_24_reg/D
system/dtm/dtmInfoChain/regs_24_reg/R
system/dtm/dtmInfoChain/regs_25_reg/CE
system/dtm/dtmInfoChain/regs_25_reg/D
system/dtm/dtmInfoChain/regs_25_reg/R
system/dtm/dtmInfoChain/regs_26_reg/CE
system/dtm/dtmInfoChain/regs_26_reg/D
system/dtm/dtmInfoChain/regs_26_reg/R
system/dtm/dtmInfoChain/regs_27_reg/CE
system/dtm/dtmInfoChain/regs_27_reg/D
system/dtm/dtmInfoChain/regs_27_reg/R
system/dtm/dtmInfoChain/regs_28_reg/CE
system/dtm/dtmInfoChain/regs_28_reg/D
system/dtm/dtmInfoChain/regs_28_reg/R
system/dtm/dtmInfoChain/regs_29_reg/CE
system/dtm/dtmInfoChain/regs_29_reg/D
system/dtm/dtmInfoChain/regs_29_reg/R
system/dtm/dtmInfoChain/regs_2_reg/CE
system/dtm/dtmInfoChain/regs_2_reg/D
system/dtm/dtmInfoChain/regs_2_reg/R
system/dtm/dtmInfoChain/regs_30_reg/CE
system/dtm/dtmInfoChain/regs_30_reg/D
system/dtm/dtmInfoChain/regs_30_reg/R
system/dtm/dtmInfoChain/regs_31_reg/D
system/dtm/dtmInfoChain/regs_3_reg/CE
system/dtm/dtmInfoChain/regs_3_reg/D
system/dtm/dtmInfoChain/regs_3_reg/R
system/dtm/dtmInfoChain/regs_4_reg/CE
system/dtm/dtmInfoChain/regs_4_reg/D
system/dtm/dtmInfoChain/regs_4_reg/S
system/dtm/dtmInfoChain/regs_5_reg/CE
system/dtm/dtmInfoChain/regs_5_reg/D
system/dtm/dtmInfoChain/regs_5_reg/S
system/dtm/dtmInfoChain/regs_6_reg/CE
system/dtm/dtmInfoChain/regs_6_reg/D
system/dtm/dtmInfoChain/regs_6_reg/S
system/dtm/dtmInfoChain/regs_7_reg/CE
system/dtm/dtmInfoChain/regs_7_reg/D
system/dtm/dtmInfoChain/regs_7_reg/R
system/dtm/dtmInfoChain/regs_8_reg/CE
system/dtm/dtmInfoChain/regs_8_reg/D
system/dtm/dtmInfoChain/regs_8_reg/R
system/dtm/dtmInfoChain/regs_9_reg/CE
system/dtm/dtmInfoChain/regs_9_reg/D
system/dtm/dtmInfoChain/regs_9_reg/R
system/dtm/stickyBusyReg_reg/CLR
system/dtm/stickyBusyReg_reg/D
system/dtm/stickyNonzeroRespReg_reg/CLR
system/dtm/stickyNonzeroRespReg_reg/D
system/dtm/tapIO_bypassChain/reg_0_reg/D
system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/CE
system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/D
system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CE
system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/D
system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CE
system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/D
system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CE
system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/D
system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CE
system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/D
system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/CE
system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/D
system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/S
system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/CE
system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/D
system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/R
system/dtm/tapIO_controllerInternal/irChain/regs_2_reg/CE
system/dtm/tapIO_controllerInternal/irChain/regs_2_reg/D
system/dtm/tapIO_controllerInternal/irChain/regs_2_reg/R
system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/CE
system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/D
system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/R
system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/CE
system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/R
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
system/dtm/tapIO_controllerInternal/tdoReg_reg/D
system/dtm/tapIO_idcodeChain/regs_0_reg/CE
system/dtm/tapIO_idcodeChain/regs_0_reg/D
system/dtm/tapIO_idcodeChain/regs_0_reg/S
system/dtm/tapIO_idcodeChain/regs_10_reg/CE
system/dtm/tapIO_idcodeChain/regs_10_reg/D
system/dtm/tapIO_idcodeChain/regs_10_reg/R
system/dtm/tapIO_idcodeChain/regs_11_reg/CE
system/dtm/tapIO_idcodeChain/regs_11_reg/D
system/dtm/tapIO_idcodeChain/regs_11_reg/R
system/dtm/tapIO_idcodeChain/regs_12_reg/CE
system/dtm/tapIO_idcodeChain/regs_12_reg/D
system/dtm/tapIO_idcodeChain/regs_12_reg/R
system/dtm/tapIO_idcodeChain/regs_13_reg/CE
system/dtm/tapIO_idcodeChain/regs_13_reg/D
system/dtm/tapIO_idcodeChain/regs_13_reg/R
system/dtm/tapIO_idcodeChain/regs_14_reg/CE
system/dtm/tapIO_idcodeChain/regs_14_reg/D
system/dtm/tapIO_idcodeChain/regs_14_reg/R
system/dtm/tapIO_idcodeChain/regs_15_reg/CE
system/dtm/tapIO_idcodeChain/regs_15_reg/D
system/dtm/tapIO_idcodeChain/regs_15_reg/R
system/dtm/tapIO_idcodeChain/regs_16_reg/CE
system/dtm/tapIO_idcodeChain/regs_16_reg/D
system/dtm/tapIO_idcodeChain/regs_16_reg/R
system/dtm/tapIO_idcodeChain/regs_17_reg/CE
system/dtm/tapIO_idcodeChain/regs_17_reg/D
system/dtm/tapIO_idcodeChain/regs_17_reg/R
system/dtm/tapIO_idcodeChain/regs_18_reg/CE
system/dtm/tapIO_idcodeChain/regs_18_reg/D
system/dtm/tapIO_idcodeChain/regs_18_reg/R
system/dtm/tapIO_idcodeChain/regs_19_reg/CE
system/dtm/tapIO_idcodeChain/regs_19_reg/D
system/dtm/tapIO_idcodeChain/regs_19_reg/R
system/dtm/tapIO_idcodeChain/regs_1_reg/CE
system/dtm/tapIO_idcodeChain/regs_1_reg/D
system/dtm/tapIO_idcodeChain/regs_1_reg/R
system/dtm/tapIO_idcodeChain/regs_20_reg/CE
system/dtm/tapIO_idcodeChain/regs_20_reg/D
system/dtm/tapIO_idcodeChain/regs_20_reg/R
system/dtm/tapIO_idcodeChain/regs_21_reg/CE
system/dtm/tapIO_idcodeChain/regs_21_reg/D
system/dtm/tapIO_idcodeChain/regs_21_reg/R
system/dtm/tapIO_idcodeChain/regs_22_reg/CE
system/dtm/tapIO_idcodeChain/regs_22_reg/D
system/dtm/tapIO_idcodeChain/regs_22_reg/R
system/dtm/tapIO_idcodeChain/regs_23_reg/CE
system/dtm/tapIO_idcodeChain/regs_23_reg/D
system/dtm/tapIO_idcodeChain/regs_23_reg/R
system/dtm/tapIO_idcodeChain/regs_24_reg/CE
system/dtm/tapIO_idcodeChain/regs_24_reg/D
system/dtm/tapIO_idcodeChain/regs_24_reg/R
system/dtm/tapIO_idcodeChain/regs_25_reg/CE
system/dtm/tapIO_idcodeChain/regs_25_reg/D
system/dtm/tapIO_idcodeChain/regs_25_reg/R
system/dtm/tapIO_idcodeChain/regs_26_reg/CE
system/dtm/tapIO_idcodeChain/regs_26_reg/D
system/dtm/tapIO_idcodeChain/regs_26_reg/R
system/dtm/tapIO_idcodeChain/regs_27_reg/CE
system/dtm/tapIO_idcodeChain/regs_27_reg/D
system/dtm/tapIO_idcodeChain/regs_27_reg/R
system/dtm/tapIO_idcodeChain/regs_28_reg/CE
system/dtm/tapIO_idcodeChain/regs_28_reg/D
system/dtm/tapIO_idcodeChain/regs_28_reg/R
system/dtm/tapIO_idcodeChain/regs_29_reg/CE
system/dtm/tapIO_idcodeChain/regs_29_reg/D
system/dtm/tapIO_idcodeChain/regs_29_reg/R
system/dtm/tapIO_idcodeChain/regs_2_reg/CE
system/dtm/tapIO_idcodeChain/regs_2_reg/D
system/dtm/tapIO_idcodeChain/regs_2_reg/R
system/dtm/tapIO_idcodeChain/regs_30_reg/CE
system/dtm/tapIO_idcodeChain/regs_30_reg/D
system/dtm/tapIO_idcodeChain/regs_30_reg/R
system/dtm/tapIO_idcodeChain/regs_31_reg/CE
system/dtm/tapIO_idcodeChain/regs_31_reg/D
system/dtm/tapIO_idcodeChain/regs_31_reg/R
system/dtm/tapIO_idcodeChain/regs_3_reg/CE
system/dtm/tapIO_idcodeChain/regs_3_reg/D
system/dtm/tapIO_idcodeChain/regs_3_reg/R
system/dtm/tapIO_idcodeChain/regs_4_reg/CE
system/dtm/tapIO_idcodeChain/regs_4_reg/D
system/dtm/tapIO_idcodeChain/regs_4_reg/R
system/dtm/tapIO_idcodeChain/regs_5_reg/CE
system/dtm/tapIO_idcodeChain/regs_5_reg/D
system/dtm/tapIO_idcodeChain/regs_5_reg/R
system/dtm/tapIO_idcodeChain/regs_6_reg/CE
system/dtm/tapIO_idcodeChain/regs_6_reg/D
system/dtm/tapIO_idcodeChain/regs_6_reg/R
system/dtm/tapIO_idcodeChain/regs_7_reg/CE
system/dtm/tapIO_idcodeChain/regs_7_reg/D
system/dtm/tapIO_idcodeChain/regs_7_reg/R
system/dtm/tapIO_idcodeChain/regs_8_reg/CE
system/dtm/tapIO_idcodeChain/regs_8_reg/D
system/dtm/tapIO_idcodeChain/regs_8_reg/R
system/dtm/tapIO_idcodeChain/regs_9_reg/CE
system/dtm/tapIO_idcodeChain/regs_9_reg/D
system/dtm/tapIO_idcodeChain/regs_9_reg/R
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/D
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/D
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_demux/beat_reg/D
system/serial_tl_domain/phy/in_demux/beat_reg/R
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[0]/CE
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[0]/D
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[1]/CE
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[1]/D
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[2]/CE
system/serial_tl_domain/phy/in_demux/channel_vec_0_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_0_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_1_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_2_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_3_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_4_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_5_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_6_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async/source/mem_7_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/ready_reg_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ready_reg_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/sink_valid/io_out_source_valid_0/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_gray_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[3]/CLR
system/serial_tl_domain/phy/in_phits_in_async/source/widx_widx_bin_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_0_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_1_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_2_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_3_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_4_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_5_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_6_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_1/source/mem_7_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ready_reg_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ready_reg_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_gray_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[3]/CLR
system/serial_tl_domain/phy/in_phits_in_async_1/source/widx_widx_bin_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_0_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_1_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_2_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_3_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_4_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_5_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_6_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_2/source/mem_7_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_gray_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[3]/CLR
system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_0_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_1_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_2_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_3_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_4_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_5_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_6_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_3/source/mem_7_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_gray_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[3]/CLR
system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_0_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_1_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_2_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_3_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_4_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_5_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_6_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[0]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[10]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[10]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[11]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[11]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[12]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[12]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[13]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[13]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[14]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[14]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[15]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[15]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[16]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[16]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[17]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[17]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[18]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[18]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[19]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[19]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[1]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[20]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[20]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[21]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[21]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[22]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[22]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[23]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[23]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[24]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[24]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[25]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[25]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[26]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[26]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[27]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[27]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[28]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[28]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[29]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[29]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[2]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[30]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[30]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[31]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[31]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[3]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[3]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[4]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[4]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[5]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[5]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[6]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[6]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[7]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[7]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[8]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[8]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[9]/CE
system/serial_tl_domain/phy/in_phits_in_async_4/source/mem_7_phit_reg[9]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ready_reg_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ready_reg_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/ridx_ridx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_gray_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[0]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[0]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[1]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[1]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[2]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[2]/D
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[3]/CLR
system/serial_tl_domain/phy/in_phits_in_async_4/source/widx_widx_bin_reg[3]/D
system/serial_tl_domain/phy/out_arb/beat_reg/D
system/serial_tl_domain/phy/out_arb/beat_reg/R
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]/CE
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]/D
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[1]/CE
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[1]/D
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[2]/CE
system/serial_tl_domain/phy/out_arb/chosen_reg_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[3]/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_ridx_bin_reg[3]/D
system/serial_tl_domain/phy/out_phits_out_async/sink/valid_reg_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/valid_reg_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/CE
system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[3]/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_ridx_bin_reg[3]/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/valid_reg_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/valid_reg_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_1/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[3]/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_ridx_bin_reg[3]/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/valid_reg_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/valid_reg_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_2/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/CE
system/serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
system/serial_tl_domain/phy/out_phits_out_async_3/sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_gray_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[3]/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/ridx_ridx_bin_reg[3]/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/valid_reg_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/valid_reg_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_gray_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[0]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[0]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[1]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[1]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[2]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[2]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[3]/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/ridx_ridx_bin_reg[3]/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/valid_reg_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/valid_reg_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_1/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_2/sync_2_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_0_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_1_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_1_reg/D
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
system/serial_tl_domain/phy/out_phits_out_async_4/sink/widx_widx_gray/output_chain_3/sync_2_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[32]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/CE
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/ridx_ridx_bin_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/ridx_ridx_bin_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_1_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_2_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/valid_reg_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/valid_reg_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_0_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_1_reg/D
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain/sync_2_reg/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[2]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[2]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[3]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[3]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[4]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[4]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[5]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[5]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[6]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[6]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[7]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[7]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[8]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_address_reg[8]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[0]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[10]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[11]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[12]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[13]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[14]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[15]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[16]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[17]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[18]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[1]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[1]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[20]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[22]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[23]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[24]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[25]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[26]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[27]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[28]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[28]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[2]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[2]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[30]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[30]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[31]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[31]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[3]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[3]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[4]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[5]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[6]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[7]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[8]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[9]/R
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_opcode_reg[2]/CE
system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_opcode_reg[2]/D
system/tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/CLR
system/tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/D
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/CLR
system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/D
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/CLR
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/D
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/CLR
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/D
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/D
system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/CLR
system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/D
system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/D
system/tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/CLR
system/tlDM/dmOuter/dmOuter/innerCtrlAckHaveResetReg_reg/D
system/tlDM/dmOuter/dmOuter/innerCtrlResumeReqReg_reg/CLR
system/tlDM/dmOuter/dmOuter/innerCtrlResumeReqReg_reg/D
system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/CLR
system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/D
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/D
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_1_reg/D
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_2_reg/D
system/tlDM/dmOuter/dmiBypass/bar/bypass_reg_reg/D
system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/D
system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/R
system/tlDM/dmOuter/dmiBypass/bar/flight_reg[1]/D
system/tlDM/dmOuter/dmiBypass/bar/flight_reg[1]/R
system/tlDM/dmOuter/dmiBypass/bar/in_reset_reg/D
system/tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/CE
system/tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/D
system/tlDM/dmOuter/dmiXbar/readys_mask_reg[0]/S
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/CE
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/CE
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/CE
system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/CLR
system/tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_1_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/D
system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/CLR
system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/D
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/D
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/D
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (121)
--------------------------------
 There are 121 input ports with no input delay specified. (HIGH)

axi4_mem_0_bits_ar_ready
axi4_mem_0_bits_aw_ready
axi4_mem_0_bits_b_bits_id[0]
axi4_mem_0_bits_b_bits_id[1]
axi4_mem_0_bits_b_bits_id[2]
axi4_mem_0_bits_b_bits_id[3]
axi4_mem_0_bits_b_bits_resp[0]
axi4_mem_0_bits_b_bits_resp[1]
axi4_mem_0_bits_b_valid
axi4_mem_0_bits_r_bits_data[0]
axi4_mem_0_bits_r_bits_data[10]
axi4_mem_0_bits_r_bits_data[11]
axi4_mem_0_bits_r_bits_data[12]
axi4_mem_0_bits_r_bits_data[13]
axi4_mem_0_bits_r_bits_data[14]
axi4_mem_0_bits_r_bits_data[15]
axi4_mem_0_bits_r_bits_data[16]
axi4_mem_0_bits_r_bits_data[17]
axi4_mem_0_bits_r_bits_data[18]
axi4_mem_0_bits_r_bits_data[19]
axi4_mem_0_bits_r_bits_data[1]
axi4_mem_0_bits_r_bits_data[20]
axi4_mem_0_bits_r_bits_data[21]
axi4_mem_0_bits_r_bits_data[22]
axi4_mem_0_bits_r_bits_data[23]
axi4_mem_0_bits_r_bits_data[24]
axi4_mem_0_bits_r_bits_data[25]
axi4_mem_0_bits_r_bits_data[26]
axi4_mem_0_bits_r_bits_data[27]
axi4_mem_0_bits_r_bits_data[28]
axi4_mem_0_bits_r_bits_data[29]
axi4_mem_0_bits_r_bits_data[2]
axi4_mem_0_bits_r_bits_data[30]
axi4_mem_0_bits_r_bits_data[31]
axi4_mem_0_bits_r_bits_data[32]
axi4_mem_0_bits_r_bits_data[33]
axi4_mem_0_bits_r_bits_data[34]
axi4_mem_0_bits_r_bits_data[35]
axi4_mem_0_bits_r_bits_data[36]
axi4_mem_0_bits_r_bits_data[37]
axi4_mem_0_bits_r_bits_data[38]
axi4_mem_0_bits_r_bits_data[39]
axi4_mem_0_bits_r_bits_data[3]
axi4_mem_0_bits_r_bits_data[40]
axi4_mem_0_bits_r_bits_data[41]
axi4_mem_0_bits_r_bits_data[42]
axi4_mem_0_bits_r_bits_data[43]
axi4_mem_0_bits_r_bits_data[44]
axi4_mem_0_bits_r_bits_data[45]
axi4_mem_0_bits_r_bits_data[46]
axi4_mem_0_bits_r_bits_data[47]
axi4_mem_0_bits_r_bits_data[48]
axi4_mem_0_bits_r_bits_data[49]
axi4_mem_0_bits_r_bits_data[4]
axi4_mem_0_bits_r_bits_data[50]
axi4_mem_0_bits_r_bits_data[51]
axi4_mem_0_bits_r_bits_data[52]
axi4_mem_0_bits_r_bits_data[53]
axi4_mem_0_bits_r_bits_data[54]
axi4_mem_0_bits_r_bits_data[55]
axi4_mem_0_bits_r_bits_data[56]
axi4_mem_0_bits_r_bits_data[57]
axi4_mem_0_bits_r_bits_data[58]
axi4_mem_0_bits_r_bits_data[59]
axi4_mem_0_bits_r_bits_data[5]
axi4_mem_0_bits_r_bits_data[60]
axi4_mem_0_bits_r_bits_data[61]
axi4_mem_0_bits_r_bits_data[62]
axi4_mem_0_bits_r_bits_data[63]
axi4_mem_0_bits_r_bits_data[6]
axi4_mem_0_bits_r_bits_data[7]
axi4_mem_0_bits_r_bits_data[8]
axi4_mem_0_bits_r_bits_data[9]
axi4_mem_0_bits_r_bits_id[0]
axi4_mem_0_bits_r_bits_id[1]
axi4_mem_0_bits_r_bits_id[2]
axi4_mem_0_bits_r_bits_id[3]
axi4_mem_0_bits_r_bits_last
axi4_mem_0_bits_r_bits_resp[0]
axi4_mem_0_bits_r_bits_resp[1]
axi4_mem_0_bits_r_valid
axi4_mem_0_bits_w_ready
custom_boot
jtag_TDI
jtag_TMS
reset_io
serial_tl_0_in_bits_phit[0]
serial_tl_0_in_bits_phit[10]
serial_tl_0_in_bits_phit[11]
serial_tl_0_in_bits_phit[12]
serial_tl_0_in_bits_phit[13]
serial_tl_0_in_bits_phit[14]
serial_tl_0_in_bits_phit[15]
serial_tl_0_in_bits_phit[16]
serial_tl_0_in_bits_phit[17]
serial_tl_0_in_bits_phit[18]
serial_tl_0_in_bits_phit[19]
serial_tl_0_in_bits_phit[1]
serial_tl_0_in_bits_phit[20]
serial_tl_0_in_bits_phit[21]
serial_tl_0_in_bits_phit[22]
serial_tl_0_in_bits_phit[23]
serial_tl_0_in_bits_phit[24]
serial_tl_0_in_bits_phit[25]
serial_tl_0_in_bits_phit[26]
serial_tl_0_in_bits_phit[27]
serial_tl_0_in_bits_phit[28]
serial_tl_0_in_bits_phit[29]
serial_tl_0_in_bits_phit[2]
serial_tl_0_in_bits_phit[30]
serial_tl_0_in_bits_phit[31]
serial_tl_0_in_bits_phit[3]
serial_tl_0_in_bits_phit[4]
serial_tl_0_in_bits_phit[5]
serial_tl_0_in_bits_phit[6]
serial_tl_0_in_bits_phit[7]
serial_tl_0_in_bits_phit[8]
serial_tl_0_in_bits_phit[9]
serial_tl_0_in_valid
serial_tl_0_out_ready
uart_0_rxd

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (184)
---------------------------------
 There are 182 ports with no output delay specified. (HIGH)

axi4_mem_0_bits_ar_bits_addr[10]
axi4_mem_0_bits_ar_bits_addr[11]
axi4_mem_0_bits_ar_bits_addr[12]
axi4_mem_0_bits_ar_bits_addr[13]
axi4_mem_0_bits_ar_bits_addr[14]
axi4_mem_0_bits_ar_bits_addr[15]
axi4_mem_0_bits_ar_bits_addr[16]
axi4_mem_0_bits_ar_bits_addr[17]
axi4_mem_0_bits_ar_bits_addr[18]
axi4_mem_0_bits_ar_bits_addr[19]
axi4_mem_0_bits_ar_bits_addr[20]
axi4_mem_0_bits_ar_bits_addr[21]
axi4_mem_0_bits_ar_bits_addr[22]
axi4_mem_0_bits_ar_bits_addr[23]
axi4_mem_0_bits_ar_bits_addr[24]
axi4_mem_0_bits_ar_bits_addr[25]
axi4_mem_0_bits_ar_bits_addr[26]
axi4_mem_0_bits_ar_bits_addr[27]
axi4_mem_0_bits_ar_bits_addr[30]
axi4_mem_0_bits_ar_bits_addr[31]
axi4_mem_0_bits_ar_bits_addr[6]
axi4_mem_0_bits_ar_bits_addr[7]
axi4_mem_0_bits_ar_bits_addr[8]
axi4_mem_0_bits_ar_bits_addr[9]
axi4_mem_0_bits_ar_bits_id[0]
axi4_mem_0_bits_ar_bits_id[1]
axi4_mem_0_bits_ar_bits_id[2]
axi4_mem_0_bits_ar_bits_id[3]
axi4_mem_0_bits_ar_bits_len[0]
axi4_mem_0_bits_ar_bits_len[1]
axi4_mem_0_bits_ar_bits_len[2]
axi4_mem_0_bits_ar_bits_len[3]
axi4_mem_0_bits_ar_bits_size[0]
axi4_mem_0_bits_ar_bits_size[1]
axi4_mem_0_bits_ar_valid
axi4_mem_0_bits_aw_bits_addr[10]
axi4_mem_0_bits_aw_bits_addr[11]
axi4_mem_0_bits_aw_bits_addr[12]
axi4_mem_0_bits_aw_bits_addr[13]
axi4_mem_0_bits_aw_bits_addr[14]
axi4_mem_0_bits_aw_bits_addr[15]
axi4_mem_0_bits_aw_bits_addr[16]
axi4_mem_0_bits_aw_bits_addr[17]
axi4_mem_0_bits_aw_bits_addr[18]
axi4_mem_0_bits_aw_bits_addr[19]
axi4_mem_0_bits_aw_bits_addr[20]
axi4_mem_0_bits_aw_bits_addr[21]
axi4_mem_0_bits_aw_bits_addr[22]
axi4_mem_0_bits_aw_bits_addr[23]
axi4_mem_0_bits_aw_bits_addr[24]
axi4_mem_0_bits_aw_bits_addr[25]
axi4_mem_0_bits_aw_bits_addr[26]
axi4_mem_0_bits_aw_bits_addr[27]
axi4_mem_0_bits_aw_bits_addr[30]
axi4_mem_0_bits_aw_bits_addr[31]
axi4_mem_0_bits_aw_bits_addr[6]
axi4_mem_0_bits_aw_bits_addr[7]
axi4_mem_0_bits_aw_bits_addr[8]
axi4_mem_0_bits_aw_bits_addr[9]
axi4_mem_0_bits_aw_bits_id[0]
axi4_mem_0_bits_aw_bits_id[1]
axi4_mem_0_bits_aw_bits_id[2]
axi4_mem_0_bits_aw_bits_id[3]
axi4_mem_0_bits_aw_bits_len[0]
axi4_mem_0_bits_aw_bits_len[1]
axi4_mem_0_bits_aw_bits_len[2]
axi4_mem_0_bits_aw_bits_len[3]
axi4_mem_0_bits_aw_bits_size[0]
axi4_mem_0_bits_aw_bits_size[1]
axi4_mem_0_bits_aw_valid
axi4_mem_0_bits_b_ready
axi4_mem_0_bits_r_ready
axi4_mem_0_bits_w_bits_data[0]
axi4_mem_0_bits_w_bits_data[10]
axi4_mem_0_bits_w_bits_data[11]
axi4_mem_0_bits_w_bits_data[12]
axi4_mem_0_bits_w_bits_data[13]
axi4_mem_0_bits_w_bits_data[14]
axi4_mem_0_bits_w_bits_data[15]
axi4_mem_0_bits_w_bits_data[16]
axi4_mem_0_bits_w_bits_data[17]
axi4_mem_0_bits_w_bits_data[18]
axi4_mem_0_bits_w_bits_data[19]
axi4_mem_0_bits_w_bits_data[1]
axi4_mem_0_bits_w_bits_data[20]
axi4_mem_0_bits_w_bits_data[21]
axi4_mem_0_bits_w_bits_data[22]
axi4_mem_0_bits_w_bits_data[23]
axi4_mem_0_bits_w_bits_data[24]
axi4_mem_0_bits_w_bits_data[25]
axi4_mem_0_bits_w_bits_data[26]
axi4_mem_0_bits_w_bits_data[27]
axi4_mem_0_bits_w_bits_data[28]
axi4_mem_0_bits_w_bits_data[29]
axi4_mem_0_bits_w_bits_data[2]
axi4_mem_0_bits_w_bits_data[30]
axi4_mem_0_bits_w_bits_data[31]
axi4_mem_0_bits_w_bits_data[32]
axi4_mem_0_bits_w_bits_data[33]
axi4_mem_0_bits_w_bits_data[34]
axi4_mem_0_bits_w_bits_data[35]
axi4_mem_0_bits_w_bits_data[36]
axi4_mem_0_bits_w_bits_data[37]
axi4_mem_0_bits_w_bits_data[38]
axi4_mem_0_bits_w_bits_data[39]
axi4_mem_0_bits_w_bits_data[3]
axi4_mem_0_bits_w_bits_data[40]
axi4_mem_0_bits_w_bits_data[41]
axi4_mem_0_bits_w_bits_data[42]
axi4_mem_0_bits_w_bits_data[43]
axi4_mem_0_bits_w_bits_data[44]
axi4_mem_0_bits_w_bits_data[45]
axi4_mem_0_bits_w_bits_data[46]
axi4_mem_0_bits_w_bits_data[47]
axi4_mem_0_bits_w_bits_data[48]
axi4_mem_0_bits_w_bits_data[49]
axi4_mem_0_bits_w_bits_data[4]
axi4_mem_0_bits_w_bits_data[50]
axi4_mem_0_bits_w_bits_data[51]
axi4_mem_0_bits_w_bits_data[52]
axi4_mem_0_bits_w_bits_data[53]
axi4_mem_0_bits_w_bits_data[54]
axi4_mem_0_bits_w_bits_data[55]
axi4_mem_0_bits_w_bits_data[56]
axi4_mem_0_bits_w_bits_data[57]
axi4_mem_0_bits_w_bits_data[58]
axi4_mem_0_bits_w_bits_data[59]
axi4_mem_0_bits_w_bits_data[5]
axi4_mem_0_bits_w_bits_data[60]
axi4_mem_0_bits_w_bits_data[61]
axi4_mem_0_bits_w_bits_data[62]
axi4_mem_0_bits_w_bits_data[63]
axi4_mem_0_bits_w_bits_data[6]
axi4_mem_0_bits_w_bits_data[7]
axi4_mem_0_bits_w_bits_data[8]
axi4_mem_0_bits_w_bits_data[9]
axi4_mem_0_bits_w_bits_last
axi4_mem_0_bits_w_bits_strb[0]
axi4_mem_0_bits_w_bits_strb[1]
axi4_mem_0_bits_w_bits_strb[2]
axi4_mem_0_bits_w_bits_strb[3]
axi4_mem_0_bits_w_bits_strb[4]
axi4_mem_0_bits_w_bits_strb[5]
axi4_mem_0_bits_w_bits_strb[6]
axi4_mem_0_bits_w_bits_strb[7]
axi4_mem_0_bits_w_valid
jtag_TDO
serial_tl_0_in_ready
serial_tl_0_out_bits_phit[0]
serial_tl_0_out_bits_phit[10]
serial_tl_0_out_bits_phit[11]
serial_tl_0_out_bits_phit[12]
serial_tl_0_out_bits_phit[13]
serial_tl_0_out_bits_phit[14]
serial_tl_0_out_bits_phit[15]
serial_tl_0_out_bits_phit[16]
serial_tl_0_out_bits_phit[17]
serial_tl_0_out_bits_phit[18]
serial_tl_0_out_bits_phit[19]
serial_tl_0_out_bits_phit[1]
serial_tl_0_out_bits_phit[20]
serial_tl_0_out_bits_phit[21]
serial_tl_0_out_bits_phit[22]
serial_tl_0_out_bits_phit[23]
serial_tl_0_out_bits_phit[24]
serial_tl_0_out_bits_phit[25]
serial_tl_0_out_bits_phit[26]
serial_tl_0_out_bits_phit[27]
serial_tl_0_out_bits_phit[28]
serial_tl_0_out_bits_phit[29]
serial_tl_0_out_bits_phit[2]
serial_tl_0_out_bits_phit[30]
serial_tl_0_out_bits_phit[31]
serial_tl_0_out_bits_phit[3]
serial_tl_0_out_bits_phit[4]
serial_tl_0_out_bits_phit[5]
serial_tl_0_out_bits_phit[6]
serial_tl_0_out_bits_phit[7]
serial_tl_0_out_bits_phit[8]
serial_tl_0_out_bits_phit[9]
serial_tl_0_out_valid
uart_0_txd

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)

axi4_mem_0_clock
clock_tap


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.356        0.000                      0               142935       -0.650    -2714.471                  50550               142935        9.458        0.000                       0                 58517  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               9.356        0.000                      0               142680       -0.650    -2698.939                  50516               142680        9.458        0.000                       0                 58517  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   19.040        0.000                      0                  255       -0.473      -15.532                     34                  255  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.356ns,  Total Violation        0.000ns
Hold  :        50516  Failing Endpoints,  Worst Slack       -0.650ns,  Total Violation    -2698.939ns
PW    :            0  Failing Endpoints,  Worst Slack        9.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.356ns  (required time - arrival time)
  Source:                 clock_en_reg/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gated_clock_debug_clock_gate/en_latched_reg/D
                            (negative level-sensitive latch clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.079ns (29.924%)  route 0.185ns (70.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 12.913 - 10.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    clock_tap_OBUF_BUFG
                         FDPE                                         r  clock_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.079     3.419 r  clock_en_reg/Q
                         net (fo=1, unplaced)         0.185     3.604    gated_clock_debug_clock_gate/clock_en
                         LDCE                                         r  gated_clock_debug_clock_gate/en_latched_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
                                                      0.000    10.000 f  clock_uncore (IN)
                         net (fo=0)                   0.000    10.000    clock_uncore_IBUF_inst/I
                                                                      f  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    10.317 f  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.317    clock_uncore_IBUF_inst/OUT
                                                                      f  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.317 f  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    10.450    clock_tap_OBUF
                                                                      f  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.474 f  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    12.913    gated_clock_debug_clock_gate/clock_tap_OBUF_BUFG
                         LDCE                                         r  gated_clock_debug_clock_gate/en_latched_reg/G  (IS_INVERTED)
                         clock pessimism              0.282    13.195    
                         clock uncertainty           -0.235    12.960    
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  9.356    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.788ns (28.834%)  route 4.413ns (71.166%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=14 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.849 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/O
                         net (fo=31, unplaced)        0.245     8.094    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.129 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/O
                         net (fo=34, unplaced)        0.247     8.376    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.411 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/O
                         net (fo=1, unplaced)         0.141     8.552    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.650 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/O
                         net (fo=23, unplaced)        0.238     8.888    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/O
                         net (fo=30, unplaced)        0.199     9.122    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     9.220 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/O
                         net (fo=5, unplaced)         0.204     9.424    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_reg_1
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.069     9.493 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_i_1/O
                         net (fo=1, unplaced)         0.048     9.541    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_i_1_n_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_release_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.754ns (28.442%)  route 4.413ns (71.558%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=14 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.849 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/O
                         net (fo=31, unplaced)        0.245     8.094    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.129 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/O
                         net (fo=34, unplaced)        0.247     8.376    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.411 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/O
                         net (fo=1, unplaced)         0.141     8.552    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.650 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/O
                         net (fo=23, unplaced)        0.238     8.888    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/O
                         net (fo=30, unplaced)        0.199     9.122    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     9.220 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/O
                         net (fo=5, unplaced)         0.204     9.424    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_reg_1
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     9.459 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_i_1/O
                         net (fo=1, unplaced)         0.048     9.507    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_i_1_n_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_rprobe_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_releaseack_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.754ns (28.442%)  route 4.413ns (71.558%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=15 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.849 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/O
                         net (fo=31, unplaced)        0.245     8.094    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.129 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/O
                         net (fo=34, unplaced)        0.247     8.376    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.411 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/O
                         net (fo=1, unplaced)         0.141     8.552    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.650 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/O
                         net (fo=23, unplaced)        0.238     8.888    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/O
                         net (fo=30, unplaced)        0.199     9.122    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     9.220 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/O
                         net (fo=5, unplaced)         0.204     9.424    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_releaseack_reg_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_releaseack_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     9.459 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_releaseack_i_1/O
                         net (fo=1, unplaced)         0.048     9.507    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_releaseack_reg_1
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_releaseack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_releaseack_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_releaseack_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeackfirst_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.754ns (28.442%)  route 4.413ns (71.558%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=14 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.849 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/O
                         net (fo=31, unplaced)        0.245     8.094    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.129 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/O
                         net (fo=34, unplaced)        0.247     8.376    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.411 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/O
                         net (fo=1, unplaced)         0.141     8.552    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.650 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/O
                         net (fo=23, unplaced)        0.238     8.888    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/O
                         net (fo=30, unplaced)        0.199     9.122    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     9.220 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/O
                         net (fo=5, unplaced)         0.204     9.424    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_rprobeackfirst_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     9.459 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_rprobeackfirst_i_1/O
                         net (fo=1, unplaced)         0.048     9.507    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeackfirst_reg_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeackfirst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeackfirst_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeackfirst_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeacklast_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.754ns (28.442%)  route 4.413ns (71.558%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=15 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.849 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/O
                         net (fo=31, unplaced)        0.245     8.094    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.129 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/O
                         net (fo=34, unplaced)        0.247     8.376    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.411 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/O
                         net (fo=1, unplaced)         0.141     8.552    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.650 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/O
                         net (fo=23, unplaced)        0.238     8.888    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2/O
                         net (fo=30, unplaced)        0.199     9.122    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     9.220 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2/O
                         net (fo=5, unplaced)         0.204     9.424    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[0]_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_rprobeacklast_i_1__3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     9.459 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_rprobeacklast_i_1__3/O
                         net (fo=1, unplaced)         0.048     9.507    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeacklast_reg_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeacklast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeacklast_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_rprobeacklast_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.693ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.780ns (28.934%)  route 4.372ns (71.066%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=15 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     7.849 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_5__3/O
                         net (fo=31, unplaced)        0.245     8.094    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_14
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.129 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__4/O
                         net (fo=34, unplaced)        0.247     8.376    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.411 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4/O
                         net (fo=1, unplaced)         0.141     8.552    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_5__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.650 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3/O
                         net (fo=23, unplaced)        0.238     8.888    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/meta_tag_reg[0]_1
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/meta_hit_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/meta_hit_i_3/O
                         net (fo=5, unplaced)         0.158     9.081    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/s_writeback_reg_10
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_pprobeacklast_i_4/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     9.171 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_pprobeacklast_i_4/O
                         net (fo=5, unplaced)         0.204     9.375    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_reg_1
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     9.444 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_i_1/O
                         net (fo=1, unplaced)         0.048     9.492    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_i_1_n_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 13.693    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.780ns (28.990%)  route 4.360ns (71.010%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=13 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_3/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     7.815 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/request_set[9]_i_3/O
                         net (fo=31, unplaced)        0.245     8.060    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_18
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     8.095 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__1/O
                         net (fo=34, unplaced)        0.247     8.342    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_valid_reg_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.377 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__2/O
                         net (fo=1, unplaced)         0.141     8.518    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__2_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.616 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__1/O
                         net (fo=23, unplaced)        0.238     8.854    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/meta_tag_reg[0]_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/meta_state[0]_i_2__1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/meta_state[0]_i_2__1/O
                         net (fo=3, unplaced)         0.146     9.069    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/bad_grant_reg_2
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_i_3__1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090     9.159 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_i_3__1/O
                         net (fo=5, unplaced)         0.204     9.363    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_grantlast_reg_2
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_grantlast_i_2__1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     9.432 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_grantlast_i_2__1/O
                         net (fo=1, unplaced)         0.048     9.480    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_reg_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/w_grantlast_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.780ns (28.990%)  route 4.360ns (71.010%))
  Logic Levels:           23  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=14 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/request_set[9]_i_5__1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     7.815 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/request_set[9]_i_5__1/O
                         net (fo=31, unplaced)        0.245     8.060    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_22
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     8.095 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__2/O
                         net (fo=34, unplaced)        0.247     8.342    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[18]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.377 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__3/O
                         net (fo=1, unplaced)         0.141     8.518    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__3_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__3/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.616 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__3/O
                         net (fo=23, unplaced)        0.238     8.854    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/meta_tag_reg[0]_2
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/meta_state[0]_i_2__3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.069     8.923 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/meta_state[0]_i_2__3/O
                         net (fo=3, unplaced)         0.146     9.069    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/bad_grant_reg_2
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_i_3__3/I1
                         LUT5 (Prop_LUT5_I1_O)        0.090     9.159 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_i_3__3/O
                         net (fo=5, unplaced)         0.204     9.363    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_grantlast_reg_4
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_grantlast_i_2__3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     9.432 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext/w_grantlast_i_2__3/O
                         net (fo=1, unplaced)         0.048     9.480    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_reg_0
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_grantlast_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.712ns  (required time - arrival time)
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_release_reg/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 1.720ns (28.045%)  route 4.413ns (71.955%))
  Logic Levels:           23  (LUT2=2 LUT4=3 LUT5=3 LUT6=14 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe_reg/Q
                         net (fo=19, unplaced)        0.202     3.621    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_rprobe
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.770 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38/O
                         net (fo=1, unplaced)         0.141     3.911    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_38_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/I1
                         LUT6 (Prop_LUT6_I1_O)        0.098     4.009 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15/O
                         net (fo=2, unplaced)         0.140     4.149    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_15_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.239 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/robin_filter[6]_i_5/O
                         net (fo=5, unplaced)         0.158     4.397    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshr_request[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.487 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s2_req_source[0]_i_3/O
                         net (fo=2, unplaced)         0.186     4.673    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/p_1_in[0]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.708 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_9/O
                         net (fo=2, unplaced)         0.140     4.848    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/_GEN_91
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     4.938 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/set_r[9]_i_5/O
                         net (fo=163, unplaced)       0.283     5.221    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_3_in
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.256 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42/O
                         net (fo=1, unplaced)         0.186     5.442    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_42_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/I1
                         LUT5 (Prop_LUT5_I1_O)        0.035     5.477 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_23/O
                         net (fo=2, unplaced)         0.186     5.663    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/p_0_in13_out[2]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.698 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_15_0_0_i_7/O
                         net (fo=63, unplaced)        0.261     5.959    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/p_4_out[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.994 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0/O
                         net (fo=1, unplaced)         0.141     6.135    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_50__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     6.233 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0/O
                         net (fo=1, unplaced)         0.186     6.419    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_25__0_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     6.454 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext/Memory_reg_0_63_0_5_i_6__0/O
                         net (fo=63, unplaced)        0.184     6.638    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/ADDRE0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/RADR0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.148     6.786 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext/Memory_reg_0_63_21_27/RAME/O
                         net (fo=17, unplaced)        0.152     6.938    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/R0_data0[6]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.149     7.087 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8/O
                         net (fo=1, unplaced)         0.141     7.228    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_8_n_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     7.326 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/tag[12]_i_4/O
                         net (fo=24, unplaced)        0.190     7.516    system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/lb_tag_mismatch
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/I1
                         LUT2 (Prop_LUT2_I1_O)        0.050     7.566 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/ram_reg_bram_0_i_65__3/O
                         net (fo=8, unplaced)         0.214     7.780    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/_GEN_220
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/request_set[9]_i_5__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.815 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/request_set[9]_i_5__2/O
                         net (fo=31, unplaced)        0.245     8.060    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/_GEN_16
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     8.095 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/request_control_i_2__3/O
                         net (fo=34, unplaced)        0.247     8.342    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[15]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__4/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     8.377 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__4/O
                         net (fo=1, unplaced)         0.141     8.518    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_4__4_n_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.098     8.616 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/meta_tag[12]_i_3__0/O
                         net (fo=23, unplaced)        0.238     8.854    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/valid_reg[1]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     8.889 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/bad_grant_i_2__0/O
                         net (fo=30, unplaced)        0.199     9.088    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[1]
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.098     9.186 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/w_releaseack_i_2__0/O
                         net (fo=5, unplaced)         0.204     9.390    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/directoryFanout_reg[1]_0
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/s_release_i_1__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     9.425 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext/s_release_i_1__0/O
                         net (fo=1, unplaced)         0.048     9.473    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_release_reg_3
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/clock_tap_OBUF_BUFG
                         FDSE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_release_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDSE (Setup_FDSE_C_D)        0.025    23.185    system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_release_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 13.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.650ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/sbState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.093ns (40.969%)  route 0.134ns (59.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tlDM/dmInner/dmInner/sb2tlOpt/sbState_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.971 r  system/tlDM/dmInner/dmInner/sb2tlOpt/sbState_reg[1]/Q
                         net (fo=24, unplaced)        0.111     3.082    system/tlDM/dmInner/_sb2tlOpt_io_sbStateOut[1]
                                                                      r  system/tlDM/dmInner/SBCSFieldsReg_sbbusy_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.035     3.117 r  system/tlDM/dmInner/SBCSFieldsReg_sbbusy_i_1/O
                         net (fo=1, unplaced)         0.023     3.140    system/tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg_0
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBCSFieldsReg_sbbusy_reg
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.591ns  (arrival time - required time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.080ns (27.972%)  route 0.206ns (72.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.183     3.154    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.022     3.176 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.023     3.199    system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/SR[0]
                         FDCE                                         r  system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Hold_FDCE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.591ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/hrmaskReg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.152ns (53.147%)  route 0.134ns (46.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.111     3.082    system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_0_reg
                                                                      r  system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_0_i_1__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.094     3.176 r  system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/hrmaskReg_0_i_1__0/O
                         net (fo=1, unplaced)         0.023     3.199    system/tlDM/dmInner/dmInner/hrmaskReg_0_reg_0
                         FDRE                                         r  system/tlDM/dmInner/dmInner/hrmaskReg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/hrmaskReg_0_reg/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/hrmaskReg_0_reg
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.510ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.398%)  route 0.138ns (37.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.163     3.076 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/O
                         net (fo=8, unplaced)         0.115     3.191    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[7]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_0[7]_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.257 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_0[7]_i_2/O
                         net (fo=1, unplaced)         0.023     3.280    system/tlDM/dmInner/dmInner/sb2tlOpt_n_61
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.510ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.398%)  route 0.138ns (37.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.163     3.076 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/O
                         net (fo=8, unplaced)         0.115     3.191    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[7]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_1[7]_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.257 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_1[7]_i_2/O
                         net (fo=1, unplaced)         0.023     3.280    system/tlDM/dmInner/dmInner/sb2tlOpt_n_69
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.510ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.398%)  route 0.138ns (37.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.163     3.076 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/O
                         net (fo=8, unplaced)         0.115     3.191    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[7]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_2[7]_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.257 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_2[7]_i_2/O
                         net (fo=1, unplaced)         0.023     3.280    system/tlDM/dmInner/dmInner/sb2tlOpt_n_85
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.510ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.398%)  route 0.138ns (37.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.163     3.076 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAME/O
                         net (fo=8, unplaced)         0.115     3.191    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[7]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_3[7]_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.257 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_3[7]_i_2/O
                         net (fo=1, unplaced)         0.023     3.280    system/tlDM/dmInner/dmInner/sb2tlOpt_n_77
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.509ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.230ns (62.500%)  route 0.138ns (37.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.164     3.077 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/O
                         net (fo=8, unplaced)         0.115     3.192    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[1]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_0[1]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.258 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_0[1]_i_1/O
                         net (fo=1, unplaced)         0.023     3.281    system/tlDM/dmInner/dmInner/sb2tlOpt_n_67
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.509ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.230ns (62.500%)  route 0.138ns (37.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.164     3.077 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/O
                         net (fo=8, unplaced)         0.115     3.192    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[1]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_1[1]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.258 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_1[1]_i_1/O
                         net (fo=1, unplaced)         0.023     3.281    system/tlDM/dmInner/dmInner/sb2tlOpt_n_75
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.509ns  (arrival time - required time)
  Source:                 system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.230ns (62.500%)  route 0.138ns (37.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/WCLK
                         RAMD32                                       r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.164     3.077 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/Memory_reg_0_1_0_9/RAMB/O
                         net (fo=8, unplaced)         0.115     3.192    system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/_sb2tlOpt_io_dataOut[1]
                                                                      r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_2[1]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.066     3.258 r  system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/ram_ext/SBDATAFieldsReg_0_2[1]_i_1/O
                         net (fo=1, unplaced)         0.023     3.281    system/tlDM/dmInner/dmInner/sb2tlOpt_n_91
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/CLK
                         FDRE                                         r  system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]/C
                         clock pessimism             -0.250     3.730    
                         FDRE (Hold_FDRE_C_D)         0.060     3.790    system/tlDM/dmInner/dmInner/SBDATAFieldsReg_0_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                 -0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_uncore }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431               system/bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458                system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       19.040ns,  Total Violation        0.000ns
Hold  :           34  Failing Endpoints,  Worst Slack       -0.473ns,  Total Violation      -15.532ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/clint_domain/intsource/reg_0/SR[0]
                         FDCE                                         f  system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/clint_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/clint_domain/intsource/reg_0/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/clint_domain/intsource/reg_0/SR[0]
                         FDCE                                         f  system/clint_domain/intsource/reg_0/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/clint_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/clint_domain/intsource/reg_0/reg_0_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/clint_domain/intsource/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/plic_domain/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/plic_domain/intsource/reg_0/SR[0]
                         FDCE                                         f  system/plic_domain/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/plic_domain/intsource/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/plic_domain/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/plic_domain/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/plic_domain/intsource_1/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/plic_domain/intsource_1/reg_0/SR[0]
                         FDCE                                         f  system/plic_domain/intsource_1/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/plic_domain/intsource_1/reg_0/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/plic_domain/intsource_1/reg_0/reg_0_reg/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/plic_domain/intsource_1/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/serial_tl_domain/phy/in_phits_in_async/sink/SR[0]
                         FDCE                                         f  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/serial_tl_domain/phy/in_phits_in_async/sink/SR[0]
                         FDCE                                         f  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/serial_tl_domain/phy/in_phits_in_async/sink/SR[0]
                         FDCE                                         f  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/serial_tl_domain/phy/in_phits_in_async/sink/SR[0]
                         FDCE                                         f  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[3]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/serial_tl_domain/phy/in_phits_in_async/sink/SR[0]
                         FDCE                                         f  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[0]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     3.419 r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=178, unplaced)       0.236     3.655    system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
                                                                      r  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.690 f  system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/valids_0_i_1__4/O
                         net (fo=6019, unplaced)      0.364     4.054    system/serial_tl_domain/phy/in_phits_in_async/sink/SR[0]
                         FDCE                                         f  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000    20.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317    20.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    20.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    20.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133    20.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    20.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439    22.913    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[1]/C
                         clock pessimism              0.282    23.195    
                         clock uncertainty           -0.035    23.160    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    23.094    system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_ridx_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 19.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.111ns (35.577%)  route 0.201ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.072     3.043    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/I0
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.096 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, unplaced)         0.129     3.225    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
                         FDCE                                         f  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.451ns  (arrival time - required time)
  Source:                 debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.080ns (23.952%)  route 0.254ns (76.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    debug_reset_syncd_debug_reset_sync/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.971 r  debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, unplaced)         0.100     3.071    debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
                                                                      r  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.022     3.093 f  debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=29, unplaced)        0.154     3.247    system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
                         FDCE                                         f  system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.403     0.970    gated_clock_debug_clock_gate/clock_tap_OBUF
                                                                      r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     1.005 r  gated_clock_debug_clock_gate/_gated_clock_debug_clock_gate_out_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.363     1.368    _gated_clock_debug_clock_gate_out
                                                                      r  _gated_clock_debug_clock_gate_out_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.396 r  _gated_clock_debug_clock_gate_out_BUFG_inst/O
                         net (fo=1067, unplaced)      2.584     3.980    system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/CLK
                         FDCE                                         r  system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.250     3.730    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.698    system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                 -0.451    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1814 Endpoints
Min Delay          1814 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi4_mem_0_bits_r_valid
                            (input port)
  Destination:            axi4_mem_0_bits_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 1.987ns (37.918%)  route 3.253ns (62.082%))
  Logic Levels:           15  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axi4_mem_0_bits_r_valid (IN)
                         net (fo=0)                   0.000     0.000    axi4_mem_0_bits_r_valid_IBUF_inst/I
                                                                      f  axi4_mem_0_bits_r_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  axi4_mem_0_bits_r_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    axi4_mem_0_bits_r_valid_IBUF_inst/OUT
                                                                      f  axi4_mem_0_bits_r_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  axi4_mem_0_bits_r_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, unplaced)         0.483     1.050    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_r_valid_IBUF
                                                                      f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.140 f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/O
                         net (fo=6, unplaced)         0.208     1.348    system/mbus/buffer_1/nodeIn_d_q/_coupler_to_memory_controller_port_named_axi4_auto_widget_anon_in_d_valid
                                                                      f  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     1.383 r  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/O
                         net (fo=3, unplaced)         0.192     1.575    system/mbus/mbus_xbar/winner_1__0
                                                                      r  system/mbus/mbus_xbar/state_1_i_1__4/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.610 r  system/mbus/mbus_xbar/state_1_i_1__4/O
                         net (fo=76, unplaced)        0.265     1.875    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/muxState_1
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     1.910 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/O
                         net (fo=3, unplaced)         0.192     2.102    system/mbus/buffer_1/nodeIn_d_q/ram_ext/_mbus_auto_bus_xing_in_d_bits_source[0]
                                                                      r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.137 r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/O
                         net (fo=1, unplaced)         0.186     2.323    system/coh_wrapper/cork/q_1/ram_ext/sink_reg[0]_2
                                                                      r  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.358 f  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/O
                         net (fo=2, unplaced)         0.186     2.544    system/coh_wrapper/cork/q/ram_ext/select[2]_i_3_0[0]
                                                                      f  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.579 r  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.765    system/coh_wrapper/cork/q/ram_ext/select[2]_i_6_n_0
                                                                      r  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.800 f  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/O
                         net (fo=2, unplaced)         0.186     2.986    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/maybe_full_reg_19
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     3.021 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/O
                         net (fo=5, unplaced)         0.204     3.225    system/coh_wrapper/cork/maybe_full_reg_1
                                                                      f  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.260 r  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.468    system/mbus/mbus_xbar/_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready
                                                                      r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.503 r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     3.695    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/_mbus_xbar_auto_anon_out_0_d_ready
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_b_ready_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.730 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_b_ready_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.565     4.295    axi4_mem_0_bits_b_ready_OBUF
                                                                      r  axi4_mem_0_bits_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     5.240 r  axi4_mem_0_bits_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.240    axi4_mem_0_bits_b_ready
                                                                      r  axi4_mem_0_bits_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi4_mem_0_bits_r_valid
                            (input port)
  Destination:            axi4_mem_0_bits_r_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 1.987ns (37.918%)  route 3.253ns (62.082%))
  Logic Levels:           15  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axi4_mem_0_bits_r_valid (IN)
                         net (fo=0)                   0.000     0.000    axi4_mem_0_bits_r_valid_IBUF_inst/I
                                                                      f  axi4_mem_0_bits_r_valid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 f  axi4_mem_0_bits_r_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    axi4_mem_0_bits_r_valid_IBUF_inst/OUT
                                                                      f  axi4_mem_0_bits_r_valid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 f  axi4_mem_0_bits_r_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, unplaced)         0.483     1.050    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_r_valid_IBUF
                                                                      f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.140 f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/O
                         net (fo=6, unplaced)         0.208     1.348    system/mbus/buffer_1/nodeIn_d_q/_coupler_to_memory_controller_port_named_axi4_auto_widget_anon_in_d_valid
                                                                      f  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     1.383 r  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/O
                         net (fo=3, unplaced)         0.192     1.575    system/mbus/mbus_xbar/winner_1__0
                                                                      r  system/mbus/mbus_xbar/state_1_i_1__4/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.610 r  system/mbus/mbus_xbar/state_1_i_1__4/O
                         net (fo=76, unplaced)        0.265     1.875    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/muxState_1
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     1.910 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/O
                         net (fo=3, unplaced)         0.192     2.102    system/mbus/buffer_1/nodeIn_d_q/ram_ext/_mbus_auto_bus_xing_in_d_bits_source[0]
                                                                      r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     2.137 r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/O
                         net (fo=1, unplaced)         0.186     2.323    system/coh_wrapper/cork/q_1/ram_ext/sink_reg[0]_2
                                                                      r  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     2.358 f  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/O
                         net (fo=2, unplaced)         0.186     2.544    system/coh_wrapper/cork/q/ram_ext/select[2]_i_3_0[0]
                                                                      f  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     2.579 r  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     2.765    system/coh_wrapper/cork/q/ram_ext/select[2]_i_6_n_0
                                                                      r  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     2.800 f  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/O
                         net (fo=2, unplaced)         0.186     2.986    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/maybe_full_reg_19
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     3.021 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/O
                         net (fo=5, unplaced)         0.204     3.225    system/coh_wrapper/cork/maybe_full_reg_1
                                                                      f  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     3.260 r  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     3.468    system/mbus/mbus_xbar/_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready
                                                                      r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.503 r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     3.695    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/_mbus_xbar_auto_anon_out_0_d_ready
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_r_ready_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     3.730 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_r_ready_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.565     4.295    axi4_mem_0_bits_r_ready_OBUF
                                                                      r  axi4_mem_0_bits_r_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     5.240 r  axi4_mem_0_bits_r_ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.240    axi4_mem_0_bits_r_ready
                                                                      r  axi4_mem_0_bits_r_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[12]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[12]
                                                                      r  serial_tl_0_out_bits_phit[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[14]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[14]
                                                                      r  serial_tl_0_out_bits_phit[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[16]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[16]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[16]
                                                                      r  serial_tl_0_out_bits_phit[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[18]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[18]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[18]
                                                                      r  serial_tl_0_out_bits_phit[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[20]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[20]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[20]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[20]
                                                                      r  serial_tl_0_out_bits_phit[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[22]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[22]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[22]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[22]
                                                                      r  serial_tl_0_out_bits_phit[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[24]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[24]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[24]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[24]
                                                                      r  serial_tl_0_out_bits_phit[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_arb/beat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_tl_0_out_bits_phit[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.759ns  (logic 1.379ns (49.989%)  route 1.380ns (50.011%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/serial_tl_domain/phy/out_arb/beat_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  system/serial_tl_domain/phy/out_arb/beat_reg/Q
                         net (fo=17, unplaced)        0.199     0.278    system/serial_tl_domain/phy/out_arb/beat
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.427 r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.186     0.613    system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[0]_inst_i_2_n_0
                                                                      r  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     0.682 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_valid_OBUF_inst_i_8/O
                         net (fo=4, unplaced)         0.198     0.880    system/serial_tl_domain/phy/out_arb/chosen_reg_reg[0]_0
                                                                      f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.949 f  system/serial_tl_domain/phy/out_arb/serial_tl_0_out_bits_phit_OBUF[31]_inst_i_2/O
                         net (fo=30, unplaced)        0.244     1.193    system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit[3]
                                                                      f  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[26]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.069     1.262 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/io_deq_bits_deq_bits_reg/serial_tl_0_out_bits_phit_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.815    serial_tl_0_out_bits_phit_OBUF[26]
                                                                      r  serial_tl_0_out_bits_phit_OBUF[26]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     2.759 r  serial_tl_0_out_bits_phit_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.759    serial_tl_0_out_bits_phit[26]
                                                                      r  serial_tl_0_out_bits_phit[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDSE                         0.000     0.000 r  system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/C
                         FDSE (Prop_FDSE_C_Q)         0.039     0.039 r  system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    system/dtm/tapIO_controllerInternal/irChain/regs_0_reg_0[0]
                                                                      r  system/dtm/tapIO_controllerInternal/irChain/activeInstruction[0]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.107 r  system/dtm/tapIO_controllerInternal/irChain/activeInstruction[0]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    system/dtm/tapIO_controllerInternal/irChain_n_5
                         FDPE                                         r  system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  system/dtm/tapIO_controllerInternal/irChain/regs_1_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    system/dtm/tapIO_controllerInternal/irChain/_irChain_io_update_bits[1]
                                                                      r  system/dtm/tapIO_controllerInternal/irChain/activeInstruction[1]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.107 r  system/dtm/tapIO_controllerInternal/irChain/activeInstruction[1]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    system/dtm/tapIO_controllerInternal/irChain_n_4
                         FDCE                                         r  system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  system/dtm/tapIO_controllerInternal/irChain/regs_3_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    system/dtm/tapIO_controllerInternal/irChain/_irChain_io_update_bits[3]
                                                                      r  system/dtm/tapIO_controllerInternal/irChain/activeInstruction[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.022     0.107 r  system/dtm/tapIO_controllerInternal/irChain/activeInstruction[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    system/dtm/tapIO_controllerInternal/irChain_n_2
                         FDCE                                         r  system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            system/dtm/tapIO_controllerInternal/tdoReg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDSE                         0.000     0.000 r  system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/C
                         FDSE (Prop_FDSE_C_Q)         0.039     0.039 r  system/dtm/tapIO_controllerInternal/irChain/regs_0_reg/Q
                         net (fo=2, unplaced)         0.046     0.085    system/dtm/tapIO_controllerInternal/stateMachine/tdoReg_reg_0[0]
                                                                      r  system/dtm/tapIO_controllerInternal/stateMachine/tdoReg_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.022     0.107 r  system/dtm/tapIO_controllerInternal/stateMachine/tdoReg_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    system/dtm/tapIO_controllerInternal/stateMachine_n_61
                         FDCE                                         r  system/dtm/tapIO_controllerInternal/tdoReg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.046     0.085    system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/sync_0_0
                                                                      r  system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/ready_reg_i_1__10/I3
                         LUT4 (Prop_LUT4_I3_O)        0.022     0.107 r  system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain/ready_reg_i_1__10/O
                         net (fo=1, unplaced)         0.016     0.123    system/tlDM/dmOuter/asource/nodeOut_a_source/ready_reg0
                         FDCE                                         r  system/tlDM/dmOuter/asource/nodeOut_a_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/dtm/dmiReqReg_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  system/dtm/dmiReqReg_data_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  system/dtm/dmiReqReg_data_reg[1]/Q
                         net (fo=2, unplaced)         0.046     0.085    system/dtm/tapIO_controllerInternal/stateMachine/Q[1]
                                                                      r  system/dtm/tapIO_controllerInternal/stateMachine/DMCONTROLReg_ndmreset_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.022     0.107 r  system/dtm/tapIO_controllerInternal/stateMachine/DMCONTROLReg_ndmreset_i_1/O
                         net (fo=1, unplaced)         0.016     0.123    system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset0
                         FDCE                                         r  system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.046     0.085    system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_0_reg_n_0
                                                                      r  system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/ready_reg_i_1__9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.022     0.107 r  system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/ready_reg_i_1__9/O
                         net (fo=1, unplaced)         0.016     0.123    system/tlDM/dmOuter/io_innerCtrl_source/ready_reg0
                         FDCE                                         r  system/tlDM/dmOuter/io_innerCtrl_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/in_phits_in_async_2/source/ready_reg_reg/Q
                         net (fo=3, unplaced)         0.048     0.087    system/serial_tl_domain/phy/in_demux/ready_reg_2
                                                                      r  system/serial_tl_domain/phy/in_demux/widx_widx_bin[0]_i_1__3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.022     0.109 r  system/serial_tl_domain/phy/in_demux/widx_widx_bin[0]_i_1__3/O
                         net (fo=1, unplaced)         0.016     0.125    system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]_1[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/source/widx_widx_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/in_phits_in_async_3/source/ready_reg_reg/Q
                         net (fo=3, unplaced)         0.048     0.087    system/serial_tl_domain/phy/in_demux/ready_reg_1
                                                                      r  system/serial_tl_domain/phy/in_demux/widx_widx_bin[0]_i_1__2/I4
                         LUT6 (Prop_LUT6_I4_O)        0.022     0.109 r  system/serial_tl_domain/phy/in_demux/widx_widx_bin[0]_i_1__2/O
                         net (fo=1, unplaced)         0.016     0.125    system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]_1[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_3/source/widx_widx_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/Q
                         net (fo=3, unplaced)         0.048     0.087    system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/widx_gray
                                                                      r  system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/widx_widx_bin_i_1__0/I2
                         LUT3 (Prop_LUT3_I2_O)        0.022     0.109 r  system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/widx_widx_bin_i_1__0/O
                         net (fo=1, unplaced)         0.016     0.125    system/tlDM/dmOuter/asource/nodeOut_a_source/widx
                         FDCE                                         r  system/tlDM/dmOuter/asource/nodeOut_a_source/widx_widx_bin_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_uncore
                            (clock source 'clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 1.540ns (35.937%)  route 2.745ns (64.063%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
                                                      0.000    10.000 f  clock_uncore (IN)
                         net (fo=0)                   0.000    10.000    clock_uncore_IBUF_inst/I
                                                                      f  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567    10.567 f  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.567    clock_uncore_IBUF_inst/OUT
                                                                      f  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.567 f  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161    10.728    clock_tap_OBUF
                                                                      f  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    10.756 f  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584    13.340    clock_tap_OBUF_BUFG
                                                                      f  axi4_mem_0_clock_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944    14.285 f  axi4_mem_0_clock_OBUF_inst/O
                         net (fo=0)                   0.000    14.285    axi4_mem_0_clock
                                                                      f  axi4_mem_0_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_uncore
                            (clock source 'clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_tap
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 1.540ns (35.937%)  route 2.745ns (64.063%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
                                                      0.000    10.000 f  clock_uncore (IN)
                         net (fo=0)                   0.000    10.000    clock_uncore_IBUF_inst/I
                                                                      f  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567    10.567 f  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.567    clock_uncore_IBUF_inst/OUT
                                                                      f  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.567 f  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161    10.728    clock_tap_OBUF
                                                                      f  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    10.756 f  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584    13.340    clock_tap_OBUF_BUFG
                                                                      f  clock_tap_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944    14.285 f  clock_tap_OBUF_inst/O
                         net (fo=0)                   0.000    14.285    clock_tap
                                                                      f  clock_tap (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.557ns (34.583%)  route 2.946ns (65.417%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[1]/Q
                         net (fo=6, unplaced)         0.176     3.595    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay[1]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.744 f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/O
                         net (fo=6, unplaced)         0.208     3.952    system/mbus/buffer_1/nodeIn_d_q/_coupler_to_memory_controller_port_named_axi4_auto_widget_anon_in_d_valid
                                                                      f  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     3.987 r  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/O
                         net (fo=3, unplaced)         0.192     4.179    system/mbus/mbus_xbar/winner_1__0
                                                                      r  system/mbus/mbus_xbar/state_1_i_1__4/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.214 r  system/mbus/mbus_xbar/state_1_i_1__4/O
                         net (fo=76, unplaced)        0.265     4.479    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/muxState_1
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.514 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/O
                         net (fo=3, unplaced)         0.192     4.706    system/mbus/buffer_1/nodeIn_d_q/ram_ext/_mbus_auto_bus_xing_in_d_bits_source[0]
                                                                      r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.741 r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/O
                         net (fo=1, unplaced)         0.186     4.927    system/coh_wrapper/cork/q_1/ram_ext/sink_reg[0]_2
                                                                      r  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.962 f  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/O
                         net (fo=2, unplaced)         0.186     5.148    system/coh_wrapper/cork/q/ram_ext/select[2]_i_3_0[0]
                                                                      f  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     5.183 r  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     5.369    system/coh_wrapper/cork/q/ram_ext/select[2]_i_6_n_0
                                                                      r  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     5.404 f  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/O
                         net (fo=2, unplaced)         0.186     5.590    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/maybe_full_reg_19
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     5.625 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/O
                         net (fo=5, unplaced)         0.204     5.829    system/coh_wrapper/cork/maybe_full_reg_1
                                                                      f  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     5.864 r  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     6.072    system/mbus/mbus_xbar/_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready
                                                                      r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     6.107 r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     6.299    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/_mbus_xbar_auto_anon_out_0_d_ready
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_b_ready_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     6.334 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_b_ready_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.565     6.899    axi4_mem_0_bits_b_ready_OBUF
                                                                      r  axi4_mem_0_bits_b_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.844 r  axi4_mem_0_bits_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.844    axi4_mem_0_bits_b_ready
                                                                      r  axi4_mem_0_bits_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_r_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.557ns (34.583%)  route 2.946ns (65.417%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay_reg[1]/Q
                         net (fo=6, unplaced)         0.176     3.595    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay[1]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.744 f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/readys_mask[1]_i_4__1/O
                         net (fo=6, unplaced)         0.208     3.952    system/mbus/buffer_1/nodeIn_d_q/_coupler_to_memory_controller_port_named_axi4_auto_widget_anon_in_d_valid
                                                                      f  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     3.987 r  system/mbus/buffer_1/nodeIn_d_q/state_1_i_2__2/O
                         net (fo=3, unplaced)         0.192     4.179    system/mbus/mbus_xbar/winner_1__0
                                                                      r  system/mbus/mbus_xbar/state_1_i_1__4/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.214 r  system/mbus/mbus_xbar/state_1_i_1__4/O
                         net (fo=76, unplaced)        0.265     4.479    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/muxState_1
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.514 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/Memory_reg_0_1_0_13_i_18__1/O
                         net (fo=3, unplaced)         0.192     4.706    system/mbus/buffer_1/nodeIn_d_q/ram_ext/_mbus_auto_bus_xing_in_d_bits_source[0]
                                                                      r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/I1
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.741 r  system/mbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_22__0/O
                         net (fo=1, unplaced)         0.186     4.927    system/coh_wrapper/cork/q_1/ram_ext/sink_reg[0]_2
                                                                      r  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.962 f  system/coh_wrapper/cork/q_1/ram_ext/Memory_reg_0_1_0_13_i_5__2/O
                         net (fo=2, unplaced)         0.186     5.148    system/coh_wrapper/cork/q/ram_ext/select[2]_i_3_0[0]
                                                                      f  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     5.183 r  system/coh_wrapper/cork/q/ram_ext/select[2]_i_6/O
                         net (fo=2, unplaced)         0.186     5.369    system/coh_wrapper/cork/q/ram_ext/select[2]_i_6_n_0
                                                                      r  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     5.404 f  system/coh_wrapper/cork/q/ram_ext/Memory_reg_0_1_0_13_i_30__0/O
                         net (fo=2, unplaced)         0.186     5.590    system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/maybe_full_reg_19
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.035     5.625 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/wrap_1_i_2__7/O
                         net (fo=5, unplaced)         0.204     5.829    system/coh_wrapper/cork/maybe_full_reg_1
                                                                      f  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.035     5.864 r  system/coh_wrapper/cork/beatsLeft[2]_i_3__0/O
                         net (fo=6, unplaced)         0.208     6.072    system/mbus/mbus_xbar/_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready
                                                                      r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     6.107 r  system/mbus/mbus_xbar/axi4_mem_0_bits_b_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.192     6.299    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/_mbus_xbar_auto_anon_out_0_d_ready
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_r_ready_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     6.334 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/axi4_mem_0_bits_r_ready_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.565     6.899    axi4_mem_0_bits_r_ready_OBUF
                                                                      r  axi4_mem_0_bits_r_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.844 r  axi4_mem_0_bits_r_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.844    axi4_mem_0_bits_r_ready
                                                                      r  axi4_mem_0_bits_r_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_ar_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 1.631ns (38.221%)  route 2.637ns (61.779%))
  Logic Levels:           11  (LUT3=1 LUT4=4 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_184
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/O
                         net (fo=10, unplaced)        0.219     4.527    system/coh_wrapper/cork/state_0_reg_2
                                                                      f  system/coh_wrapper/cork/state_0_i_1__5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  system/coh_wrapper/cork/state_0_i_1__5/O
                         net (fo=99, unplaced)        0.271     4.833    system/coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  system/coh_wrapper/cork/ram[67]_i_1__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     4.868 f  system/coh_wrapper/cork/ram[67]_i_1__2/O
                         net (fo=11, unplaced)        0.175     5.043    system/coh_wrapper/cork/D[30]
                                                                      f  system/coh_wrapper/cork/ram[0]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.133 r  system/coh_wrapper/cork/ram[0]_i_1__4/O
                         net (fo=7, unplaced)         0.211     5.344    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/D[0]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     5.379 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.246     5.625    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/axi4_mem_0_bits_ar_valid_OBUF_inst_i_2_0
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/axi4_mem_0_bits_ar_valid_OBUF_inst_i_3/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     5.660 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/axi4_mem_0_bits_ar_valid_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.140     5.800    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/axi4_mem_0_bits_ar_valid_OBUF_inst_i_3_n_0
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/axi4_mem_0_bits_ar_valid_OBUF_inst_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     5.890 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_8/axi4_mem_0_bits_ar_valid_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.186     6.076    system/coh_wrapper/cork/auto_in_ar_ready0__10
                                                                      r  system/coh_wrapper/cork/axi4_mem_0_bits_ar_valid_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     6.111 r  system/coh_wrapper/cork/axi4_mem_0_bits_ar_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.664    axi4_mem_0_bits_ar_valid_OBUF
                                                                      r  axi4_mem_0_bits_ar_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.609 r  axi4_mem_0_bits_ar_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.609    axi4_mem_0_bits_ar_valid
                                                                      r  axi4_mem_0_bits_ar_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_aw_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 1.631ns (38.221%)  route 2.637ns (61.779%))
  Logic Levels:           11  (LUT3=1 LUT4=4 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_184
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/O
                         net (fo=10, unplaced)        0.219     4.527    system/coh_wrapper/cork/state_0_reg_2
                                                                      f  system/coh_wrapper/cork/state_0_i_1__5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  system/coh_wrapper/cork/state_0_i_1__5/O
                         net (fo=99, unplaced)        0.271     4.833    system/coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  system/coh_wrapper/cork/ram[67]_i_1__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     4.868 f  system/coh_wrapper/cork/ram[67]_i_1__2/O
                         net (fo=11, unplaced)        0.175     5.043    system/coh_wrapper/cork/D[30]
                                                                      f  system/coh_wrapper/cork/ram[0]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.133 r  system/coh_wrapper/cork/ram[0]_i_1__4/O
                         net (fo=7, unplaced)         0.211     5.344    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/D[0]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     5.379 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.246     5.625    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_18/axi4_mem_0_bits_aw_valid_OBUF_inst_i_4_0
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_18/axi4_mem_0_bits_aw_valid_OBUF_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     5.660 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_18/axi4_mem_0_bits_aw_valid_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.140     5.800    system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_18/axi4_mem_0_bits_aw_valid_OBUF_inst_i_7_n_0
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_18/axi4_mem_0_bits_aw_valid_OBUF_inst_i_4/I0
                         LUT5 (Prop_LUT5_I0_O)        0.090     5.890 r  system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue1_BundleMap_18/axi4_mem_0_bits_aw_valid_OBUF_inst_i_4/O
                         net (fo=2, unplaced)         0.186     6.076    system/coh_wrapper/cork/auto_in_aw_ready0__10
                                                                      r  system/coh_wrapper/cork/axi4_mem_0_bits_aw_valid_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     6.111 r  system/coh_wrapper/cork/axi4_mem_0_bits_aw_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.664    axi4_mem_0_bits_aw_valid_OBUF
                                                                      r  axi4_mem_0_bits_aw_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.609 r  axi4_mem_0_bits_aw_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.609    axi4_mem_0_bits_aw_valid
                                                                      r  axi4_mem_0_bits_aw_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.208ns  (logic 1.610ns (38.267%)  route 2.598ns (61.733%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_184
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/O
                         net (fo=10, unplaced)        0.219     4.527    system/coh_wrapper/cork/state_0_reg_2
                                                                      f  system/coh_wrapper/cork/axi4_mem_0_bits_aw_valid_OBUF_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.562 f  system/coh_wrapper/cork/axi4_mem_0_bits_aw_valid_OBUF_inst_i_3/O
                         net (fo=104, unplaced)       0.272     4.834    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/ram_reg[65]_0
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/ram[65]_i_1__2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.069     4.903 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext/ram[65]_i_1__2/O
                         net (fo=6, unplaced)         0.208     5.111    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/D[36]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_counter[2]_i_6__0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.035     5.146 f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_counter[2]_i_6__0/O
                         net (fo=1, unplaced)         0.140     5.286    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_counter[2]_i_6__0_n_0
                                                                      f  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_counter[2]_i_5__1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.376 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_counter[2]_i_5__1/O
                         net (fo=2, unplaced)         0.186     5.562    system/coh_wrapper/cork/nodeIn_a_ready0__0
                                                                      r  system/coh_wrapper/cork/axi4_mem_0_bits_aw_valid_OBUF_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.035     5.597 r  system/coh_wrapper/cork/axi4_mem_0_bits_aw_valid_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.186     5.783    system/coh_wrapper/cork/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/p_34_in
                                                                      r  system/coh_wrapper/cork/axi4_mem_0_bits_w_valid_OBUF_inst_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     5.818 r  system/coh_wrapper/cork/axi4_mem_0_bits_w_valid_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.198     6.016    system/coh_wrapper/cork/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/io_enq_valid0__1
                                                                      r  system/coh_wrapper/cork/axi4_mem_0_bits_w_valid_OBUF_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.035     6.051 r  system/coh_wrapper/cork/axi4_mem_0_bits_w_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.553     6.604    axi4_mem_0_bits_w_valid_OBUF
                                                                      r  axi4_mem_0_bits_w_valid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     7.549 r  axi4_mem_0_bits_w_valid_OBUF_inst/O
                         net (fo=0)                   0.000     7.549    axi4_mem_0_bits_w_valid
                                                                      r  axi4_mem_0_bits_w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_ar_bits_id[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.596ns  (logic 1.471ns (40.913%)  route 2.125ns (59.087%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_184
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/O
                         net (fo=10, unplaced)        0.219     4.527    system/coh_wrapper/cork/state_0_reg_2
                                                                      f  system/coh_wrapper/cork/state_0_i_1__5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  system/coh_wrapper/cork/state_0_i_1__5/O
                         net (fo=99, unplaced)        0.271     4.833    system/coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  system/coh_wrapper/cork/ram[67]_i_1__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     4.868 f  system/coh_wrapper/cork/ram[67]_i_1__2/O
                         net (fo=11, unplaced)        0.175     5.043    system/coh_wrapper/cork/D[30]
                                                                      f  system/coh_wrapper/cork/ram[0]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.133 r  system/coh_wrapper/cork/ram[0]_i_1__4/O
                         net (fo=7, unplaced)         0.211     5.344    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/D[0]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     5.379 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.613     5.992    axi4_mem_0_bits_ar_bits_id_OBUF[0]
                                                                      r  axi4_mem_0_bits_ar_bits_id_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.937 r  axi4_mem_0_bits_ar_bits_id_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.937    axi4_mem_0_bits_ar_bits_id[0]
                                                                      r  axi4_mem_0_bits_ar_bits_id[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_aw_bits_id[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.596ns  (logic 1.471ns (40.913%)  route 2.125ns (59.087%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_184
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/O
                         net (fo=10, unplaced)        0.219     4.527    system/coh_wrapper/cork/state_0_reg_2
                                                                      f  system/coh_wrapper/cork/state_0_i_1__5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  system/coh_wrapper/cork/state_0_i_1__5/O
                         net (fo=99, unplaced)        0.271     4.833    system/coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  system/coh_wrapper/cork/ram[67]_i_1__2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     4.868 f  system/coh_wrapper/cork/ram[67]_i_1__2/O
                         net (fo=11, unplaced)        0.175     5.043    system/coh_wrapper/cork/D[30]
                                                                      f  system/coh_wrapper/cork/ram[0]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.090     5.133 r  system/coh_wrapper/cork/ram[0]_i_1__4/O
                         net (fo=7, unplaced)         0.211     5.344    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/D[0]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     5.379 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.613     5.992    axi4_mem_0_bits_ar_bits_id_OBUF[0]
                                                                      r  axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.937 r  axi4_mem_0_bits_aw_bits_id_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.937    axi4_mem_0_bits_aw_bits_id[0]
                                                                      r  axi4_mem_0_bits_aw_bits_id[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_mem_0_bits_ar_bits_id[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.582ns  (logic 1.450ns (40.487%)  route 2.132ns (59.513%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.567     0.567 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.567    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.567 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.161     0.728    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.756 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.584     3.340    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.419 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/enq_ptr_value_reg[0]/Q
                         net (fo=133, unplaced)       0.246     3.665    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/Q[0]
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.814 r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/enq_ptr_value[3]_i_3/O
                         net (fo=2, unplaced)         0.186     4.000    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext_n_184
                                                                      r  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.035 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/deq_ptr_value[0]_i_7/O
                         net (fo=5, unplaced)         0.204     4.239    system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/_l2_auto_out_c_valid
                                                                      f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.308 f  system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext/state_0_i_2__1/O
                         net (fo=10, unplaced)        0.219     4.527    system/coh_wrapper/cork/state_0_reg_2
                                                                      f  system/coh_wrapper/cork/state_0_i_1__5/I0
                         LUT5 (Prop_LUT5_I0_O)        0.035     4.562 f  system/coh_wrapper/cork/state_0_i_1__5/O
                         net (fo=99, unplaced)        0.271     4.833    system/coh_wrapper/cork/beatsLeft_reg[2]_0
                                                                      f  system/coh_wrapper/cork/ram[66]_i_1__1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.035     4.868 f  system/coh_wrapper/cork/ram[66]_i_1__1/O
                         net (fo=12, unplaced)        0.223     5.091    system/coh_wrapper/cork/D[29]
                                                                      f  system/coh_wrapper/cork/ram[3]_i_1__1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.035     5.126 r  system/coh_wrapper/cork/ram[3]_i_1__1/O
                         net (fo=6, unplaced)         0.208     5.334    system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/D[3]
                                                                      r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.069     5.403 r  system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/axi4_mem_0_bits_aw_bits_id_OBUF[3]_inst_i_1/O
                         net (fo=6, unplaced)         0.575     5.978    axi4_mem_0_bits_ar_bits_id_OBUF[3]
                                                                      r  axi4_mem_0_bits_ar_bits_id_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.944     6.923 r  axi4_mem_0_bits_ar_bits_id_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.923    axi4_mem_0_bits_ar_bits_id[3]
                                                                      r  axi4_mem_0_bits_ar_bits_id[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg_0
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async_1/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async_1/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async_1/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async_1/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async_2/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async_2/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.202     0.202 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.202    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.202 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.066     0.268    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.285 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.114     1.399    system/serial_tl_domain/phy/in_phits_in_async_2/sink/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.438 r  system/serial_tl_domain/phy/in_phits_in_async_2/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.532    system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/ridx_gray[0]
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           955 Endpoints
Min Delay           955 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 4.051ns (78.523%)  route 1.108ns (21.477%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<7>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[7]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[7]
                         net (fo=3, unplaced)         0.217     3.671    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[92]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.721 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8/O
                         net (fo=1, unplaced)         0.233     3.954    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.092 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.097    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.119 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     4.124    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.146 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2/CO[7]
                         net (fo=1, unplaced)         0.005     4.151    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.237 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3/O[4]
                         net (fo=3, unplaced)         0.192     4.429    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3_n_11
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.118     4.547 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3/O
                         net (fo=1, unplaced)         0.172     4.719    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.092     4.811 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CO[7]
                         net (fo=1, unplaced)         0.005     4.816    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__6/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     4.892 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__6/O[1]
                         net (fo=1, unplaced)         0.184     5.076    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[126]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[62]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.111 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[62]_i_1/O
                         net (fo=1, unplaced)         0.048     5.159    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[62]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[62]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 4.042ns (78.455%)  route 1.110ns (21.545%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<7>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[7]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[7]
                         net (fo=3, unplaced)         0.217     3.671    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[92]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.721 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8/O
                         net (fo=1, unplaced)         0.233     3.954    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.092 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.097    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.119 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     4.124    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.146 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2/CO[7]
                         net (fo=1, unplaced)         0.005     4.151    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.237 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3/O[4]
                         net (fo=3, unplaced)         0.192     4.429    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3_n_11
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.118     4.547 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3/O
                         net (fo=1, unplaced)         0.172     4.719    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.092     4.811 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CO[7]
                         net (fo=1, unplaced)         0.005     4.816    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__6/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     4.883 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__6/O[2]
                         net (fo=1, unplaced)         0.186     5.069    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[127]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[63]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.104 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[63]_i_1/O
                         net (fo=1, unplaced)         0.048     5.152    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[63]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[63]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.141ns  (logic 4.031ns (78.409%)  route 1.110ns (21.591%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<7>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[7]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[7]
                         net (fo=3, unplaced)         0.217     3.671    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[92]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.721 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8/O
                         net (fo=1, unplaced)         0.233     3.954    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry__0_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.092 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.097    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.119 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     4.124    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__1_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.146 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2/CO[7]
                         net (fo=1, unplaced)         0.005     4.151    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__2_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.237 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3/O[4]
                         net (fo=3, unplaced)         0.192     4.429    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__3_n_11
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3/I2
                         LUT3 (Prop_LUT3_I2_O)        0.118     4.547 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3/O
                         net (fo=1, unplaced)         0.172     4.719    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__5_i_3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.092     4.811 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CO[7]
                         net (fo=1, unplaced)         0.005     4.816    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__6/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.872 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__6/O[0]
                         net (fo=1, unplaced)         0.186     5.058    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[125]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[61]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.093 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[61]_i_1/O
                         net (fo=1, unplaced)         0.048     5.141    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[61]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[61]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 4.083ns (79.715%)  route 1.039ns (20.285%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.764 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CO[7]
                         net (fo=1, unplaced)         0.005     4.769    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.855 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/O[4]
                         net (fo=1, unplaced)         0.184     5.039    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[121]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[57]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.074 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[57]_i_1/O
                         net (fo=1, unplaced)         0.048     5.122    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[57]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[57]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 4.073ns (79.675%)  route 1.039ns (20.325%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.764 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CO[7]
                         net (fo=1, unplaced)         0.005     4.769    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     4.845 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/O[1]
                         net (fo=1, unplaced)         0.184     5.029    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[118]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[54]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.064 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[54]_i_1/O
                         net (fo=1, unplaced)         0.048     5.112    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[54]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[54]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.106ns  (logic 4.113ns (80.552%)  route 0.993ns (19.448%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.764 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CO[7]
                         net (fo=1, unplaced)         0.005     4.769    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.885 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/O[7]
                         net (fo=1, unplaced)         0.138     5.023    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[124]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[60]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.058 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[60]_i_1/O
                         net (fo=1, unplaced)         0.048     5.106    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[60]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[60]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 4.064ns (79.608%)  route 1.041ns (20.392%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.764 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CO[7]
                         net (fo=1, unplaced)         0.005     4.769    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     4.836 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/O[2]
                         net (fo=1, unplaced)         0.186     5.022    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[119]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[55]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.057 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[55]_i_1/O
                         net (fo=1, unplaced)         0.048     5.105    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[55]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[55]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 4.061ns (79.706%)  route 1.034ns (20.294%))
  Logic Levels:           18  (CARRY8=4 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.828 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/O[4]
                         net (fo=1, unplaced)         0.184     5.012    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[113]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[49]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.047 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[49]_i_1/O
                         net (fo=1, unplaced)         0.048     5.095    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[49]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[49]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 4.053ns (79.564%)  route 1.041ns (20.436%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.764 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CO[7]
                         net (fo=1, unplaced)         0.005     4.769    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.825 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/O[0]
                         net (fo=1, unplaced)         0.186     5.011    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[117]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[53]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.046 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[53]_i_1/O
                         net (fo=1, unplaced)         0.048     5.094    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[53]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[53]/C

Slack:                    inf
  Source:                 system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 4.100ns (80.503%)  route 0.993ns (19.497%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_A_B_DATA.B2_DATA<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2_DATA[17]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_PREADD_DATA.B2B1<17>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/B2B1[17]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.682 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.682    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_MULTIPLIER.V<43>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.728 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.728    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_M_DATA.V_DATA<43>
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/V_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.299    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__10/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.435    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.981    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.117    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.663 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.663    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_ALU.ALU_OUT<47>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.785 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.799    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/PCIN[47]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.345 f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.345    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_ALU.ALU_OUT<0>
                                                                      f  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     3.454 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__13/DSP_OUTPUT_INST/P[0]
                         net (fo=3, unplaced)         0.212     3.666    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_8_in[85]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.050     3.716 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7/O
                         net (fo=1, unplaced)         0.210     3.926    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___250_carry_i_7_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.124     4.050 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.055    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.171 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0/O[7]
                         net (fo=3, unplaced)         0.095     4.266    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___250_carry__0_n_8
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.100     4.366 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8/O
                         net (fo=1, unplaced)         0.233     4.599    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/i___401_carry__3_i_8_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     4.737 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.742    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__3_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.764 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4/CO[7]
                         net (fo=1, unplaced)         0.005     4.769    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__4_n_0
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     4.872 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod_inferred__4/i___401_carry__5/O[6]
                         net (fo=1, unplaced)         0.138     5.010    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/prod__30[123]
                                                                      r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[59]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.045 r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b[59]_i_1/O
                         net (fo=1, unplaced)         0.048     5.093    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/p_0_in[59]
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.317     0.317 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.317    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.317 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.133     0.450    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.474 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     2.439     2.913    system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/clock_tap_OBUF_BUFG
                         FDRE                                         r  system/tile_prci_domain/element_reset_domain_boom_tile/core/alu_exe_unit/PipelinedMulUnit/imul/io_resp_bits_data_pipe_b_reg[59]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/in_phits_in_async_4/source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg_0
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/in_phits_in_async_4/sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async_1/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_1/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_1/sync_2_reg/C

Slack:                    inf
  Source:                 system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.039     0.039 r  system/serial_tl_domain/phy/out_phits_out_async_2/sink/ridx_gray_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.133    system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg_0[0]
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock_uncore (IN)
                         net (fo=0)                   0.000     0.000    clock_uncore_IBUF_inst/I
                                                                      r  clock_uncore_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.387     0.387 r  clock_uncore_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.387    clock_uncore_IBUF_inst/OUT
                                                                      r  clock_uncore_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.387 r  clock_uncore_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.083     0.470    clock_tap_OBUF
                                                                      r  clock_tap_OBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  clock_tap_OBUF_BUFG_inst/O
                         net (fo=57795, unplaced)     1.259     1.748    system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/clock_tap_OBUF_BUFG
                         FDCE                                         r  system/serial_tl_domain/phy/out_phits_out_async_2/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C





