#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 19 15:16:26 2019
# Process ID: 8456
# Current directory: C:/Users/raye2601/Desktop/pb_APP_log_comb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1096 C:\Users\raye2601\Desktop\pb_APP_log_comb\pb_APP_log_comb.xpr
# Log file: C:/Users/raye2601/Desktop/pb_APP_log_comb/vivado.log
# Journal file: C:/Users/raye2601/Desktop/pb_APP_log_comb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/pb_APP_log_comb' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 783.098 ; gain = 85.250
export_ip_user_files -of_objects  [get_files C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd
file delete -force C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd
close [ open C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd w ]
add_files C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add1bit_AB_sol_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj add1bit_AB_sol_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity labo_adder4b
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchro_module_v2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deportation
ERROR: [VRFC 10-724] found '0' definitions of operator "<", cannot determine exact overloaded matching definition for "<" [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:117]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:117]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:122]
ERROR: [VRFC 10-1412] syntax error near case [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:124]
ERROR: [VRFC 10-1472] type error near behavioral ; expected type  void [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:126]
INFO: [VRFC 10-240] VHDL file C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add1bit_AB_sol_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj add1bit_AB_sol_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity labo_adder4b
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synchro_module_v2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deportation
ERROR: [VRFC 10-1412] syntax error near case [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:128]
ERROR: [VRFC 10-1472] type error near behavioral ; expected type  void [C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd:130]
INFO: [VRFC 10-240] VHDL file C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/imu.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/raye2601/Desktop/pb_APP_log_comb/pb_APP_log_comb.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 16:57:31 2019...
