// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_array_ap_fixed_4u_config10_s_HH_
#define _pooling2d_cl_array_array_ap_fixed_4u_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_4u_config10_s.h"

namespace ap_rtl {

struct pooling2d_cl_array_array_ap_fixed_4u_config10_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<32> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<32> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<32> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<32> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<32> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<32> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<32> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;


    // Module declarations
    pooling2d_cl_array_array_ap_fixed_4u_config10_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_array_ap_fixed_4u_config10_s);

    ~pooling2d_cl_array_array_ap_fixed_4u_config10_s();

    sc_trace_file* mVcdFile;

    shift_line_buffer_array_ap_fixed_4u_config10_s* call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX_5;
    sc_signal< sc_lv<32> > sX_5;
    sc_signal< sc_lv<32> > pY_5;
    sc_signal< sc_lv<32> > sY_5;
    sc_signal< sc_lv<32> > kernel_data_V_7_4;
    sc_signal< sc_lv<32> > kernel_data_V_7_5;
    sc_signal< sc_lv<32> > kernel_data_V_7_6;
    sc_signal< sc_lv<32> > kernel_data_V_7_7;
    sc_signal< sc_lv<32> > kernel_data_V_7_12;
    sc_signal< sc_lv<32> > kernel_data_V_7_13;
    sc_signal< sc_lv<32> > kernel_data_V_7_14;
    sc_signal< sc_lv<32> > kernel_data_V_7_15;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln233_reg_645;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > and_ln185_6_reg_754;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<7> > indvar_flatten_reg_124;
    sc_signal< sc_lv<1> > icmp_ln233_fu_170_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op119;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln233_reg_645_pp0_iter1_reg;
    sc_signal< sc_lv<7> > add_ln233_fu_176_p2;
    sc_signal< sc_lv<7> > add_ln233_reg_649;
    sc_signal< sc_lv<32> > tmp_data_0_V_reg_654;
    sc_signal< sc_logic > io_acc_block_signal_op21;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > tmp_data_1_V_reg_659;
    sc_signal< sc_lv<32> > tmp_data_2_V_reg_664;
    sc_signal< sc_lv<32> > tmp_data_3_V_reg_669;
    sc_signal< sc_lv<32> > pool_window_2_V_10_reg_674;
    sc_signal< sc_lv<32> > pool_window_2_V_2_reg_679;
    sc_signal< sc_lv<32> > pool_window_2_V_reg_684;
    sc_signal< sc_lv<32> > pool_window_2_V_3_reg_689;
    sc_signal< sc_lv<32> > pool_window_0_V_10_reg_694;
    sc_signal< sc_lv<32> > pool_window_0_V_2_reg_699;
    sc_signal< sc_lv<32> > pool_window_0_V_reg_704;
    sc_signal< sc_lv<32> > pool_window_0_V_3_reg_709;
    sc_signal< sc_lv<32> > pool_window_1_V_10_reg_714;
    sc_signal< sc_lv<32> > pool_window_1_V_reg_719;
    sc_signal< sc_lv<32> > pool_window_1_V_2_reg_724;
    sc_signal< sc_lv<32> > pool_window_1_V_3_reg_729;
    sc_signal< sc_lv<32> > pool_window_3_V_10_reg_734;
    sc_signal< sc_lv<32> > pool_window_3_V_reg_739;
    sc_signal< sc_lv<32> > pool_window_3_V_2_reg_744;
    sc_signal< sc_lv<32> > pool_window_3_V_3_reg_749;
    sc_signal< sc_lv<1> > and_ln185_6_fu_402_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_408_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_758;
    sc_signal< sc_lv<1> > icmp_ln1496_35_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_35_reg_763;
    sc_signal< sc_lv<1> > icmp_ln1496_37_fu_420_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_37_reg_768;
    sc_signal< sc_lv<1> > icmp_ln1496_38_fu_426_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_38_reg_773;
    sc_signal< sc_lv<1> > icmp_ln1496_40_fu_432_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_40_reg_778;
    sc_signal< sc_lv<1> > icmp_ln1496_41_fu_438_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_41_reg_783;
    sc_signal< sc_lv<1> > icmp_ln1496_43_fu_444_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_43_reg_788;
    sc_signal< sc_lv<1> > icmp_ln1496_44_fu_450_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_44_reg_793;
    sc_signal< sc_lv<1> > icmp_ln203_fu_456_p2;
    sc_signal< sc_lv<1> > icmp_ln203_reg_798;
    sc_signal< sc_lv<32> > select_ln218_fu_480_p3;
    sc_signal< sc_lv<32> > select_ln218_reg_802;
    sc_signal< sc_lv<1> > icmp_ln207_fu_500_p2;
    sc_signal< sc_lv<1> > icmp_ln207_reg_807;
    sc_signal< sc_lv<32> > select_ln213_fu_524_p3;
    sc_signal< sc_lv<32> > select_ln213_reg_811;
    sc_signal< sc_lv<32> > tmp_data_0_V_34_fu_548_p3;
    sc_signal< sc_lv<32> > tmp_data_0_V_34_reg_816;
    sc_signal< sc_lv<32> > tmp_data_1_V_32_fu_572_p3;
    sc_signal< sc_lv<32> > tmp_data_1_V_32_reg_821;
    sc_signal< sc_lv<32> > tmp_data_2_V_32_fu_596_p3;
    sc_signal< sc_lv<32> > tmp_data_2_V_32_reg_826;
    sc_signal< sc_lv<32> > tmp_data_3_V_32_fu_620_p3;
    sc_signal< sc_lv<32> > tmp_data_3_V_32_reg_831;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_ready;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_0;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_1;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_2;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_3;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_4;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_5;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_6;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_7;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_8;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_9;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_10;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_11;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_12;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_13;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_14;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_return_15;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call18;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1_ignore_call18;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2_ignore_call18;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp34;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_128_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_135;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_135;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_135;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln216_fu_462_p2;
    sc_signal< sc_lv<32> > add_ln211_fu_506_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_5_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln185_fu_354_p2;
    sc_signal< sc_lv<1> > icmp_ln185_7_fu_364_p2;
    sc_signal< sc_lv<1> > icmp_ln185_8_fu_374_p2;
    sc_signal< sc_lv<1> > icmp_ln185_9_fu_384_p2;
    sc_signal< sc_lv<1> > and_ln185_5_fu_396_p2;
    sc_signal< sc_lv<1> > and_ln185_fu_390_p2;
    sc_signal< sc_lv<32> > add_ln218_fu_474_p2;
    sc_signal< sc_lv<32> > add_ln213_fu_518_p2;
    sc_signal< sc_lv<32> > select_ln86_fu_532_p3;
    sc_signal< sc_lv<32> > select_ln86_35_fu_537_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_36_fu_542_p2;
    sc_signal< sc_lv<32> > select_ln86_37_fu_556_p3;
    sc_signal< sc_lv<32> > select_ln86_38_fu_561_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_39_fu_566_p2;
    sc_signal< sc_lv<32> > select_ln86_40_fu_580_p3;
    sc_signal< sc_lv<32> > select_ln86_41_fu_585_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_42_fu_590_p2;
    sc_signal< sc_lv<32> > select_ln86_43_fu_604_p3;
    sc_signal< sc_lv<32> > select_ln86_44_fu_609_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_45_fu_614_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_326;
    sc_signal< bool > ap_condition_330;
    sc_signal< bool > ap_condition_321;
    sc_signal< bool > ap_condition_311;
    sc_signal< bool > ap_condition_235;
    sc_signal< bool > ap_condition_886;
    sc_signal< bool > ap_condition_229;
    sc_signal< bool > ap_condition_891;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln211_fu_506_p2();
    void thread_add_ln213_fu_518_p2();
    void thread_add_ln216_fu_462_p2();
    void thread_add_ln218_fu_474_p2();
    void thread_add_ln233_fu_176_p2();
    void thread_and_ln185_5_fu_396_p2();
    void thread_and_ln185_6_fu_402_p2();
    void thread_and_ln185_fu_390_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp34();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call18();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter1_ignore_call18();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter2_ignore_call18();
    void thread_ap_condition_229();
    void thread_ap_condition_235();
    void thread_ap_condition_311();
    void thread_ap_condition_321();
    void thread_ap_condition_326();
    void thread_ap_condition_330();
    void thread_ap_condition_886();
    void thread_ap_condition_891();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_128_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_135();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_5_load();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_ce();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_icmp_ln1496_35_fu_414_p2();
    void thread_icmp_ln1496_36_fu_542_p2();
    void thread_icmp_ln1496_37_fu_420_p2();
    void thread_icmp_ln1496_38_fu_426_p2();
    void thread_icmp_ln1496_39_fu_566_p2();
    void thread_icmp_ln1496_40_fu_432_p2();
    void thread_icmp_ln1496_41_fu_438_p2();
    void thread_icmp_ln1496_42_fu_590_p2();
    void thread_icmp_ln1496_43_fu_444_p2();
    void thread_icmp_ln1496_44_fu_450_p2();
    void thread_icmp_ln1496_45_fu_614_p2();
    void thread_icmp_ln1496_fu_408_p2();
    void thread_icmp_ln185_7_fu_364_p2();
    void thread_icmp_ln185_8_fu_374_p2();
    void thread_icmp_ln185_9_fu_384_p2();
    void thread_icmp_ln185_fu_354_p2();
    void thread_icmp_ln203_fu_456_p2();
    void thread_icmp_ln207_fu_500_p2();
    void thread_icmp_ln233_fu_170_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op119();
    void thread_io_acc_block_signal_op21();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln213_fu_524_p3();
    void thread_select_ln218_fu_480_p3();
    void thread_select_ln86_35_fu_537_p3();
    void thread_select_ln86_37_fu_556_p3();
    void thread_select_ln86_38_fu_561_p3();
    void thread_select_ln86_40_fu_580_p3();
    void thread_select_ln86_41_fu_585_p3();
    void thread_select_ln86_43_fu_604_p3();
    void thread_select_ln86_44_fu_609_p3();
    void thread_select_ln86_fu_532_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_data_0_V_34_fu_548_p3();
    void thread_tmp_data_1_V_32_fu_572_p3();
    void thread_tmp_data_2_V_32_fu_596_p3();
    void thread_tmp_data_3_V_32_fu_620_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
