
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ec  00800100  000025c6  0000265a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000025c6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000019a  008001ec  008001ec  00002746  2**0
                  ALLOC
  3 .stab         00000834  00000000  00000000  00002748  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000014a  00000000  00000000  00002f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000260  00000000  00000000  000030c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000404e  00000000  00000000  00003328  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fbd  00000000  00000000  00007376  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001890  00000000  00000000  00008333  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ad4  00000000  00000000  00009bc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000011e5  00000000  00000000  0000a698  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000293c  00000000  00000000  0000b87d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000108  00000000  00000000  0000e1b9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 36 02 	jmp	0x46c	; 0x46c <__vector_9>
      28:	0c 94 e8 01 	jmp	0x3d0	; 0x3d0 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 75 02 	jmp	0x4ea	; 0x4ea <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e6 ec       	ldi	r30, 0xC6	; 198
      78:	f5 e2       	ldi	r31, 0x25	; 37
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ac 3e       	cpi	r26, 0xEC	; 236
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	13 e0       	ldi	r17, 0x03	; 3
      88:	ac ee       	ldi	r26, 0xEC	; 236
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a6 38       	cpi	r26, 0x86	; 134
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 aa 02 	call	0x554	; 0x554 <main>
      9a:	0c 94 e1 12 	jmp	0x25c2	; 0x25c2 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <get_current_note>:

uint8_t get_current_note() { //this is a kludge. Either make current_note global or force inline this function? Ask Omar. BUT, this could be where interpolation is calculated!
	
	return current_note;
	
}
     120:	80 91 ec 01 	lds	r24, 0x01EC
     124:	08 95       	ret

00000126 <new_note>:

void new_note(uint8_t note, uint8_t velocity) {
     126:	0f 93       	push	r16
     128:	1f 93       	push	r17
     12a:	cf 93       	push	r28
     12c:	df 93       	push	r29
     12e:	18 2f       	mov	r17, r24
     130:	06 2f       	mov	r16, r22
	
	
	//shift contents of note_pool right by one element
	memmove(note_pool + 1, note_pool, sizeof(note_pool) -sizeof(*note_pool)); //last arguemnt: sizeof struct - sizeof one element of struct. See http://www.cplusplus.com/forum/beginner/1936/
     132:	82 e0       	ldi	r24, 0x02	; 2
     134:	91 e0       	ldi	r25, 0x01	; 1
     136:	ec 01       	movw	r28, r24
     138:	22 97       	sbiw	r28, 0x02	; 2
     13a:	be 01       	movw	r22, r28
     13c:	4e e0       	ldi	r20, 0x0E	; 14
     13e:	50 e0       	ldi	r21, 0x00	; 0
     140:	0e 94 cf 12 	call	0x259e	; 0x259e <memmove>
	
	//add new note to pool
	note_pool[0].note = note;
     144:	18 83       	st	Y, r17
	note_pool[0].velocity = velocity;
     146:	09 83       	std	Y+1, r16	; 0x01
	
	current_note = note; //set current note
     148:	10 93 ec 01 	sts	0x01EC, r17
	
} 
     14c:	df 91       	pop	r29
     14e:	cf 91       	pop	r28
     150:	1f 91       	pop	r17
     152:	0f 91       	pop	r16
     154:	08 95       	ret

00000156 <remove_note>:
void remove_note(uint8_t note){
     156:	cf 93       	push	r28
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
     158:	c0 91 00 01 	lds	r28, 0x0100
	for (int i = 0; i <= 7; i++) { //search for note in note stack
		
		if (note_pool[i].note == note) {
     15c:	c8 17       	cp	r28, r24
     15e:	41 f0       	breq	.+16     	; 0x170 <remove_note+0x1a>
     160:	e2 e0       	ldi	r30, 0x02	; 2
     162:	f1 e0       	ldi	r31, 0x01	; 1
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     164:	41 e0       	ldi	r20, 0x01	; 1
     166:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
     168:	90 81       	ld	r25, Z
     16a:	98 17       	cp	r25, r24
     16c:	59 f4       	brne	.+22     	; 0x184 <remove_note+0x2e>
     16e:	02 c0       	rjmp	.+4      	; 0x174 <remove_note+0x1e>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     170:	40 e0       	ldi	r20, 0x00	; 0
     172:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
			
			note_pool[i].note = EMPTY;
     174:	fa 01       	movw	r30, r20
     176:	ee 0f       	add	r30, r30
     178:	ff 1f       	adc	r31, r31
     17a:	e0 50       	subi	r30, 0x00	; 0
     17c:	ff 4f       	sbci	r31, 0xFF	; 255
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	80 83       	st	Z, r24
			free_slot = i;
			break;
     182:	07 c0       	rjmp	.+14     	; 0x192 <remove_note+0x3c>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     184:	4f 5f       	subi	r20, 0xFF	; 255
     186:	5f 4f       	sbci	r21, 0xFF	; 255
     188:	32 96       	adiw	r30, 0x02	; 2
     18a:	48 30       	cpi	r20, 0x08	; 8
     18c:	51 05       	cpc	r21, r1
     18e:	61 f7       	brne	.-40     	; 0x168 <remove_note+0x12>
	current_note = note; //set current note
	
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
     190:	40 e0       	ldi	r20, 0x00	; 0
		
	}
	
	
	//now shift elements left	
	memmove(note_pool + free_slot, note_pool + free_slot + 1, sizeof(note_pool) - (sizeof(*note_pool)*(free_slot + 1)));
     192:	50 e0       	ldi	r21, 0x00	; 0
     194:	ca 01       	movw	r24, r20
     196:	88 0f       	add	r24, r24
     198:	99 1f       	adc	r25, r25
     19a:	bc 01       	movw	r22, r24
     19c:	6e 5f       	subi	r22, 0xFE	; 254
     19e:	7e 4f       	sbci	r23, 0xFE	; 254
     1a0:	40 95       	com	r20
     1a2:	50 95       	com	r21
     1a4:	48 5f       	subi	r20, 0xF8	; 248
     1a6:	5f 4f       	sbci	r21, 0xFF	; 255
     1a8:	44 0f       	add	r20, r20
     1aa:	55 1f       	adc	r21, r21
     1ac:	80 50       	subi	r24, 0x00	; 0
     1ae:	9f 4f       	sbci	r25, 0xFF	; 255
     1b0:	0e 94 cf 12 	call	0x259e	; 0x259e <memmove>
	note_pool[7].note = EMPTY;	
     1b4:	8f ef       	ldi	r24, 0xFF	; 255
     1b6:	80 93 0e 01 	sts	0x010E, r24
	
	//check to see if this is the last note released
	if (note_pool[0].note == EMPTY) {
     1ba:	80 91 00 01 	lds	r24, 0x0100
     1be:	8f 3f       	cpi	r24, 0xFF	; 255
     1c0:	19 f4       	brne	.+6      	; 0x1c8 <remove_note+0x72>
		
		current_note = temp_note; //store last note released for maintaining pitch during envelope release stage
     1c2:	c0 93 ec 01 	sts	0x01EC, r28
     1c6:	02 c0       	rjmp	.+4      	; 0x1cc <remove_note+0x76>
		
	} else {		
		
		current_note = note_pool[0].note; //otherwise, the current note is the next one in the note stack
     1c8:	80 93 ec 01 	sts	0x01EC, r24

	}	
	
}
     1cc:	cf 91       	pop	r28
     1ce:	08 95       	ret

000001d0 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     1d0:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1d2:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1d4:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1d6:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     1d8:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     1da:	8c 91       	ld	r24, X
     1dc:	82 b9       	out	0x02, r24	; 2
     1de:	8d e0       	ldi	r24, 0x0D	; 13
     1e0:	8a 95       	dec	r24
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <set_control_voltage+0x10>
     1e4:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     1e6:	ea ed       	ldi	r30, 0xDA	; 218
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	40 81       	ld	r20, Z
     1ec:	21 e0       	ldi	r18, 0x01	; 1
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	c9 01       	movw	r24, r18
     1f2:	11 96       	adiw	r26, 0x01	; 1
     1f4:	0c 90       	ld	r0, X
     1f6:	11 97       	sbiw	r26, 0x01	; 1
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <set_control_voltage+0x2e>
     1fa:	88 0f       	add	r24, r24
     1fc:	99 1f       	adc	r25, r25
     1fe:	0a 94       	dec	r0
     200:	e2 f7       	brpl	.-8      	; 0x1fa <set_control_voltage+0x2a>
     202:	84 2b       	or	r24, r20
     204:	80 83       	st	Z, r24
     206:	82 e4       	ldi	r24, 0x42	; 66
     208:	8a 95       	dec	r24
     20a:	f1 f7       	brne	.-4      	; 0x208 <set_control_voltage+0x38>
     20c:	00 c0       	rjmp	.+0      	; 0x20e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     20e:	80 81       	ld	r24, Z
     210:	11 96       	adiw	r26, 0x01	; 1
     212:	0c 90       	ld	r0, X
     214:	11 97       	sbiw	r26, 0x01	; 1
     216:	02 c0       	rjmp	.+4      	; 0x21c <set_control_voltage+0x4c>
     218:	22 0f       	add	r18, r18
     21a:	33 1f       	adc	r19, r19
     21c:	0a 94       	dec	r0
     21e:	e2 f7       	brpl	.-8      	; 0x218 <set_control_voltage+0x48>
     220:	20 95       	com	r18
     222:	28 23       	and	r18, r24
     224:	20 83       	st	Z, r18
	
}	
     226:	08 95       	ret

00000228 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     228:	83 b3       	in	r24, 0x13	; 19
     22a:	83 60       	ori	r24, 0x03	; 3
     22c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     22e:	8f ef       	ldi	r24, 0xFF	; 255
     230:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     232:	97 b1       	in	r25, 0x07	; 7
     234:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     236:	e9 ed       	ldi	r30, 0xD9	; 217
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	8f 60       	ori	r24, 0x0F	; 15
     23e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     240:	ea ed       	ldi	r30, 0xDA	; 218
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	80 7f       	andi	r24, 0xF0	; 240
     248:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     24a:	84 b3       	in	r24, 0x14	; 20
     24c:	83 60       	ori	r24, 0x03	; 3
     24e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     250:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     252:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     254:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     256:	a0 9a       	sbi	0x14, 0	; 20
}
     258:	08 95       	ret

0000025a <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     25a:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     25c:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     25e:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     260:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     262:	62 b9       	out	0x02, r22	; 2
     264:	2d e0       	ldi	r18, 0x0D	; 13
     266:	2a 95       	dec	r18
     268:	f1 f7       	brne	.-4      	; 0x266 <set_dac+0xc>
     26a:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     26c:	ea ed       	ldi	r30, 0xDA	; 218
     26e:	f0 e0       	ldi	r31, 0x00	; 0
     270:	40 81       	ld	r20, Z
     272:	21 e0       	ldi	r18, 0x01	; 1
     274:	30 e0       	ldi	r19, 0x00	; 0
     276:	b9 01       	movw	r22, r18
     278:	02 c0       	rjmp	.+4      	; 0x27e <set_dac+0x24>
     27a:	66 0f       	add	r22, r22
     27c:	77 1f       	adc	r23, r23
     27e:	8a 95       	dec	r24
     280:	e2 f7       	brpl	.-8      	; 0x27a <set_dac+0x20>
     282:	cb 01       	movw	r24, r22
     284:	94 2f       	mov	r25, r20
     286:	98 2b       	or	r25, r24
     288:	90 83       	st	Z, r25
     28a:	72 e4       	ldi	r23, 0x42	; 66
     28c:	7a 95       	dec	r23
     28e:	f1 f7       	brne	.-4      	; 0x28c <set_dac+0x32>
     290:	00 c0       	rjmp	.+0      	; 0x292 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     292:	90 81       	ld	r25, Z
     294:	80 95       	com	r24
     296:	89 23       	and	r24, r25
     298:	80 83       	st	Z, r24
	
}
     29a:	08 95       	ret

0000029c <display_dec>:
#include "display_map.h"



void display_dec(uint16_t number, uint8_t digit)
{
     29c:	cf 93       	push	r28
     29e:	df 93       	push	r29
     2a0:	cd b7       	in	r28, 0x3d	; 61
     2a2:	de b7       	in	r29, 0x3e	; 62
     2a4:	2a 97       	sbiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     2b0:	de 01       	movw	r26, r28
     2b2:	11 96       	adiw	r26, 0x01	; 1
     2b4:	ee e4       	ldi	r30, 0x4E	; 78
     2b6:	f1 e0       	ldi	r31, 0x01	; 1
     2b8:	3a e0       	ldi	r19, 0x0A	; 10
     2ba:	01 90       	ld	r0, Z+
     2bc:	0d 92       	st	X+, r0
     2be:	31 50       	subi	r19, 0x01	; 1
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     2c2:	3f ef       	ldi	r19, 0xFF	; 255
     2c4:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2c6:	ea ed       	ldi	r30, 0xDA	; 218
     2c8:	f0 e0       	ldi	r31, 0x00	; 0
     2ca:	30 81       	ld	r19, Z
     2cc:	30 61       	ori	r19, 0x10	; 16
     2ce:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2d0:	30 81       	ld	r19, Z
     2d2:	3f 7e       	andi	r19, 0xEF	; 239
     2d4:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     2d6:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     2d8:	30 81       	ld	r19, Z
     2da:	30 62       	ori	r19, 0x20	; 32
     2dc:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     2de:	30 81       	ld	r19, Z
     2e0:	3f 7d       	andi	r19, 0xDF	; 223
     2e2:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     2e4:	62 30       	cpi	r22, 0x02	; 2
     2e6:	f9 f0       	breq	.+62     	; 0x326 <display_dec+0x8a>
     2e8:	63 30       	cpi	r22, 0x03	; 3
     2ea:	18 f4       	brcc	.+6      	; 0x2f2 <display_dec+0x56>
     2ec:	61 30       	cpi	r22, 0x01	; 1
     2ee:	a1 f5       	brne	.+104    	; 0x358 <display_dec+0xbc>
     2f0:	0d c0       	rjmp	.+26     	; 0x30c <display_dec+0x70>
     2f2:	64 30       	cpi	r22, 0x04	; 4
     2f4:	29 f1       	breq	.+74     	; 0x340 <display_dec+0xa4>
     2f6:	68 30       	cpi	r22, 0x08	; 8
     2f8:	79 f5       	brne	.+94     	; 0x358 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     2fa:	6a e0       	ldi	r22, 0x0A	; 10
     2fc:	70 e0       	ldi	r23, 0x00	; 0
     2fe:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     302:	fe 01       	movw	r30, r28
     304:	e8 0f       	add	r30, r24
     306:	f9 1f       	adc	r31, r25
     308:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     30a:	26 c0       	rjmp	.+76     	; 0x358 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     30c:	64 e6       	ldi	r22, 0x64	; 100
     30e:	70 e0       	ldi	r23, 0x00	; 0
     310:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     314:	6a e0       	ldi	r22, 0x0A	; 10
     316:	70 e0       	ldi	r23, 0x00	; 0
     318:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     31c:	fe 01       	movw	r30, r28
     31e:	e6 0f       	add	r30, r22
     320:	f7 1f       	adc	r31, r23
     322:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     324:	19 c0       	rjmp	.+50     	; 0x358 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     326:	68 ee       	ldi	r22, 0xE8	; 232
     328:	73 e0       	ldi	r23, 0x03	; 3
     32a:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     32e:	64 e6       	ldi	r22, 0x64	; 100
     330:	70 e0       	ldi	r23, 0x00	; 0
     332:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     336:	fe 01       	movw	r30, r28
     338:	e6 0f       	add	r30, r22
     33a:	f7 1f       	adc	r31, r23
     33c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     33e:	0c c0       	rjmp	.+24     	; 0x358 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     340:	60 e1       	ldi	r22, 0x10	; 16
     342:	77 e2       	ldi	r23, 0x27	; 39
     344:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     348:	68 ee       	ldi	r22, 0xE8	; 232
     34a:	73 e0       	ldi	r23, 0x03	; 3
     34c:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
     350:	fe 01       	movw	r30, r28
     352:	e6 0f       	add	r30, r22
     354:	f7 1f       	adc	r31, r23
     356:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     358:	20 95       	com	r18
     35a:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     35c:	ea ed       	ldi	r30, 0xDA	; 218
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	80 81       	ld	r24, Z
     362:	80 61       	ori	r24, 0x10	; 16
     364:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     366:	80 81       	ld	r24, Z
     368:	8f 7e       	andi	r24, 0xEF	; 239
     36a:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     36c:	2a 96       	adiw	r28, 0x0a	; 10
     36e:	0f b6       	in	r0, 0x3f	; 63
     370:	f8 94       	cli
     372:	de bf       	out	0x3e, r29	; 62
     374:	0f be       	out	0x3f, r0	; 63
     376:	cd bf       	out	0x3d, r28	; 61
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	08 95       	ret

0000037e <update_display>:

void update_display(uint16_t number, uint8_t type) {
     37e:	1f 93       	push	r17
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	00 d0       	rcall	.+0      	; 0x386 <update_display+0x8>
     386:	00 d0       	rcall	.+0      	; 0x388 <update_display+0xa>
     388:	cd b7       	in	r28, 0x3d	; 61
     38a:	de b7       	in	r29, 0x3e	; 62
	
	static uint8_t place = 0;
	
	uint8_t digit[] = {
     38c:	28 e0       	ldi	r18, 0x08	; 8
     38e:	29 83       	std	Y+1, r18	; 0x01
     390:	21 e0       	ldi	r18, 0x01	; 1
     392:	2a 83       	std	Y+2, r18	; 0x02
     394:	22 e0       	ldi	r18, 0x02	; 2
     396:	2b 83       	std	Y+3, r18	; 0x03
     398:	24 e0       	ldi	r18, 0x04	; 4
     39a:	2c 83       	std	Y+4, r18	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	if (type == DEC) {
     39c:	66 23       	and	r22, r22
     39e:	81 f4       	brne	.+32     	; 0x3c0 <update_display+0x42>

		
			
		display_dec(number, digit[place]);
     3a0:	10 91 f1 01 	lds	r17, 0x01F1
     3a4:	fe 01       	movw	r30, r28
     3a6:	e1 0f       	add	r30, r17
     3a8:	f1 1d       	adc	r31, r1
     3aa:	61 81       	ldd	r22, Z+1	; 0x01
     3ac:	0e 94 4e 01 	call	0x29c	; 0x29c <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     3b0:	81 2f       	mov	r24, r17
     3b2:	8f 5f       	subi	r24, 0xFF	; 255
     3b4:	80 93 f1 01 	sts	0x01F1, r24
     3b8:	13 30       	cpi	r17, 0x03	; 3
     3ba:	11 f4       	brne	.+4      	; 0x3c0 <update_display+0x42>
		{
			place = 0;
     3bc:	10 92 f1 01 	sts	0x01F1, r1
		
		
	}
	
	
     3c0:	0f 90       	pop	r0
     3c2:	0f 90       	pop	r0
     3c4:	0f 90       	pop	r0
     3c6:	0f 90       	pop	r0
     3c8:	df 91       	pop	r29
     3ca:	cf 91       	pop	r28
     3cc:	1f 91       	pop	r17
     3ce:	08 95       	ret

000003d0 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     3d0:	1f 92       	push	r1
     3d2:	0f 92       	push	r0
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	0f 92       	push	r0
     3d8:	11 24       	eor	r1, r1
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
     3de:	ef 93       	push	r30
     3e0:	ff 93       	push	r31
	compare_match_counter++;
     3e2:	80 91 92 02 	lds	r24, 0x0292
     3e6:	8f 5f       	subi	r24, 0xFF	; 255
     3e8:	80 93 92 02 	sts	0x0292, r24
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     3ec:	80 91 97 02 	lds	r24, 0x0297
     3f0:	81 50       	subi	r24, 0x01	; 1
     3f2:	87 bd       	out	0x27, r24	; 39
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
     3f4:	85 b1       	in	r24, 0x05	; 5
     3f6:	80 58       	subi	r24, 0x80	; 128
     3f8:	85 b9       	out	0x05, r24	; 5
	if (period_counter == 0) {
     3fa:	80 91 98 02 	lds	r24, 0x0298
     3fe:	88 23       	and	r24, r24
     400:	a1 f4       	brne	.+40     	; 0x42a <__vector_10+0x5a>
		count_finished = FALSE;
     402:	10 92 95 02 	sts	0x0295, r1
		no_overflow = TRUE;
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	80 93 ea 01 	sts	0x01EA, r24
		period_counter = 1; //set period counter to 1
     40c:	80 93 98 02 	sts	0x0298, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     410:	e1 e8       	ldi	r30, 0x81	; 129
     412:	f0 e0       	ldi	r31, 0x00	; 0
     414:	80 81       	ld	r24, Z
     416:	90 91 96 02 	lds	r25, 0x0296
     41a:	89 2b       	or	r24, r25
     41c:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     41e:	ef e6       	ldi	r30, 0x6F	; 111
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	80 81       	ld	r24, Z
     424:	81 60       	ori	r24, 0x01	; 1
     426:	80 83       	st	Z, r24
     428:	18 c0       	rjmp	.+48     	; 0x45a <__vector_10+0x8a>
	} else {
		
		osc_count = TCNT1;
     42a:	e4 e8       	ldi	r30, 0x84	; 132
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	80 81       	ld	r24, Z
     430:	91 81       	ldd	r25, Z+1	; 0x01
     432:	90 93 94 02 	sts	0x0294, r25
     436:	80 93 93 02 	sts	0x0293, r24
		value_to_display = compare_match_counter;//osc_count;
     43a:	80 91 92 02 	lds	r24, 0x0292
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	90 93 97 01 	sts	0x0197, r25
     444:	80 93 96 01 	sts	0x0196, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     448:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     44c:	81 e0       	ldi	r24, 0x01	; 1
     44e:	80 93 95 02 	sts	0x0295, r24
		period_counter = 0;
     452:	10 92 98 02 	sts	0x0298, r1
		TCNT1 = 0; //reset timer/counter 1
     456:	11 82       	std	Z+1, r1	; 0x01
     458:	10 82       	st	Z, r1
	}
	
	
	
	
}
     45a:	ff 91       	pop	r31
     45c:	ef 91       	pop	r30
     45e:	9f 91       	pop	r25
     460:	8f 91       	pop	r24
     462:	0f 90       	pop	r0
     464:	0f be       	out	0x3f, r0	; 63
     466:	0f 90       	pop	r0
     468:	1f 90       	pop	r1
     46a:	18 95       	reti

0000046c <__vector_9>:



ISR (TIMER1_OVF_vect) {
     46c:	1f 92       	push	r1
     46e:	0f 92       	push	r0
     470:	0f b6       	in	r0, 0x3f	; 63
     472:	0f 92       	push	r0
     474:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     476:	10 92 ea 01 	sts	0x01EA, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
	
     47a:	0f 90       	pop	r0
     47c:	0f be       	out	0x3f, r0	; 63
     47e:	0f 90       	pop	r0
     480:	1f 90       	pop	r1
     482:	18 95       	reti

00000484 <note_off_event>:
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     484:	84 2f       	mov	r24, r20
	remove_note(note);
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
	gate_buffer--;
     48c:	80 91 f3 01 	lds	r24, 0x01F3
     490:	81 50       	subi	r24, 0x01	; 1
     492:	80 93 f3 01 	sts	0x01F3, r24
	if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     496:	88 23       	and	r24, r24
     498:	09 f4       	brne	.+2      	; 0x49c <note_off_event+0x18>
     49a:	89 98       	cbi	0x11, 1	; 17
     49c:	08 95       	ret

0000049e <note_on_event>:
//MIDI gate buffer for note stealing
static uint8_t gate_buffer = 0;



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     49e:	84 2f       	mov	r24, r20
	
	//value_to_display = note;
	midi_note_number = note;
     4a0:	40 93 32 02 	sts	0x0232, r20
	if (velocity == 0) {
     4a4:	22 23       	and	r18, r18
     4a6:	61 f4       	brne	.+24     	; 0x4c0 <note_on_event+0x22>
		remove_note(note);
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
		gate_buffer--;
     4ae:	80 91 f3 01 	lds	r24, 0x01F3
     4b2:	81 50       	subi	r24, 0x01	; 1
     4b4:	80 93 f3 01 	sts	0x01F3, r24
		if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     4b8:	88 23       	and	r24, r24
     4ba:	69 f4       	brne	.+26     	; 0x4d6 <note_on_event+0x38>
     4bc:	89 98       	cbi	0x11, 1	; 17
     4be:	08 95       	ret
				
	} else {
		new_note(note, velocity);
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	62 2f       	mov	r22, r18
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	0e 94 93 00 	call	0x126	; 0x126 <new_note>
		gate_buffer++; //increment gate_buffer
     4ca:	80 91 f3 01 	lds	r24, 0x01F3
     4ce:	8f 5f       	subi	r24, 0xFF	; 255
     4d0:	80 93 f3 01 	sts	0x01F3, r24
		//PORTF &= ~(1<<GATE); //turn gate off to re-trigger envelopes - this isn't nearly long enough
		//retriggering is a feature offered by Kenton Pro-Solo - maybe want it here, but need to decide how long to turn gate off
		//looking at gate of Pro-Solo on oscilloscope might give an idea of how long the Pro-Solo gate is released between retriggers  - checked: Pro-Solo gate-retrigger is 0.3ms
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
     4d4:	89 9a       	sbi	0x11, 1	; 17
     4d6:	08 95       	ret

000004d8 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     4d8:	87 e2       	ldi	r24, 0x27	; 39
     4da:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     4de:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     4e2:	88 e9       	ldi	r24, 0x98	; 152
     4e4:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     4e8:	08 95       	ret

000004ea <__vector_13>:



ISR (USART_RX_vect) { // USART receive interrupt
     4ea:	1f 92       	push	r1
     4ec:	0f 92       	push	r0
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	0f 92       	push	r0
     4f2:	11 24       	eor	r1, r1
     4f4:	2f 93       	push	r18
     4f6:	3f 93       	push	r19
     4f8:	4f 93       	push	r20
     4fa:	5f 93       	push	r21
     4fc:	6f 93       	push	r22
     4fe:	7f 93       	push	r23
     500:	8f 93       	push	r24
     502:	9f 93       	push	r25
     504:	af 93       	push	r26
     506:	bf 93       	push	r27
     508:	ef 93       	push	r30
     50a:	ff 93       	push	r31
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	0f 92       	push	r0
     512:	cd b7       	in	r28, 0x3d	; 61
     514:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     516:	80 91 c6 00 	lds	r24, 0x00C6
     51a:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte); 
     51c:	89 e9       	ldi	r24, 0x99	; 153
     51e:	92 e0       	ldi	r25, 0x02	; 2
     520:	61 e0       	ldi	r22, 0x01	; 1
     522:	ae 01       	movw	r20, r28
     524:	4f 5f       	subi	r20, 0xFF	; 255
     526:	5f 4f       	sbci	r21, 0xFF	; 255
     528:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <midi_device_input>
	//calling a function in an interrupt is inefficient according to AVR C guidelines
	// so this function should maybe be inlined in main loop if inByte is made volatile	
	//***HOWEVER***, xnor-midi example code has this function being called from USART_RX_vect ISR  	
}
     52c:	0f 90       	pop	r0
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	ff 91       	pop	r31
     534:	ef 91       	pop	r30
     536:	bf 91       	pop	r27
     538:	af 91       	pop	r26
     53a:	9f 91       	pop	r25
     53c:	8f 91       	pop	r24
     53e:	7f 91       	pop	r23
     540:	6f 91       	pop	r22
     542:	5f 91       	pop	r21
     544:	4f 91       	pop	r20
     546:	3f 91       	pop	r19
     548:	2f 91       	pop	r18
     54a:	0f 90       	pop	r0
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	0f 90       	pop	r0
     550:	1f 90       	pop	r1
     552:	18 95       	reti

00000554 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     554:	80 e8       	ldi	r24, 0x80	; 128
     556:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     558:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     55a:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     55c:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     55e:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     560:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     562:	0e 94 59 04 	call	0x8b2	; 0x8b2 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     566:	a9 ed       	ldi	r26, 0xD9	; 217
     568:	b0 e0       	ldi	r27, 0x00	; 0
     56a:	8c 91       	ld	r24, X
     56c:	80 6c       	ori	r24, 0xC0	; 192
     56e:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     570:	ea ed       	ldi	r30, 0xDA	; 218
     572:	f0 e0       	ldi	r31, 0x00	; 0
     574:	80 81       	ld	r24, Z
     576:	80 6c       	ori	r24, 0xC0	; 192
     578:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     57a:	81 b1       	in	r24, 0x01	; 1
     57c:	8f ef       	ldi	r24, 0xFF	; 255
     57e:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     580:	92 b1       	in	r25, 0x02	; 2
     582:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     584:	8c 91       	ld	r24, X
     586:	80 63       	ori	r24, 0x30	; 48
     588:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     58a:	80 81       	ld	r24, Z
     58c:	8f 7c       	andi	r24, 0xCF	; 207
     58e:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     590:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     592:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     596:	0e 94 14 01 	call	0x228	; 0x228 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     59a:	c9 e9       	ldi	r28, 0x99	; 153
     59c:	d2 e0       	ldi	r29, 0x02	; 2
     59e:	ce 01       	movw	r24, r28
     5a0:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     5a4:	ce 01       	movw	r24, r28
     5a6:	6f e4       	ldi	r22, 0x4F	; 79
     5a8:	72 e0       	ldi	r23, 0x02	; 2
     5aa:	0e 94 32 0e 	call	0x1c64	; 0x1c64 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     5ae:	ce 01       	movw	r24, r28
     5b0:	62 e4       	ldi	r22, 0x42	; 66
     5b2:	72 e0       	ldi	r23, 0x02	; 2
     5b4:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     5b8:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     5bc:	0e 94 78 04 	call	0x8f0	; 0x8f0 <update_spi>
	//TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
	//TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
	

		
	sei(); //enable global interrupts
     5c0:	78 94       	sei
	
	////set initial pitch offset CVs
	vco1_init_cv = set_vco_init_cv(VCO1, 24079);
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	6f e0       	ldi	r22, 0x0F	; 15
     5c6:	7e e5       	ldi	r23, 0x5E	; 94
     5c8:	0e 94 0a 06 	call	0xc14	; 0xc14 <set_vco_init_cv>
     5cc:	90 93 91 02 	sts	0x0291, r25
     5d0:	80 93 90 02 	sts	0x0290, r24
	vco2_init_cv = set_vco_init_cv(VCO2, 24079);
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	6f e0       	ldi	r22, 0x0F	; 15
     5d8:	7e e5       	ldi	r23, 0x5E	; 94
     5da:	0e 94 0a 06 	call	0xc14	; 0xc14 <set_vco_init_cv>
     5de:	90 93 8f 02 	sts	0x028F, r25
     5e2:	80 93 8e 02 	sts	0x028E, r24
	value_to_display = compare_match_counter;//vco1_init_cv;
     5e6:	80 91 92 02 	lds	r24, 0x0292
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	90 93 97 01 	sts	0x0197, r25
     5f0:	80 93 96 01 	sts	0x0196, r24
	
	

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     5f4:	ce 01       	movw	r24, r28
     5f6:	0e 94 c5 10 	call	0x218a	; 0x218a <midi_device_process>
	
		update_display(value_to_display, DEC);
     5fa:	80 91 96 01 	lds	r24, 0x0196
     5fe:	90 91 97 01 	lds	r25, 0x0197
     602:	60 e0       	ldi	r22, 0x00	; 0
     604:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
			
		scan_pots_and_update_control_voltages();
     608:	0e 94 13 03 	call	0x626	; 0x626 <scan_pots_and_update_control_voltages>
			
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
     60c:	80 91 f2 01 	lds	r24, 0x01F2
     610:	98 2f       	mov	r25, r24
     612:	9f 5f       	subi	r25, 0xFF	; 255
     614:	90 93 f2 01 	sts	0x01F2, r25
     618:	85 30       	cpi	r24, 0x05	; 5
     61a:	61 f7       	brne	.-40     	; 0x5f4 <main+0xa0>
		{
			switch_timer = 0;
     61c:	10 92 f2 01 	sts	0x01F2, r1
			update_spi();
     620:	0e 94 78 04 	call	0x8f0	; 0x8f0 <update_spi>
     624:	e7 cf       	rjmp	.-50     	; 0x5f4 <main+0xa0>

00000626 <scan_pots_and_update_control_voltages>:
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     626:	4f 92       	push	r4
     628:	5f 92       	push	r5
     62a:	6f 92       	push	r6
     62c:	7f 92       	push	r7
     62e:	8f 92       	push	r8
     630:	9f 92       	push	r9
     632:	af 92       	push	r10
     634:	bf 92       	push	r11
     636:	cf 92       	push	r12
     638:	df 92       	push	r13
     63a:	ef 92       	push	r14
     63c:	ff 92       	push	r15
     63e:	0f 93       	push	r16
     640:	1f 93       	push	r17
     642:	cf 93       	push	r28
     644:	df 93       	push	r29

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     646:	02 e1       	ldi	r16, 0x12	; 18
     648:	12 e0       	ldi	r17, 0x02	; 2
     64a:	0f 2e       	mov	r0, r31
     64c:	f6 e7       	ldi	r31, 0x76	; 118
     64e:	cf 2e       	mov	r12, r31
     650:	f1 e0       	ldi	r31, 0x01	; 1
     652:	df 2e       	mov	r13, r31
     654:	f0 2d       	mov	r31, r0
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     656:	ee 24       	eor	r14, r14
     658:	ff 24       	eor	r15, r15
     65a:	e3 94       	inc	r14
     65c:	c0 e0       	ldi	r28, 0x00	; 0
     65e:	d0 e0       	ldi	r29, 0x00	; 0
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     660:	0f 2e       	mov	r0, r31
     662:	fa e3       	ldi	r31, 0x3A	; 58
     664:	8f 2e       	mov	r8, r31
     666:	f1 e0       	ldi	r31, 0x01	; 1
     668:	9f 2e       	mov	r9, r31
     66a:	f0 2d       	mov	r31, r0
				
				break;
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     66c:	aa 24       	eor	r10, r10
     66e:	bb 24       	eor	r11, r11
     670:	68 94       	set
     672:	b1 f8       	bld	r11, 1
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     674:	0f 2e       	mov	r0, r31
     676:	f8 e3       	ldi	r31, 0x38	; 56
     678:	6f 2e       	mov	r6, r31
     67a:	f1 e0       	ldi	r31, 0x01	; 1
     67c:	7f 2e       	mov	r7, r31
     67e:	f0 2d       	mov	r31, r0
			
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     680:	0f 2e       	mov	r0, r31
     682:	f2 e4       	ldi	r31, 0x42	; 66
     684:	4f 2e       	mov	r4, r31
     686:	f1 e0       	ldi	r31, 0x01	; 1
     688:	5f 2e       	mov	r5, r31
     68a:	f0 2d       	mov	r31, r0
     68c:	08 c0       	rjmp	.+16     	; 0x69e <scan_pots_and_update_control_voltages+0x78>
	}; 
	
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     68e:	21 96       	adiw	r28, 0x01	; 1
     690:	08 94       	sec
     692:	e1 1c       	adc	r14, r1
     694:	f1 1c       	adc	r15, r1
     696:	82 e0       	ldi	r24, 0x02	; 2
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	c8 0e       	add	r12, r24
     69c:	d9 1e       	adc	r13, r25
	{

		adc_value = read_pot(POTMUX_EN0, i);
     69e:	86 e0       	ldi	r24, 0x06	; 6
     6a0:	6c 2f       	mov	r22, r28
     6a2:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     6a6:	90 93 38 02 	sts	0x0238, r25
     6aa:	80 93 37 02 	sts	0x0237, r24
		//implement IIR digital low pass filter - change pot value only by some fraction (>>2) of the difference between the new and old value
		int adc_change = adc_value - pot_group_0[i];
     6ae:	80 91 37 02 	lds	r24, 0x0237
     6b2:	90 91 38 02 	lds	r25, 0x0238
     6b6:	d8 01       	movw	r26, r16
     6b8:	6d 91       	ld	r22, X+
     6ba:	7c 91       	ld	r23, X
     6bc:	11 97       	sbiw	r26, 0x01	; 1
     6be:	86 1b       	sub	r24, r22
     6c0:	97 0b       	sbc	r25, r23
		pot_group_0[i] = pot_group_0[i] + (adc_change >> 2);
     6c2:	95 95       	asr	r25
     6c4:	87 95       	ror	r24
     6c6:	95 95       	asr	r25
     6c8:	87 95       	ror	r24
     6ca:	9c 01       	movw	r18, r24
     6cc:	26 0f       	add	r18, r22
     6ce:	37 1f       	adc	r19, r23
     6d0:	f8 01       	movw	r30, r16
     6d2:	21 93       	st	Z+, r18
     6d4:	31 93       	st	Z+, r19
     6d6:	8f 01       	movw	r16, r30
		int fine_offset = 0;
		
		switch (i)
     6d8:	c8 30       	cpi	r28, 0x08	; 8
     6da:	d1 05       	cpc	r29, r1
     6dc:	71 f0       	breq	.+28     	; 0x6fa <scan_pots_and_update_control_voltages+0xd4>
     6de:	c9 30       	cpi	r28, 0x09	; 9
     6e0:	d1 05       	cpc	r29, r1
     6e2:	24 f4       	brge	.+8      	; 0x6ec <scan_pots_and_update_control_voltages+0xc6>
     6e4:	c4 30       	cpi	r28, 0x04	; 4
     6e6:	d1 05       	cpc	r29, r1
     6e8:	b1 f5       	brne	.+108    	; 0x756 <scan_pots_and_update_control_voltages+0x130>
     6ea:	2a c0       	rjmp	.+84     	; 0x740 <scan_pots_and_update_control_voltages+0x11a>
     6ec:	c9 30       	cpi	r28, 0x09	; 9
     6ee:	d1 05       	cpc	r29, r1
     6f0:	b1 f0       	breq	.+44     	; 0x71e <scan_pots_and_update_control_voltages+0xf8>
     6f2:	cb 30       	cpi	r28, 0x0B	; 11
     6f4:	d1 05       	cpc	r29, r1
     6f6:	79 f5       	brne	.+94     	; 0x756 <scan_pots_and_update_control_voltages+0x130>
     6f8:	3a c0       	rjmp	.+116    	; 0x76e <scan_pots_and_update_control_voltages+0x148>
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     6fa:	60 91 8e 02 	lds	r22, 0x028E
     6fe:	70 91 8f 02 	lds	r23, 0x028F
		switch (i)
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
     702:	60 50       	subi	r22, 0x00	; 0
     704:	7e 4f       	sbci	r23, 0xFE	; 254
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     706:	80 91 33 02 	lds	r24, 0x0233
     70a:	90 91 34 02 	lds	r25, 0x0234
     70e:	68 0f       	add	r22, r24
     710:	79 1f       	adc	r23, r25
     712:	62 1b       	sub	r22, r18
     714:	73 0b       	sbc	r23, r19
     716:	c4 01       	movw	r24, r8
     718:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				
				break;
     71c:	b8 cf       	rjmp	.-144    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     71e:	b5 01       	movw	r22, r10
     720:	62 1b       	sub	r22, r18
     722:	73 0b       	sbc	r23, r19
     724:	70 93 34 02 	sts	0x0234, r23
     728:	60 93 33 02 	sts	0x0233, r22
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     72c:	80 91 90 02 	lds	r24, 0x0290
     730:	90 91 91 02 	lds	r25, 0x0291
     734:	68 0f       	add	r22, r24
     736:	79 1f       	adc	r23, r25
     738:	c3 01       	movw	r24, r6
     73a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     73e:	a7 cf       	rjmp	.-178    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
			
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     740:	b9 01       	movw	r22, r18
     742:	66 0f       	add	r22, r22
     744:	77 1f       	adc	r23, r23
     746:	66 0f       	add	r22, r22
     748:	77 1f       	adc	r23, r23
     74a:	66 0f       	add	r22, r22
     74c:	77 1f       	adc	r23, r23
     74e:	c2 01       	movw	r24, r4
     750:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     754:	9c cf       	rjmp	.-200    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
			
			default: //set control voltage full-scale
				set_control_voltage(pot_decoder_0[i], pot_group_0[i] << 4);
     756:	b9 01       	movw	r22, r18
     758:	62 95       	swap	r22
     75a:	72 95       	swap	r23
     75c:	70 7f       	andi	r23, 0xF0	; 240
     75e:	76 27       	eor	r23, r22
     760:	60 7f       	andi	r22, 0xF0	; 240
     762:	76 27       	eor	r23, r22
     764:	d6 01       	movw	r26, r12
     766:	8d 91       	ld	r24, X+
     768:	9c 91       	ld	r25, X
     76a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	}; 
	
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     76e:	b0 e1       	ldi	r27, 0x10	; 16
     770:	eb 16       	cp	r14, r27
     772:	f1 04       	cpc	r15, r1
     774:	0c f4       	brge	.+2      	; 0x778 <scan_pots_and_update_control_voltages+0x152>
     776:	8b cf       	rjmp	.-234    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
     778:	04 ef       	ldi	r16, 0xF4	; 244
     77a:	11 e0       	ldi	r17, 0x01	; 1
     77c:	0f 2e       	mov	r0, r31
     77e:	f8 e5       	ldi	r31, 0x58	; 88
     780:	ef 2e       	mov	r14, r31
     782:	f1 e0       	ldi	r31, 0x01	; 1
     784:	ff 2e       	mov	r15, r31
     786:	f0 2d       	mov	r31, r0
     788:	c1 e0       	ldi	r28, 0x01	; 1
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     78a:	87 e0       	ldi	r24, 0x07	; 7
     78c:	6c 2f       	mov	r22, r28
     78e:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     792:	90 93 38 02 	sts	0x0238, r25
     796:	80 93 37 02 	sts	0x0237, r24
		int adc_change = adc_value - pot_group_1[i];
     79a:	60 91 37 02 	lds	r22, 0x0237
     79e:	70 91 38 02 	lds	r23, 0x0238
     7a2:	f8 01       	movw	r30, r16
     7a4:	80 81       	ld	r24, Z
     7a6:	91 81       	ldd	r25, Z+1	; 0x01
     7a8:	68 1b       	sub	r22, r24
     7aa:	79 0b       	sbc	r23, r25
		pot_group_1[i] = pot_group_1[i] + (adc_change >> 2);		
     7ac:	75 95       	asr	r23
     7ae:	67 95       	ror	r22
     7b0:	75 95       	asr	r23
     7b2:	67 95       	ror	r22
     7b4:	68 0f       	add	r22, r24
     7b6:	79 1f       	adc	r23, r25
     7b8:	d8 01       	movw	r26, r16
     7ba:	6d 93       	st	X+, r22
     7bc:	7d 93       	st	X+, r23
     7be:	8d 01       	movw	r16, r26
		
		set_control_voltage(pot_decoder_1[i], pot_group_1[i] <<4);
     7c0:	62 95       	swap	r22
     7c2:	72 95       	swap	r23
     7c4:	70 7f       	andi	r23, 0xF0	; 240
     7c6:	76 27       	eor	r23, r22
     7c8:	60 7f       	andi	r22, 0xF0	; 240
     7ca:	76 27       	eor	r23, r22
     7cc:	f7 01       	movw	r30, r14
     7ce:	81 91       	ld	r24, Z+
     7d0:	91 91       	ld	r25, Z+
     7d2:	7f 01       	movw	r14, r30
     7d4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
     7d8:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
	}
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     7da:	c0 31       	cpi	r28, 0x10	; 16
     7dc:	b1 f6       	brne	.-84     	; 0x78a <scan_pots_and_update_control_voltages+0x164>
	}
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	
	uint8_t note = get_current_note();
     7de:	0e 94 90 00 	call	0x120	; 0x120 <get_current_note>
	uint8_t pitch_index = note>>3;
     7e2:	98 2f       	mov	r25, r24
     7e4:	96 95       	lsr	r25
     7e6:	96 95       	lsr	r25
     7e8:	96 95       	lsr	r25
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = vco1_pitch_table[pitch_index -1];
     7ea:	29 2f       	mov	r18, r25
     7ec:	30 e0       	ldi	r19, 0x00	; 0
     7ee:	e9 01       	movw	r28, r18
     7f0:	21 97       	sbiw	r28, 0x01	; 1
     7f2:	4c e6       	ldi	r20, 0x6C	; 108
     7f4:	52 e0       	ldi	r21, 0x02	; 2
     7f6:	cc 0f       	add	r28, r28
     7f8:	dd 1f       	adc	r29, r29
     7fa:	fa 01       	movw	r30, r20
     7fc:	ec 0f       	add	r30, r28
     7fe:	fd 1f       	adc	r31, r29
     800:	01 90       	ld	r0, Z+
     802:	f0 81       	ld	r31, Z
     804:	e0 2d       	mov	r30, r0
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	
	uint8_t note = get_current_note();
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
     806:	99 0f       	add	r25, r25
     808:	99 0f       	add	r25, r25
     80a:	99 0f       	add	r25, r25
     80c:	89 1b       	sub	r24, r25
		
	uint16_t y0 = vco1_pitch_table[pitch_index -1];
	uint16_t y1 = vco1_pitch_table[pitch_index];
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3);
     80e:	e8 2e       	mov	r14, r24
     810:	ff 24       	eor	r15, r15
	uint8_t note = get_current_note();
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = vco1_pitch_table[pitch_index -1];
	uint16_t y1 = vco1_pitch_table[pitch_index];
     812:	89 01       	movw	r16, r18
     814:	00 0f       	add	r16, r16
     816:	11 1f       	adc	r17, r17
     818:	40 0f       	add	r20, r16
     81a:	51 1f       	adc	r21, r17
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3);
     81c:	da 01       	movw	r26, r20
     81e:	8d 91       	ld	r24, X+
     820:	9c 91       	ld	r25, X
     822:	8e 1b       	sub	r24, r30
     824:	9f 0b       	sbc	r25, r31
     826:	8e 9d       	mul	r24, r14
     828:	b0 01       	movw	r22, r0
     82a:	8f 9d       	mul	r24, r15
     82c:	70 0d       	add	r23, r0
     82e:	9e 9d       	mul	r25, r14
     830:	70 0d       	add	r23, r0
     832:	11 24       	eor	r1, r1
     834:	76 95       	lsr	r23
     836:	67 95       	ror	r22
     838:	76 95       	lsr	r23
     83a:	67 95       	ror	r22
     83c:	76 95       	lsr	r23
     83e:	67 95       	ror	r22
     840:	6e 0f       	add	r22, r30
     842:	7f 1f       	adc	r23, r31
	
	set_control_voltage(&vco1_pitch_cv, interpolated_pitch_cv);
     844:	8c e4       	ldi	r24, 0x4C	; 76
     846:	91 e0       	ldi	r25, 0x01	; 1
     848:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	y0 = vco2_pitch_table[pitch_index - 1];
     84c:	8a e4       	ldi	r24, 0x4A	; 74
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	c8 0f       	add	r28, r24
     852:	d9 1f       	adc	r29, r25
     854:	48 81       	ld	r20, Y
     856:	59 81       	ldd	r21, Y+1	; 0x01
	y1 = vco2_pitch_table[pitch_index];
     858:	80 0f       	add	r24, r16
     85a:	91 1f       	adc	r25, r17
	
	interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3);
     85c:	fc 01       	movw	r30, r24
     85e:	80 81       	ld	r24, Z
     860:	91 81       	ldd	r25, Z+1	; 0x01
     862:	84 1b       	sub	r24, r20
     864:	95 0b       	sbc	r25, r21
     866:	8e 9d       	mul	r24, r14
     868:	b0 01       	movw	r22, r0
     86a:	8f 9d       	mul	r24, r15
     86c:	70 0d       	add	r23, r0
     86e:	9e 9d       	mul	r25, r14
     870:	70 0d       	add	r23, r0
     872:	11 24       	eor	r1, r1
     874:	76 95       	lsr	r23
     876:	67 95       	ror	r22
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	76 95       	lsr	r23
     87e:	67 95       	ror	r22
     880:	64 0f       	add	r22, r20
     882:	75 1f       	adc	r23, r21
	
	set_control_voltage(&vco2_pitch_cv, interpolated_pitch_cv); //temporarily pitch VCO2 one octave up from VCO1
     884:	8a e4       	ldi	r24, 0x4A	; 74
     886:	91 e0       	ldi	r25, 0x01	; 1
     888:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     88c:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     88e:	a1 9a       	sbi	0x14, 1	; 20
	
	
     890:	df 91       	pop	r29
     892:	cf 91       	pop	r28
     894:	1f 91       	pop	r17
     896:	0f 91       	pop	r16
     898:	ff 90       	pop	r15
     89a:	ef 90       	pop	r14
     89c:	df 90       	pop	r13
     89e:	cf 90       	pop	r12
     8a0:	bf 90       	pop	r11
     8a2:	af 90       	pop	r10
     8a4:	9f 90       	pop	r9
     8a6:	8f 90       	pop	r8
     8a8:	7f 90       	pop	r7
     8aa:	6f 90       	pop	r6
     8ac:	5f 90       	pop	r5
     8ae:	4f 90       	pop	r4
     8b0:	08 95       	ret

000008b2 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     8b2:	84 b1       	in	r24, 0x04	; 4
     8b4:	87 62       	ori	r24, 0x27	; 39
     8b6:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     8b8:	ec ed       	ldi	r30, 0xDC	; 220
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	80 81       	ld	r24, Z
     8be:	8c 65       	ori	r24, 0x5C	; 92
     8c0:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     8c2:	85 b1       	in	r24, 0x05	; 5
     8c4:	89 7d       	andi	r24, 0xD9	; 217
     8c6:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     8c8:	ed ed       	ldi	r30, 0xDD	; 221
     8ca:	f0 e0       	ldi	r31, 0x00	; 0
     8cc:	80 81       	ld	r24, Z
     8ce:	83 7f       	andi	r24, 0xF3	; 243
     8d0:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     8d2:	80 e5       	ldi	r24, 0x50	; 80
     8d4:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     8d6:	80 81       	ld	r24, Z
     8d8:	87 7f       	andi	r24, 0xF7	; 247
     8da:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     8dc:	80 81       	ld	r24, Z
     8de:	87 7f       	andi	r24, 0xF7	; 247
     8e0:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     8e2:	80 81       	ld	r24, Z
     8e4:	88 60       	ori	r24, 0x08	; 8
     8e6:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     8e8:	80 81       	ld	r24, Z
     8ea:	8f 7e       	andi	r24, 0xEF	; 239
     8ec:	80 83       	st	Z, r24
	
}
     8ee:	08 95       	ret

000008f0 <update_spi>:

void update_spi(void) {
     8f0:	0f 93       	push	r16
     8f2:	1f 93       	push	r17
     8f4:	cf 93       	push	r28
     8f6:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     8f8:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     8fa:	c0 91 3f 02 	lds	r28, 0x023F
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     8fe:	40 91 3f 02 	lds	r20, 0x023F
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     902:	00 91 3f 02 	lds	r16, 0x023F
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     906:	80 91 3f 02 	lds	r24, 0x023F
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     90a:	a0 91 3f 02 	lds	r26, 0x023F
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     90e:	60 91 3f 02 	lds	r22, 0x023F
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     912:	20 91 3f 02 	lds	r18, 0x023F
			ISW8_SW_ON << ISW8_LED;
     916:	90 91 44 02 	lds	r25, 0x0244
     91a:	97 95       	ror	r25
     91c:	99 27       	eor	r25, r25
     91e:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     920:	81 70       	andi	r24, 0x01	; 1
     922:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     924:	cc 1f       	adc	r28, r28
     926:	cc 27       	eor	r28, r28
     928:	cc 1f       	adc	r28, r28
     92a:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     92c:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     92e:	46 95       	lsr	r20
     930:	46 95       	lsr	r20
     932:	50 e0       	ldi	r21, 0x00	; 0
     934:	41 70       	andi	r20, 0x01	; 1
     936:	50 70       	andi	r21, 0x00	; 0
     938:	ca 01       	movw	r24, r20
     93a:	88 0f       	add	r24, r24
     93c:	99 1f       	adc	r25, r25
     93e:	88 0f       	add	r24, r24
     940:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     942:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     944:	06 95       	lsr	r16
     946:	10 e0       	ldi	r17, 0x00	; 0
     948:	01 70       	andi	r16, 0x01	; 1
     94a:	10 70       	andi	r17, 0x00	; 0
     94c:	e8 01       	movw	r28, r16
     94e:	cc 0f       	add	r28, r28
     950:	dd 1f       	adc	r29, r29
     952:	cc 0f       	add	r28, r28
     954:	dd 1f       	adc	r29, r29
     956:	cc 0f       	add	r28, r28
     958:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     95a:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     95c:	a2 95       	swap	r26
     95e:	af 70       	andi	r26, 0x0F	; 15
     960:	b0 e0       	ldi	r27, 0x00	; 0
     962:	a1 70       	andi	r26, 0x01	; 1
     964:	b0 70       	andi	r27, 0x00	; 0
     966:	fd 01       	movw	r30, r26
     968:	e2 95       	swap	r30
     96a:	f2 95       	swap	r31
     96c:	f0 7f       	andi	r31, 0xF0	; 240
     96e:	fe 27       	eor	r31, r30
     970:	e0 7f       	andi	r30, 0xF0	; 240
     972:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     974:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     976:	62 95       	swap	r22
     978:	66 95       	lsr	r22
     97a:	67 70       	andi	r22, 0x07	; 7
     97c:	70 e0       	ldi	r23, 0x00	; 0
     97e:	61 70       	andi	r22, 0x01	; 1
     980:	70 70       	andi	r23, 0x00	; 0
     982:	ab 01       	movw	r20, r22
     984:	44 0f       	add	r20, r20
     986:	55 1f       	adc	r21, r21
     988:	42 95       	swap	r20
     98a:	52 95       	swap	r21
     98c:	50 7f       	andi	r21, 0xF0	; 240
     98e:	54 27       	eor	r21, r20
     990:	40 7f       	andi	r20, 0xF0	; 240
     992:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     994:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     996:	22 95       	swap	r18
     998:	26 95       	lsr	r18
     99a:	26 95       	lsr	r18
     99c:	23 70       	andi	r18, 0x03	; 3
     99e:	30 e0       	ldi	r19, 0x00	; 0
     9a0:	21 70       	andi	r18, 0x01	; 1
     9a2:	30 70       	andi	r19, 0x00	; 0
     9a4:	c9 01       	movw	r24, r18
     9a6:	00 24       	eor	r0, r0
     9a8:	96 95       	lsr	r25
     9aa:	87 95       	ror	r24
     9ac:	07 94       	ror	r0
     9ae:	96 95       	lsr	r25
     9b0:	87 95       	ror	r24
     9b2:	07 94       	ror	r0
     9b4:	98 2f       	mov	r25, r24
     9b6:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     9b8:	84 2b       	or	r24, r20
     9ba:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     9bc:	0d b4       	in	r0, 0x2d	; 45
     9be:	07 fe       	sbrs	r0, 7
     9c0:	fd cf       	rjmp	.-6      	; 0x9bc <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     9c2:	8e b5       	in	r24, 0x2e	; 46
     9c4:	80 93 41 02 	sts	0x0241, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     9c8:	80 91 41 02 	lds	r24, 0x0241
     9cc:	90 91 40 02 	lds	r25, 0x0240
     9d0:	89 27       	eor	r24, r25
     9d2:	80 93 41 02 	sts	0x0241, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     9d6:	80 91 40 02 	lds	r24, 0x0240
     9da:	90 91 41 02 	lds	r25, 0x0241
     9de:	89 27       	eor	r24, r25
     9e0:	80 93 40 02 	sts	0x0240, r24
			spi_sw_current_state &= spi_sw_previous_state;
     9e4:	80 91 41 02 	lds	r24, 0x0241
     9e8:	90 91 40 02 	lds	r25, 0x0240
     9ec:	89 23       	and	r24, r25
     9ee:	80 93 41 02 	sts	0x0241, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution.
     9f2:	80 91 3f 02 	lds	r24, 0x023F
     9f6:	90 91 41 02 	lds	r25, 0x0241
     9fa:	89 27       	eor	r24, r25
     9fc:	80 93 3f 02 	sts	0x023F, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     a00:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     a02:	0d b4       	in	r0, 0x2d	; 45
     a04:	07 fe       	sbrs	r0, 7
     a06:	fd cf       	rjmp	.-6      	; 0xa02 <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     a08:	8e b5       	in	r24, 0x2e	; 46
     a0a:	80 93 3e 02 	sts	0x023E, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     a0e:	80 91 3e 02 	lds	r24, 0x023E
     a12:	82 95       	swap	r24
     a14:	86 95       	lsr	r24
     a16:	87 70       	andi	r24, 0x07	; 7
     a18:	81 70       	andi	r24, 0x01	; 1
     a1a:	80 93 47 02 	sts	0x0247, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     a1e:	80 91 3e 02 	lds	r24, 0x023E
     a22:	82 95       	swap	r24
     a24:	86 95       	lsr	r24
     a26:	86 95       	lsr	r24
     a28:	83 70       	andi	r24, 0x03	; 3
     a2a:	81 70       	andi	r24, 0x01	; 1
     a2c:	80 93 46 02 	sts	0x0246, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     a30:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     a32:	0d b4       	in	r0, 0x2d	; 45
     a34:	07 fe       	sbrs	r0, 7
     a36:	fd cf       	rjmp	.-6      	; 0xa32 <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     a38:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     a3a:	0d b4       	in	r0, 0x2d	; 45
     a3c:	07 fe       	sbrs	r0, 7
     a3e:	fd cf       	rjmp	.-6      	; 0xa3a <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     a40:	20 91 47 02 	lds	r18, 0x0247
     a44:	80 91 48 02 	lds	r24, 0x0248
     a48:	90 91 49 02 	lds	r25, 0x0249
     a4c:	22 0f       	add	r18, r18
     a4e:	22 0f       	add	r18, r18
     a50:	87 95       	ror	r24
     a52:	88 27       	eor	r24, r24
     a54:	87 95       	ror	r24
     a56:	82 2b       	or	r24, r18
     a58:	89 2b       	or	r24, r25
     a5a:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     a5c:	0d b4       	in	r0, 0x2d	; 45
     a5e:	07 fe       	sbrs	r0, 7
     a60:	fd cf       	rjmp	.-6      	; 0xa5c <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     a62:	ed ed       	ldi	r30, 0xDD	; 221
     a64:	f0 e0       	ldi	r31, 0x00	; 0
     a66:	80 81       	ld	r24, Z
     a68:	87 7f       	andi	r24, 0xF7	; 247
     a6a:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     a6c:	80 81       	ld	r24, Z
     a6e:	88 60       	ori	r24, 0x08	; 8
     a70:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     a72:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     a74:	8f b1       	in	r24, 0x0f	; 15
     a76:	80 93 42 02 	sts	0x0242, r24
			current_sw_state ^= previous_sw_state;
     a7a:	80 91 42 02 	lds	r24, 0x0242
     a7e:	90 91 43 02 	lds	r25, 0x0243
     a82:	89 27       	eor	r24, r25
     a84:	80 93 42 02 	sts	0x0242, r24
			previous_sw_state ^= current_sw_state;
     a88:	80 91 43 02 	lds	r24, 0x0243
     a8c:	90 91 42 02 	lds	r25, 0x0242
     a90:	89 27       	eor	r24, r25
     a92:	80 93 43 02 	sts	0x0243, r24
			current_sw_state &= previous_sw_state;
     a96:	80 91 42 02 	lds	r24, 0x0242
     a9a:	90 91 43 02 	lds	r25, 0x0243
     a9e:	89 23       	and	r24, r25
     aa0:	80 93 42 02 	sts	0x0242, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     aa4:	80 91 42 02 	lds	r24, 0x0242
     aa8:	82 ff       	sbrs	r24, 2
     aaa:	06 c0       	rjmp	.+12     	; 0xab8 <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     aac:	90 91 44 02 	lds	r25, 0x0244
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	89 27       	eor	r24, r25
     ab4:	80 93 44 02 	sts	0x0244, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     ab8:	80 91 42 02 	lds	r24, 0x0242
     abc:	84 ff       	sbrs	r24, 4
     abe:	06 c0       	rjmp	.+12     	; 0xacc <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     ac0:	90 91 48 02 	lds	r25, 0x0248
     ac4:	81 e0       	ldi	r24, 0x01	; 1
     ac6:	89 27       	eor	r24, r25
     ac8:	80 93 48 02 	sts	0x0248, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     acc:	80 91 42 02 	lds	r24, 0x0242
     ad0:	83 ff       	sbrs	r24, 3
     ad2:	06 c0       	rjmp	.+12     	; 0xae0 <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     ad4:	90 91 49 02 	lds	r25, 0x0249
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	89 27       	eor	r24, r25
     adc:	80 93 49 02 	sts	0x0249, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     ae0:	ed ed       	ldi	r30, 0xDD	; 221
     ae2:	f0 e0       	ldi	r31, 0x00	; 0
     ae4:	80 81       	ld	r24, Z
     ae6:	8f 7b       	andi	r24, 0xBF	; 191
     ae8:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     aea:	40 91 3f 02 	lds	r20, 0x023F
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     aee:	30 91 3f 02 	lds	r19, 0x023F
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     af2:	c0 91 3f 02 	lds	r28, 0x023F
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     af6:	00 91 3f 02 	lds	r16, 0x023F
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     afa:	60 91 3f 02 	lds	r22, 0x023F
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     afe:	a0 91 3f 02 	lds	r26, 0x023F
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     b02:	20 91 3f 02 	lds	r18, 0x023F
			ISW8_SW_ON << BMOD;
     b06:	80 91 44 02 	lds	r24, 0x0244
     b0a:	82 95       	swap	r24
     b0c:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b0e:	36 95       	lsr	r19
     b10:	36 95       	lsr	r19
     b12:	31 70       	andi	r19, 0x01	; 1
     b14:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     b16:	10 e0       	ldi	r17, 0x00	; 0
     b18:	01 70       	andi	r16, 0x01	; 1
     b1a:	10 70       	andi	r17, 0x00	; 0
     b1c:	c8 01       	movw	r24, r16
     b1e:	88 0f       	add	r24, r24
     b20:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b22:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     b24:	a2 95       	swap	r26
     b26:	a6 95       	lsr	r26
     b28:	a7 70       	andi	r26, 0x07	; 7
     b2a:	a7 95       	ror	r26
     b2c:	aa 27       	eor	r26, r26
     b2e:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b30:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     b32:	44 1f       	adc	r20, r20
     b34:	44 27       	eor	r20, r20
     b36:	44 1f       	adc	r20, r20
     b38:	44 0f       	add	r20, r20
     b3a:	44 0f       	add	r20, r20
     b3c:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b3e:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     b40:	c6 95       	lsr	r28
     b42:	d0 e0       	ldi	r29, 0x00	; 0
     b44:	c1 70       	andi	r28, 0x01	; 1
     b46:	d0 70       	andi	r29, 0x00	; 0
     b48:	de 01       	movw	r26, r28
     b4a:	aa 0f       	add	r26, r26
     b4c:	bb 1f       	adc	r27, r27
     b4e:	aa 0f       	add	r26, r26
     b50:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b52:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     b54:	62 95       	swap	r22
     b56:	6f 70       	andi	r22, 0x0F	; 15
     b58:	70 e0       	ldi	r23, 0x00	; 0
     b5a:	61 70       	andi	r22, 0x01	; 1
     b5c:	70 70       	andi	r23, 0x00	; 0
     b5e:	ab 01       	movw	r20, r22
     b60:	00 24       	eor	r0, r0
     b62:	56 95       	lsr	r21
     b64:	47 95       	ror	r20
     b66:	07 94       	ror	r0
     b68:	56 95       	lsr	r21
     b6a:	47 95       	ror	r20
     b6c:	07 94       	ror	r0
     b6e:	54 2f       	mov	r21, r20
     b70:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b72:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     b74:	22 95       	swap	r18
     b76:	26 95       	lsr	r18
     b78:	26 95       	lsr	r18
     b7a:	23 70       	andi	r18, 0x03	; 3
     b7c:	30 e0       	ldi	r19, 0x00	; 0
     b7e:	21 70       	andi	r18, 0x01	; 1
     b80:	30 70       	andi	r19, 0x00	; 0
     b82:	c9 01       	movw	r24, r18
     b84:	88 0f       	add	r24, r24
     b86:	99 1f       	adc	r25, r25
     b88:	82 95       	swap	r24
     b8a:	92 95       	swap	r25
     b8c:	90 7f       	andi	r25, 0xF0	; 240
     b8e:	98 27       	eor	r25, r24
     b90:	80 7f       	andi	r24, 0xF0	; 240
     b92:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     b94:	84 2b       	or	r24, r20
     b96:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
			ISW8_SW_ON << BMOD;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     b98:	80 81       	ld	r24, Z
     b9a:	80 64       	ori	r24, 0x40	; 64
     b9c:	80 83       	st	Z, r24
     b9e:	00 00       	nop
			_delay_us(1); //why is this delay here????
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     ba0:	80 81       	ld	r24, Z
     ba2:	8f 7b       	andi	r24, 0xBF	; 191
     ba4:	80 83       	st	Z, r24
			DATA_BUS = 0;
     ba6:	12 b8       	out	0x02, r1	; 2
			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-ISW9_SW_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     ba8:	90 81       	ld	r25, Z
     baa:	80 91 49 02 	lds	r24, 0x0249
     bae:	20 81       	ld	r18, Z
     bb0:	81 95       	neg	r24
     bb2:	82 27       	eor	r24, r18
     bb4:	80 71       	andi	r24, 0x10	; 16
     bb6:	89 27       	eor	r24, r25
     bb8:	80 83       	st	Z, r24
			
			if (ISW11_SW_ON) { //temporary tune button hack
     bba:	80 91 48 02 	lds	r24, 0x0248
     bbe:	88 23       	and	r24, r24
     bc0:	21 f1       	breq	.+72     	; 0xc0a <update_spi+0x31a>
				
				ISW11_SW_ON ^= 1<<0; //toggle switch state
     bc2:	90 91 48 02 	lds	r25, 0x0248
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	89 27       	eor	r24, r25
     bca:	80 93 48 02 	sts	0x0248, r24
				current_sw_state ^= (1<<ISW11_SW); //toggle read switch state
     bce:	90 91 42 02 	lds	r25, 0x0242
     bd2:	80 e1       	ldi	r24, 0x10	; 16
     bd4:	89 27       	eor	r24, r25
     bd6:	80 93 42 02 	sts	0x0242, r24
				//update_spi();
				vco1_init_cv = set_vco_init_cv(VCO1, 24079);
     bda:	80 e0       	ldi	r24, 0x00	; 0
     bdc:	6f e0       	ldi	r22, 0x0F	; 15
     bde:	7e e5       	ldi	r23, 0x5E	; 94
     be0:	0e 94 0a 06 	call	0xc14	; 0xc14 <set_vco_init_cv>
     be4:	90 93 91 02 	sts	0x0291, r25
     be8:	80 93 90 02 	sts	0x0290, r24
				vco2_init_cv = set_vco_init_cv(VCO2, 24079);
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	6f e0       	ldi	r22, 0x0F	; 15
     bf0:	7e e5       	ldi	r23, 0x5E	; 94
     bf2:	0e 94 0a 06 	call	0xc14	; 0xc14 <set_vco_init_cv>
     bf6:	90 93 8f 02 	sts	0x028F, r25
     bfa:	80 93 8e 02 	sts	0x028E, r24
				tune_8ths(VCO1);
     bfe:	80 e0       	ldi	r24, 0x00	; 0
     c00:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <tune_8ths>
				tune_8ths(VCO2);
     c04:	81 e0       	ldi	r24, 0x01	; 1
     c06:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <tune_8ths>
					//
				//}
				
			}
	
     c0a:	df 91       	pop	r29
     c0c:	cf 91       	pop	r28
     c0e:	1f 91       	pop	r17
     c10:	0f 91       	pop	r16
     c12:	08 95       	ret

00000c14 <set_vco_init_cv>:
volatile uint16_t vco2_init_cv = 0;

uint16_t vco1_pitch_table[17] = {0};
uint16_t vco2_pitch_table[17] = {0};
	
uint16_t set_vco_init_cv(uint8_t vco, uint16_t base_reference) { //should add extra argument here to set reference count for base frequency
     c14:	2f 92       	push	r2
     c16:	3f 92       	push	r3
     c18:	4f 92       	push	r4
     c1a:	5f 92       	push	r5
     c1c:	6f 92       	push	r6
     c1e:	7f 92       	push	r7
     c20:	8f 92       	push	r8
     c22:	9f 92       	push	r9
     c24:	af 92       	push	r10
     c26:	bf 92       	push	r11
     c28:	cf 92       	push	r12
     c2a:	df 92       	push	r13
     c2c:	ef 92       	push	r14
     c2e:	ff 92       	push	r15
     c30:	0f 93       	push	r16
     c32:	1f 93       	push	r17
     c34:	cf 93       	push	r28
     c36:	df 93       	push	r29
     c38:	cd b7       	in	r28, 0x3d	; 61
     c3a:	de b7       	in	r29, 0x3e	; 62
     c3c:	2a 97       	sbiw	r28, 0x0a	; 10
     c3e:	0f b6       	in	r0, 0x3f	; 63
     c40:	f8 94       	cli
     c42:	de bf       	out	0x3e, r29	; 62
     c44:	0f be       	out	0x3f, r0	; 63
     c46:	cd bf       	out	0x3d, r28	; 61
     c48:	08 2f       	mov	r16, r24
     c4a:	78 87       	std	Y+8, r23	; 0x08
     c4c:	6f 83       	std	Y+7, r22	; 0x07

	uint16_t init_cv = 0;
	 timer1_clock |= (1<<CS11) | (1<<CS10);
     c4e:	80 91 96 02 	lds	r24, 0x0296
     c52:	83 60       	ori	r24, 0x03	; 3
     c54:	80 93 96 02 	sts	0x0296, r24
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     c58:	80 e3       	ldi	r24, 0x30	; 48
     c5a:	91 e0       	ldi	r25, 0x01	; 1
     c5c:	60 e0       	ldi	r22, 0x00	; 0
     c5e:	70 e0       	ldi	r23, 0x00	; 0
     c60:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     c64:	82 e4       	ldi	r24, 0x42	; 66
     c66:	91 e0       	ldi	r25, 0x01	; 1
     c68:	60 e0       	ldi	r22, 0x00	; 0
     c6a:	70 e0       	ldi	r23, 0x00	; 0
     c6c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     c70:	84 e4       	ldi	r24, 0x44	; 68
     c72:	91 e0       	ldi	r25, 0x01	; 1
     c74:	60 e0       	ldi	r22, 0x00	; 0
     c76:	70 e0       	ldi	r23, 0x00	; 0
     c78:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     c7c:	8f ee       	ldi	r24, 0xEF	; 239
     c7e:	91 e0       	ldi	r25, 0x01	; 1
     c80:	60 e0       	ldi	r22, 0x00	; 0
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     c88:	84 e3       	ldi	r24, 0x34	; 52
     c8a:	91 e0       	ldi	r25, 0x01	; 1
     c8c:	60 e0       	ldi	r22, 0x00	; 0
     c8e:	70 e0       	ldi	r23, 0x00	; 0
     c90:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     c94:	8e e3       	ldi	r24, 0x3E	; 62
     c96:	91 e0       	ldi	r25, 0x01	; 1
     c98:	60 e0       	ldi	r22, 0x00	; 0
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     ca0:	80 e4       	ldi	r24, 0x40	; 64
     ca2:	91 e0       	ldi	r25, 0x01	; 1
     ca4:	60 e0       	ldi	r22, 0x00	; 0
     ca6:	70 e0       	ldi	r23, 0x00	; 0
     ca8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     cac:	82 e2       	ldi	r24, 0x22	; 34
     cae:	91 e0       	ldi	r25, 0x01	; 1
     cb0:	60 e0       	ldi	r22, 0x00	; 0
     cb2:	70 e0       	ldi	r23, 0x00	; 0
     cb4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     cb8:	8c e2       	ldi	r24, 0x2C	; 44
     cba:	91 e0       	ldi	r25, 0x01	; 1
     cbc:	60 e0       	ldi	r22, 0x00	; 0
     cbe:	70 e0       	ldi	r23, 0x00	; 0
     cc0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     cc4:	84 e2       	ldi	r24, 0x24	; 36
     cc6:	91 e0       	ldi	r25, 0x01	; 1
     cc8:	60 e0       	ldi	r22, 0x00	; 0
     cca:	70 e0       	ldi	r23, 0x00	; 0
     ccc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     cd0:	86 e2       	ldi	r24, 0x26	; 38
     cd2:	91 e0       	ldi	r25, 0x01	; 1
     cd4:	60 e0       	ldi	r22, 0x00	; 0
     cd6:	70 e0       	ldi	r23, 0x00	; 0
     cd8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     cdc:	88 e2       	ldi	r24, 0x28	; 40
     cde:	91 e0       	ldi	r25, 0x01	; 1
     ce0:	6f ef       	ldi	r22, 0xFF	; 255
     ce2:	7f e3       	ldi	r23, 0x3F	; 63
     ce4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     ce8:	8a e2       	ldi	r24, 0x2A	; 42
     cea:	91 e0       	ldi	r25, 0x01	; 1
     cec:	60 e0       	ldi	r22, 0x00	; 0
     cee:	70 e0       	ldi	r23, 0x00	; 0
     cf0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     cf4:	82 e3       	ldi	r24, 0x32	; 50
     cf6:	91 e0       	ldi	r25, 0x01	; 1
     cf8:	60 e0       	ldi	r22, 0x00	; 0
     cfa:	70 e0       	ldi	r23, 0x00	; 0
     cfc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     d00:	8c e1       	ldi	r24, 0x1C	; 28
     d02:	91 e0       	ldi	r25, 0x01	; 1
     d04:	60 e0       	ldi	r22, 0x00	; 0
     d06:	70 e0       	ldi	r23, 0x00	; 0
     d08:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     d0c:	88 e1       	ldi	r24, 0x18	; 24
     d0e:	91 e0       	ldi	r25, 0x01	; 1
     d10:	60 e0       	ldi	r22, 0x00	; 0
     d12:	70 e0       	ldi	r23, 0x00	; 0
     d14:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     d18:	84 e1       	ldi	r24, 0x14	; 20
     d1a:	91 e0       	ldi	r25, 0x01	; 1
     d1c:	6f ef       	ldi	r22, 0xFF	; 255
     d1e:	7f e3       	ldi	r23, 0x3F	; 63
     d20:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     d24:	80 e1       	ldi	r24, 0x10	; 16
     d26:	91 e0       	ldi	r25, 0x01	; 1
     d28:	60 e0       	ldi	r22, 0x00	; 0
     d2a:	70 e0       	ldi	r23, 0x00	; 0
     d2c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     d30:	80 e2       	ldi	r24, 0x20	; 32
     d32:	91 e0       	ldi	r25, 0x01	; 1
     d34:	60 e0       	ldi	r22, 0x00	; 0
     d36:	70 e0       	ldi	r23, 0x00	; 0
     d38:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;

	count_finished = FALSE;
     d3c:	10 92 95 02 	sts	0x0295, r1
	
	if (vco == VCO1) { //turn on VCO1 pulse
     d40:	00 23       	and	r16, r16
     d42:	c1 f4       	brne	.+48     	; 0xd74 <set_vco_init_cv+0x160>
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     d44:	0f 2e       	mov	r0, r31
     d46:	fc e4       	ldi	r31, 0x4C	; 76
     d48:	4f 2e       	mov	r4, r31
     d4a:	f1 e0       	ldi	r31, 0x01	; 1
     d4c:	5f 2e       	mov	r5, r31
     d4e:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     d50:	0f 2e       	mov	r0, r31
     d52:	fc e3       	ldi	r31, 0x3C	; 60
     d54:	2f 2e       	mov	r2, r31
     d56:	f1 e0       	ldi	r31, 0x01	; 1
     d58:	3f 2e       	mov	r3, r31
     d5a:	f0 2d       	mov	r31, r0
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     d5c:	26 e4       	ldi	r18, 0x46	; 70
     d5e:	31 e0       	ldi	r19, 0x01	; 1
     d60:	3a 83       	std	Y+2, r19	; 0x02
     d62:	29 83       	std	Y+1, r18	; 0x01
	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     d64:	0f 2e       	mov	r0, r31
     d66:	f8 e3       	ldi	r31, 0x38	; 56
     d68:	8f 2e       	mov	r8, r31
     d6a:	f1 e0       	ldi	r31, 0x01	; 1
     d6c:	9f 2e       	mov	r9, r31
     d6e:	f0 2d       	mov	r31, r0

	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	17 c0       	rjmp	.+46     	; 0xda2 <set_vco_init_cv+0x18e>
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     d74:	0f 2e       	mov	r0, r31
     d76:	fa e4       	ldi	r31, 0x4A	; 74
     d78:	4f 2e       	mov	r4, r31
     d7a:	f1 e0       	ldi	r31, 0x01	; 1
     d7c:	5f 2e       	mov	r5, r31
     d7e:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     d80:	0f 2e       	mov	r0, r31
     d82:	fe e2       	ldi	r31, 0x2E	; 46
     d84:	2f 2e       	mov	r2, r31
     d86:	f1 e0       	ldi	r31, 0x01	; 1
     d88:	3f 2e       	mov	r3, r31
     d8a:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     d8c:	88 e4       	ldi	r24, 0x48	; 72
     d8e:	91 e0       	ldi	r25, 0x01	; 1
     d90:	9a 83       	std	Y+2, r25	; 0x02
     d92:	89 83       	std	Y+1, r24	; 0x01
		reference_count = base_reference;//38222; //make this an argument passed to function
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     d94:	0f 2e       	mov	r0, r31
     d96:	fa e3       	ldi	r31, 0x3A	; 58
     d98:	8f 2e       	mov	r8, r31
     d9a:	f1 e0       	ldi	r31, 0x01	; 1
     d9c:	9f 2e       	mov	r9, r31
     d9e:	f0 2d       	mov	r31, r0
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;//38222; //make this an argument passed to function
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
     da0:	80 e4       	ldi	r24, 0x40	; 64
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     da2:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     da4:	ed ed       	ldi	r30, 0xDD	; 221
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	80 64       	ori	r24, 0x40	; 64
     dac:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     dae:	80 81       	ld	r24, Z
     db0:	8f 7b       	andi	r24, 0xBF	; 191
     db2:	80 83       	st	Z, r24
	DATA_BUS = 0;
     db4:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     db6:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     db8:	84 b5       	in	r24, 0x24	; 36
     dba:	8f 60       	ori	r24, 0x0F	; 15
     dbc:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
     dc2:	ee e6       	ldi	r30, 0x6E	; 110
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	90 81       	ld	r25, Z
     dc8:	92 60       	ori	r25, 0x02	; 2
     dca:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
     dcc:	80 93 97 02 	sts	0x0297, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     dd0:	ed e0       	ldi	r30, 0x0D	; 13
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	fc 83       	std	Y+4, r31	; 0x04
     dd6:	eb 83       	std	Y+3, r30	; 0x03
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			update_display(vco + 1, DEC);
     dd8:	80 2f       	mov	r24, r16
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	8c 01       	movw	r16, r24
     dde:	0f 5f       	subi	r16, 0xFF	; 255
     de0:	1f 4f       	sbci	r17, 0xFF	; 255
		
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
     de2:	0f 2e       	mov	r0, r31
     de4:	f0 e3       	ldi	r31, 0x30	; 48
     de6:	ef 2e       	mov	r14, r31
     de8:	f1 e0       	ldi	r31, 0x01	; 1
     dea:	ff 2e       	mov	r15, r31
     dec:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
     dee:	0f 2e       	mov	r0, r31
     df0:	f8 e2       	ldi	r31, 0x28	; 40
     df2:	cf 2e       	mov	r12, r31
     df4:	f1 e0       	ldi	r31, 0x01	; 1
     df6:	df 2e       	mov	r13, r31
     df8:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
     dfa:	0f 2e       	mov	r0, r31
     dfc:	f4 e1       	ldi	r31, 0x14	; 20
     dfe:	af 2e       	mov	r10, r31
     e00:	f1 e0       	ldi	r31, 0x01	; 1
     e02:	bf 2e       	mov	r11, r31
     e04:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     e06:	0f 2e       	mov	r0, r31
     e08:	f6 e1       	ldi	r31, 0x16	; 22
     e0a:	6f 2e       	mov	r6, r31
     e0c:	f1 e0       	ldi	r31, 0x01	; 1
     e0e:	7f 2e       	mov	r7, r31
     e10:	f0 2d       	mov	r31, r0
     e12:	20 e0       	ldi	r18, 0x00	; 0
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	3a 87       	std	Y+10, r19	; 0x0a
     e18:	29 87       	std	Y+9, r18	; 0x09
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	0b 80       	ldd	r0, Y+3	; 0x03
     e20:	02 c0       	rjmp	.+4      	; 0xe26 <set_vco_init_cv+0x212>
     e22:	88 0f       	add	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	0a 94       	dec	r0
     e28:	e2 f7       	brpl	.-8      	; 0xe22 <set_vco_init_cv+0x20e>
     e2a:	9e 83       	std	Y+6, r25	; 0x06
     e2c:	8d 83       	std	Y+5, r24	; 0x05
     e2e:	e9 85       	ldd	r30, Y+9	; 0x09
     e30:	fa 85       	ldd	r31, Y+10	; 0x0a
     e32:	e8 2b       	or	r30, r24
     e34:	f9 2b       	or	r31, r25
     e36:	fa 87       	std	Y+10, r31	; 0x0a
     e38:	e9 87       	std	Y+9, r30	; 0x09
		
		set_control_voltage(vco_init_cv, init_cv);
     e3a:	c4 01       	movw	r24, r8
     e3c:	bf 01       	movw	r22, r30
     e3e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
		
		count_finished = FALSE;
     e42:	10 92 95 02 	sts	0x0295, r1
		period_counter = 0;
     e46:	10 92 98 02 	sts	0x0298, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     e4a:	80 91 95 02 	lds	r24, 0x0295
     e4e:	88 23       	and	r24, r24
     e50:	89 f5       	brne	.+98     	; 0xeb4 <set_vco_init_cv+0x2a0>
			
			update_display(vco + 1, DEC);
     e52:	c8 01       	movw	r24, r16
     e54:	60 e0       	ldi	r22, 0x00	; 0
     e56:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
		
			set_control_voltage(vco_init_cv, init_cv);
     e5a:	c4 01       	movw	r24, r8
     e5c:	69 85       	ldd	r22, Y+9	; 0x09
     e5e:	7a 85       	ldd	r23, Y+10	; 0x0a
     e60:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
     e64:	c1 01       	movw	r24, r2
     e66:	6f ef       	ldi	r22, 0xFF	; 255
     e68:	7f e3       	ldi	r23, 0x3F	; 63
     e6a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
     e6e:	c7 01       	movw	r24, r14
     e70:	60 e0       	ldi	r22, 0x00	; 0
     e72:	70 e0       	ldi	r23, 0x00	; 0
     e74:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
     e78:	c6 01       	movw	r24, r12
     e7a:	6f ef       	ldi	r22, 0xFF	; 255
     e7c:	7f e3       	ldi	r23, 0x3F	; 63
     e7e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
     e82:	c5 01       	movw	r24, r10
     e84:	6f ef       	ldi	r22, 0xFF	; 255
     e86:	7f e3       	ldi	r23, 0x3F	; 63
     e88:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     e8c:	c3 01       	movw	r24, r6
     e8e:	6f ef       	ldi	r22, 0xFF	; 255
     e90:	7f e3       	ldi	r23, 0x3F	; 63
     e92:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
     e96:	89 81       	ldd	r24, Y+1	; 0x01
     e98:	9a 81       	ldd	r25, Y+2	; 0x02
     e9a:	6f ef       	ldi	r22, 0xFF	; 255
     e9c:	7f e3       	ldi	r23, 0x3F	; 63
     e9e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
     ea2:	c2 01       	movw	r24, r4
     ea4:	60 e0       	ldi	r22, 0x00	; 0
     ea6:	70 e0       	ldi	r23, 0x00	; 0
     ea8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
		count_finished = FALSE;
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     eac:	80 91 95 02 	lds	r24, 0x0295
     eb0:	88 23       	and	r24, r24
     eb2:	79 f2       	breq	.-98     	; 0xe52 <set_vco_init_cv+0x23e>
			set_control_voltage(vco_pitch_cv, 0);	
			
		}
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE not AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count > reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
     eb4:	80 91 93 02 	lds	r24, 0x0293
     eb8:	90 91 94 02 	lds	r25, 0x0294
     ebc:	ef 81       	ldd	r30, Y+7	; 0x07
     ebe:	f8 85       	ldd	r31, Y+8	; 0x08
     ec0:	e8 17       	cp	r30, r24
     ec2:	f9 07       	cpc	r31, r25
     ec4:	20 f0       	brcs	.+8      	; 0xece <set_vco_init_cv+0x2ba>
     ec6:	80 91 ea 01 	lds	r24, 0x01EA
     eca:	88 23       	and	r24, r24
     ecc:	51 f4       	brne	.+20     	; 0xee2 <set_vco_init_cv+0x2ce>
     ece:	8d 81       	ldd	r24, Y+5	; 0x05
     ed0:	9e 81       	ldd	r25, Y+6	; 0x06
     ed2:	80 95       	com	r24
     ed4:	90 95       	com	r25
     ed6:	29 85       	ldd	r18, Y+9	; 0x09
     ed8:	3a 85       	ldd	r19, Y+10	; 0x0a
     eda:	28 23       	and	r18, r24
     edc:	39 23       	and	r19, r25
     ede:	3a 87       	std	Y+10, r19	; 0x0a
     ee0:	29 87       	std	Y+9, r18	; 0x09
		no_overflow = TRUE;
     ee2:	81 e0       	ldi	r24, 0x01	; 1
     ee4:	80 93 ea 01 	sts	0x01EA, r24
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     ee8:	8b 81       	ldd	r24, Y+3	; 0x03
     eea:	9c 81       	ldd	r25, Y+4	; 0x04
     eec:	01 97       	sbiw	r24, 0x01	; 1
     eee:	9c 83       	std	Y+4, r25	; 0x04
     ef0:	8b 83       	std	Y+3, r24	; 0x03
     ef2:	ef ef       	ldi	r30, 0xFF	; 255
     ef4:	8f 3f       	cpi	r24, 0xFF	; 255
     ef6:	9e 07       	cpc	r25, r30
     ef8:	09 f0       	breq	.+2      	; 0xefc <set_vco_init_cv+0x2e8>
     efa:	8f cf       	rjmp	.-226    	; 0xe1a <set_vco_init_cv+0x206>
     efc:	29 85       	ldd	r18, Y+9	; 0x09
     efe:	3a 85       	ldd	r19, Y+10	; 0x0a
     f00:	3e 83       	std	Y+6, r19	; 0x06
     f02:	2d 83       	std	Y+5, r18	; 0x05
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
     f04:	80 e1       	ldi	r24, 0x10	; 16
     f06:	91 e0       	ldi	r25, 0x01	; 1
     f08:	60 e0       	ldi	r22, 0x00	; 0
     f0a:	70 e0       	ldi	r23, 0x00	; 0
     f0c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
     f10:	82 e1       	ldi	r24, 0x12	; 18
     f12:	91 e0       	ldi	r25, 0x01	; 1
     f14:	60 e0       	ldi	r22, 0x00	; 0
     f16:	70 e0       	ldi	r23, 0x00	; 0
     f18:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
     f1c:	88 e2       	ldi	r24, 0x28	; 40
     f1e:	91 e0       	ldi	r25, 0x01	; 1
     f20:	60 e0       	ldi	r22, 0x00	; 0
     f22:	70 e0       	ldi	r23, 0x00	; 0
     f24:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&volume_cv, MIN);
     f28:	80 e3       	ldi	r24, 0x30	; 48
     f2a:	91 e0       	ldi	r25, 0x01	; 1
     f2c:	60 e0       	ldi	r22, 0x00	; 0
     f2e:	70 e0       	ldi	r23, 0x00	; 0
     f30:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
     f34:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
     f36:	ee e6       	ldi	r30, 0x6E	; 110
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	80 81       	ld	r24, Z
     f3c:	8d 7f       	andi	r24, 0xFD	; 253
     f3e:	80 83       	st	Z, r24
	
	return init_cv;
	
}
     f40:	8d 81       	ldd	r24, Y+5	; 0x05
     f42:	9e 81       	ldd	r25, Y+6	; 0x06
     f44:	2a 96       	adiw	r28, 0x0a	; 10
     f46:	0f b6       	in	r0, 0x3f	; 63
     f48:	f8 94       	cli
     f4a:	de bf       	out	0x3e, r29	; 62
     f4c:	0f be       	out	0x3f, r0	; 63
     f4e:	cd bf       	out	0x3d, r28	; 61
     f50:	df 91       	pop	r29
     f52:	cf 91       	pop	r28
     f54:	1f 91       	pop	r17
     f56:	0f 91       	pop	r16
     f58:	ff 90       	pop	r15
     f5a:	ef 90       	pop	r14
     f5c:	df 90       	pop	r13
     f5e:	cf 90       	pop	r12
     f60:	bf 90       	pop	r11
     f62:	af 90       	pop	r10
     f64:	9f 90       	pop	r9
     f66:	8f 90       	pop	r8
     f68:	7f 90       	pop	r7
     f6a:	6f 90       	pop	r6
     f6c:	5f 90       	pop	r5
     f6e:	4f 90       	pop	r4
     f70:	3f 90       	pop	r3
     f72:	2f 90       	pop	r2
     f74:	08 95       	ret

00000f76 <tune_octave>:

void tune_octave(uint8_t octave, uint8_t vco) {
     f76:	2f 92       	push	r2
     f78:	3f 92       	push	r3
     f7a:	4f 92       	push	r4
     f7c:	5f 92       	push	r5
     f7e:	6f 92       	push	r6
     f80:	7f 92       	push	r7
     f82:	8f 92       	push	r8
     f84:	9f 92       	push	r9
     f86:	af 92       	push	r10
     f88:	bf 92       	push	r11
     f8a:	cf 92       	push	r12
     f8c:	df 92       	push	r13
     f8e:	ef 92       	push	r14
     f90:	ff 92       	push	r15
     f92:	0f 93       	push	r16
     f94:	1f 93       	push	r17
     f96:	cf 93       	push	r28
     f98:	df 93       	push	r29
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	e6 97       	sbiw	r28, 0x36	; 54
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	f8 94       	cli
     fa4:	de bf       	out	0x3e, r29	; 62
     fa6:	0f be       	out	0x3f, r0	; 63
     fa8:	cd bf       	out	0x3d, r28	; 61
     faa:	f8 2e       	mov	r15, r24
     fac:	06 2f       	mov	r16, r22

	uint16_t pitch_reference[12] = { //holds the 16 bit timer counts for each note within an octave independent of octave # being tuned
     fae:	de 01       	movw	r26, r28
     fb0:	11 96       	adiw	r26, 0x01	; 1
     fb2:	e8 e9       	ldi	r30, 0x98	; 152
     fb4:	f1 e0       	ldi	r31, 0x01	; 1
     fb6:	88 e1       	ldi	r24, 0x18	; 24
     fb8:	01 90       	ld	r0, Z+
     fba:	0d 92       	st	X+, r0
     fbc:	81 50       	subi	r24, 0x01	; 1
     fbe:	e1 f7       	brne	.-8      	; 0xfb8 <tune_octave+0x42>
	PITCH_Ab,
	PITCH_B
	    
    };
	
	uint8_t period_table[10] = {1, 2, 4, 1, 2, 4, 8, 16, 32, 64}; //the number of  periods that need to be counted for octaves 0-9
     fc0:	de 01       	movw	r26, r28
     fc2:	59 96       	adiw	r26, 0x19	; 25
     fc4:	e0 eb       	ldi	r30, 0xB0	; 176
     fc6:	f1 e0       	ldi	r31, 0x01	; 1
     fc8:	8a e0       	ldi	r24, 0x0A	; 10
     fca:	01 90       	ld	r0, Z+
     fcc:	0d 92       	st	X+, r0
     fce:	81 50       	subi	r24, 0x01	; 1
     fd0:	e1 f7       	brne	.-8      	; 0xfca <tune_octave+0x54>
	//octaves 0-2 use /64 0.312500 MHz timer/counter1 clock rate
	//octaves 3-9 use /8 2.5 MHz timer/counter1 clock rate
	
	period = period_table[octave]; //set period number to be counted
     fd2:	af 2c       	mov	r10, r15
     fd4:	bb 24       	eor	r11, r11
     fd6:	fe 01       	movw	r30, r28
     fd8:	ea 0d       	add	r30, r10
     fda:	fb 1d       	adc	r31, r11
     fdc:	81 8d       	ldd	r24, Z+25	; 0x19
     fde:	80 93 97 02 	sts	0x0297, r24
	
	//to do:
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     fe2:	80 e3       	ldi	r24, 0x30	; 48
     fe4:	91 e0       	ldi	r25, 0x01	; 1
     fe6:	60 e0       	ldi	r22, 0x00	; 0
     fe8:	70 e0       	ldi	r23, 0x00	; 0
     fea:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     fee:	82 e4       	ldi	r24, 0x42	; 66
     ff0:	91 e0       	ldi	r25, 0x01	; 1
     ff2:	60 e0       	ldi	r22, 0x00	; 0
     ff4:	70 e0       	ldi	r23, 0x00	; 0
     ff6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     ffa:	84 e4       	ldi	r24, 0x44	; 68
     ffc:	91 e0       	ldi	r25, 0x01	; 1
     ffe:	60 e0       	ldi	r22, 0x00	; 0
    1000:	70 e0       	ldi	r23, 0x00	; 0
    1002:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
    1006:	8f ee       	ldi	r24, 0xEF	; 239
    1008:	91 e0       	ldi	r25, 0x01	; 1
    100a:	60 e0       	ldi	r22, 0x00	; 0
    100c:	70 e0       	ldi	r23, 0x00	; 0
    100e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
    1012:	84 e3       	ldi	r24, 0x34	; 52
    1014:	91 e0       	ldi	r25, 0x01	; 1
    1016:	60 e0       	ldi	r22, 0x00	; 0
    1018:	70 e0       	ldi	r23, 0x00	; 0
    101a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
    101e:	8e e3       	ldi	r24, 0x3E	; 62
    1020:	91 e0       	ldi	r25, 0x01	; 1
    1022:	60 e0       	ldi	r22, 0x00	; 0
    1024:	70 e0       	ldi	r23, 0x00	; 0
    1026:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
    102a:	80 e4       	ldi	r24, 0x40	; 64
    102c:	91 e0       	ldi	r25, 0x01	; 1
    102e:	60 e0       	ldi	r22, 0x00	; 0
    1030:	70 e0       	ldi	r23, 0x00	; 0
    1032:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
    1036:	82 e2       	ldi	r24, 0x22	; 34
    1038:	91 e0       	ldi	r25, 0x01	; 1
    103a:	60 e0       	ldi	r22, 0x00	; 0
    103c:	70 e0       	ldi	r23, 0x00	; 0
    103e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
    1042:	8c e2       	ldi	r24, 0x2C	; 44
    1044:	91 e0       	ldi	r25, 0x01	; 1
    1046:	60 e0       	ldi	r22, 0x00	; 0
    1048:	70 e0       	ldi	r23, 0x00	; 0
    104a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
    104e:	84 e2       	ldi	r24, 0x24	; 36
    1050:	91 e0       	ldi	r25, 0x01	; 1
    1052:	60 e0       	ldi	r22, 0x00	; 0
    1054:	70 e0       	ldi	r23, 0x00	; 0
    1056:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
    105a:	86 e2       	ldi	r24, 0x26	; 38
    105c:	91 e0       	ldi	r25, 0x01	; 1
    105e:	60 e0       	ldi	r22, 0x00	; 0
    1060:	70 e0       	ldi	r23, 0x00	; 0
    1062:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
    1066:	88 e2       	ldi	r24, 0x28	; 40
    1068:	91 e0       	ldi	r25, 0x01	; 1
    106a:	6f ef       	ldi	r22, 0xFF	; 255
    106c:	7f e3       	ldi	r23, 0x3F	; 63
    106e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
    1072:	8a e2       	ldi	r24, 0x2A	; 42
    1074:	91 e0       	ldi	r25, 0x01	; 1
    1076:	60 e0       	ldi	r22, 0x00	; 0
    1078:	70 e0       	ldi	r23, 0x00	; 0
    107a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
    107e:	82 e3       	ldi	r24, 0x32	; 50
    1080:	91 e0       	ldi	r25, 0x01	; 1
    1082:	60 e0       	ldi	r22, 0x00	; 0
    1084:	70 e0       	ldi	r23, 0x00	; 0
    1086:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
    108a:	8c e1       	ldi	r24, 0x1C	; 28
    108c:	91 e0       	ldi	r25, 0x01	; 1
    108e:	60 e0       	ldi	r22, 0x00	; 0
    1090:	70 e0       	ldi	r23, 0x00	; 0
    1092:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
    1096:	88 e1       	ldi	r24, 0x18	; 24
    1098:	91 e0       	ldi	r25, 0x01	; 1
    109a:	60 e0       	ldi	r22, 0x00	; 0
    109c:	70 e0       	ldi	r23, 0x00	; 0
    109e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
    10a2:	84 e1       	ldi	r24, 0x14	; 20
    10a4:	91 e0       	ldi	r25, 0x01	; 1
    10a6:	6f ef       	ldi	r22, 0xFF	; 255
    10a8:	7f e3       	ldi	r23, 0x3F	; 63
    10aa:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
    10ae:	80 e1       	ldi	r24, 0x10	; 16
    10b0:	91 e0       	ldi	r25, 0x01	; 1
    10b2:	60 e0       	ldi	r22, 0x00	; 0
    10b4:	70 e0       	ldi	r23, 0x00	; 0
    10b6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
    10ba:	80 e2       	ldi	r24, 0x20	; 32
    10bc:	91 e0       	ldi	r25, 0x01	; 1
    10be:	60 e0       	ldi	r22, 0x00	; 0
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;	

	if (vco == VCO1) { //set up parameters for VCO1 tuning
    10c6:	00 23       	and	r16, r16
    10c8:	09 f5       	brne	.+66     	; 0x110c <__stack+0xd>
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10; //allows second digit to display VCO being tuned
		init_cv = vco1_init_cv;
    10ca:	20 91 90 02 	lds	r18, 0x0290
    10ce:	30 91 91 02 	lds	r19, 0x0291
    10d2:	3e a3       	lds	r19, 0x5e
    10d4:	2d a3       	lds	r18, 0x5d
		//turn on VCO1 SAW, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    10d6:	0f 2e       	mov	r0, r31
    10d8:	fc e4       	ldi	r31, 0x4C	; 76
    10da:	2f 2e       	mov	r2, r31
    10dc:	f1 e0       	ldi	r31, 0x01	; 1
    10de:	3f 2e       	mov	r3, r31
    10e0:	f0 2d       	mov	r31, r0

		//turn on VCO1 SAW, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
    10e2:	8c e3       	ldi	r24, 0x3C	; 60
    10e4:	91 e0       	ldi	r25, 0x01	; 1
    10e6:	9c a7       	lds	r25, 0x7c
    10e8:	8b a7       	lds	r24, 0x7b
	if (vco == VCO1) { //set up parameters for VCO1 tuning

		//turn on VCO1 SAW, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
    10ea:	e6 e4       	ldi	r30, 0x46	; 70
    10ec:	f1 e0       	ldi	r31, 0x01	; 1
    10ee:	fa a7       	lds	r31, 0x7a
    10f0:	e9 a7       	lds	r30, 0x79

	if (vco == VCO1) { //set up parameters for VCO1 tuning

		//turn on VCO1 SAW, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    10f2:	28 e3       	ldi	r18, 0x38	; 56
    10f4:	31 e0       	ldi	r19, 0x01	; 1
    10f6:	38 a7       	lds	r19, 0x78
    10f8:	2f a3       	lds	r18, 0x5f
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10; //allows second digit to display VCO being tuned
		init_cv = vco1_init_cv;
		vco_pitch_table = vco1_pitch_table;
    10fa:	0c e6       	ldi	r16, 0x6C	; 108
    10fc:	12 e0       	ldi	r17, 0x02	; 2
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10; //allows second digit to display VCO being tuned
    10fe:	0f 2e       	mov	r0, r31
    1100:	fa e0       	ldi	r31, 0x0A	; 10
    1102:	cf 2e       	mov	r12, r31
    1104:	f0 2d       	mov	r31, r0
	struct control_voltage *vco_pitch_cv;	

	if (vco == VCO1) { //set up parameters for VCO1 tuning

		//turn on VCO1 SAW, all others off
		switch_byte |= (1<<VCO1_SAW);
    1106:	ee 24       	eor	r14, r14
    1108:	e3 94       	inc	r14
    110a:	21 c0       	rjmp	.+66     	; 0x114e <__stack+0x4f>
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20; //allows second digit to display VCO being tuned
		init_cv = vco2_init_cv;
    110c:	80 91 8e 02 	lds	r24, 0x028E
    1110:	90 91 8f 02 	lds	r25, 0x028F
    1114:	9e a3       	lds	r25, 0x5e
    1116:	8d a3       	lds	r24, 0x5d
		//turn on VCO2 SAW, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    1118:	0f 2e       	mov	r0, r31
    111a:	fa e4       	ldi	r31, 0x4A	; 74
    111c:	2f 2e       	mov	r2, r31
    111e:	f1 e0       	ldi	r31, 0x01	; 1
    1120:	3f 2e       	mov	r3, r31
    1122:	f0 2d       	mov	r31, r0
		
		//turn on VCO2 SAW, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
    1124:	ee e2       	ldi	r30, 0x2E	; 46
    1126:	f1 e0       	ldi	r31, 0x01	; 1
    1128:	fc a7       	lds	r31, 0x7c
    112a:	eb a7       	lds	r30, 0x7b
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 SAW, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
    112c:	28 e4       	ldi	r18, 0x48	; 72
    112e:	31 e0       	ldi	r19, 0x01	; 1
    1130:	3a a7       	lds	r19, 0x7a
    1132:	29 a7       	lds	r18, 0x79
		
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 SAW, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    1134:	8a e3       	ldi	r24, 0x3A	; 58
    1136:	91 e0       	ldi	r25, 0x01	; 1
    1138:	98 a7       	lds	r25, 0x78
    113a:	8f a3       	lds	r24, 0x5f
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20; //allows second digit to display VCO being tuned
		init_cv = vco2_init_cv;
		vco_pitch_table = vco2_pitch_table;
    113c:	0a e4       	ldi	r16, 0x4A	; 74
    113e:	12 e0       	ldi	r17, 0x02	; 2
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20; //allows second digit to display VCO being tuned
    1140:	0f 2e       	mov	r0, r31
    1142:	f4 e1       	ldi	r31, 0x14	; 20
    1144:	cf 2e       	mov	r12, r31
    1146:	f0 2d       	mov	r31, r0
		
		
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 SAW, all others off
		switch_byte |= (1<<VCO2_SAW);
    1148:	ee 24       	eor	r14, r14
    114a:	68 94       	set
    114c:	e6 f8       	bld	r14, 6
		vco_number = 20; //allows second digit to display VCO being tuned
		init_cv = vco2_init_cv;
		vco_pitch_table = vco2_pitch_table;
	}
	
	if (octave <= 2) {
    114e:	92 e0       	ldi	r25, 0x02	; 2
    1150:	9f 15       	cp	r25, r15
    1152:	20 f0       	brcs	.+8      	; 0x115c <__stack+0x5d>
		
		//set timer/counter1 to /64 0.3125 MHz
		timer1_clock = (1<<CS11) | (1<<CS10);
    1154:	83 e0       	ldi	r24, 0x03	; 3
    1156:	80 93 96 02 	sts	0x0296, r24
    115a:	03 c0       	rjmp	.+6      	; 0x1162 <__stack+0x63>
		
	} else {
		
		//set timer/counter1 to /8 2.5 MHz
		timer1_clock = (1<<CS11);
    115c:	82 e0       	ldi	r24, 0x02	; 2
    115e:	80 93 96 02 	sts	0x0296, r24
		
	}

	//set VCO init offset CV
	set_control_voltage(vco_init_cv, init_cv);
    1162:	8f a1       	lds	r24, 0x4f
    1164:	98 a5       	lds	r25, 0x68
    1166:	6d a1       	lds	r22, 0x4d
    1168:	7e a1       	lds	r23, 0x4e
    116a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	//latch switch data
	DATA_BUS = switch_byte;
    116e:	e2 b8       	out	0x02, r14	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1170:	ed ed       	ldi	r30, 0xDD	; 221
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	80 64       	ori	r24, 0x40	; 64
    1178:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    117a:	80 81       	ld	r24, Z
    117c:	8f 7b       	andi	r24, 0xBF	; 191
    117e:	80 83       	st	Z, r24
	DATA_BUS = 0;
    1180:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
    1182:	89 9a       	sbi	0x11, 1	; 17
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    1184:	84 b5       	in	r24, 0x24	; 36
    1186:	8f 60       	ori	r24, 0x0F	; 15
    1188:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    118e:	ee e6       	ldi	r30, 0x6E	; 110
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	80 81       	ld	r24, Z
    1194:	82 60       	ori	r24, 0x02	; 2
    1196:	80 83       	st	Z, r24
	compare_match_counter = 0;	
    1198:	10 92 92 02 	sts	0x0292, r1
    119c:	fe 01       	movw	r30, r28
    119e:	31 96       	adiw	r30, 0x01	; 1
    11a0:	fc ab       	sts	0x5c, r31
    11a2:	eb ab       	sts	0x5b, r30
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    11a4:	c5 01       	movw	r24, r10
    11a6:	88 0f       	add	r24, r24
    11a8:	99 1f       	adc	r25, r25
    11aa:	8a 0d       	add	r24, r10
    11ac:	9b 1d       	adc	r25, r11
	
	return init_cv;
	
}

void tune_octave(uint8_t octave, uint8_t vco) {
    11ae:	88 0f       	add	r24, r24
    11b0:	99 1f       	adc	r25, r25
    11b2:	88 0f       	add	r24, r24
    11b4:	99 1f       	adc	r25, r25
    11b6:	88 0f       	add	r24, r24
    11b8:	99 1f       	adc	r25, r25
    11ba:	02 97       	sbiw	r24, 0x02	; 2
    11bc:	98 01       	movw	r18, r16
    11be:	28 0f       	add	r18, r24
    11c0:	39 1f       	adc	r19, r25
    11c2:	3e ab       	sts	0x5e, r19
    11c4:	2d ab       	sts	0x5d, r18
    11c6:	ce 01       	movw	r24, r28
    11c8:	49 96       	adiw	r24, 0x19	; 25
    11ca:	9c a3       	lds	r25, 0x5c
    11cc:	8b a3       	lds	r24, 0x5b
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
				update_display(vco_number + octave + (compare_match_counter>>4)*100, DEC);	
    11ce:	ac 0c       	add	r10, r12
    11d0:	b1 1c       	adc	r11, r1
				
				//not sure what's really necessary here - definitely pitch and init_cv, but what else?
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
				set_control_voltage(vco_init_cv, init_cv);
				set_control_voltage(vco_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    11d2:	0f 2e       	mov	r0, r31
    11d4:	f0 e3       	ldi	r31, 0x30	; 48
    11d6:	8f 2e       	mov	r8, r31
    11d8:	f1 e0       	ldi	r31, 0x01	; 1
    11da:	9f 2e       	mov	r9, r31
    11dc:	f0 2d       	mov	r31, r0
				set_control_voltage(&cutoff_cv, MAX);
    11de:	0f 2e       	mov	r0, r31
    11e0:	f8 e2       	ldi	r31, 0x28	; 40
    11e2:	6f 2e       	mov	r6, r31
    11e4:	f1 e0       	ldi	r31, 0x01	; 1
    11e6:	7f 2e       	mov	r7, r31
    11e8:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_1_cv, MAX);
    11ea:	0f 2e       	mov	r0, r31
    11ec:	f4 e1       	ldi	r31, 0x14	; 20
    11ee:	4f 2e       	mov	r4, r31
    11f0:	f1 e0       	ldi	r31, 0x01	; 1
    11f2:	5f 2e       	mov	r5, r31
    11f4:	f0 2d       	mov	r31, r0
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
	compare_match_counter = 0;	
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
    11f6:	eb a9       	sts	0x4b, r30
    11f8:	fc a9       	sts	0x4c, r31
    11fa:	21 91       	ld	r18, Z+
    11fc:	31 91       	ld	r19, Z+
    11fe:	fc ab       	sts	0x5c, r31
    1200:	eb ab       	sts	0x5b, r30
    1202:	38 ab       	sts	0x58, r19
    1204:	2f a7       	lds	r18, 0x7f
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    1206:	ed a9       	sts	0x4d, r30
    1208:	fe a9       	sts	0x4e, r31
    120a:	81 91       	ld	r24, Z+
    120c:	91 91       	ld	r25, Z+
    120e:	fe ab       	sts	0x5e, r31
    1210:	ed ab       	sts	0x5d, r30
    1212:	8c 01       	movw	r16, r24
    1214:	08 57       	subi	r16, 0x78	; 120
    1216:	1f 4f       	sbci	r17, 0xFF	; 255
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		//osc_pitch_cv = 0;
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
    1218:	26 e0       	ldi	r18, 0x06	; 6
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	3e a7       	lds	r19, 0x7e
    121e:	2d a7       	lds	r18, 0x7d
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
				update_display(vco_number + octave + (compare_match_counter>>4)*100, DEC);	
    1220:	0f 2e       	mov	r0, r31
    1222:	f4 e6       	ldi	r31, 0x64	; 100
    1224:	cf 2e       	mov	r12, r31
    1226:	dd 24       	eor	r13, r13
    1228:	f0 2d       	mov	r31, r0
				set_control_voltage(vco_init_cv, init_cv);
				set_control_voltage(vco_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
				set_control_voltage(&cutoff_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    122a:	86 e1       	ldi	r24, 0x16	; 22
    122c:	91 e0       	ldi	r25, 0x01	; 1
    122e:	f8 2e       	mov	r15, r24
    1230:	e9 2e       	mov	r14, r25
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		//osc_pitch_cv = 0;
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set. Omar scoffed at this line as if it didn't need to be done. Why?
    1232:	c8 01       	movw	r24, r16
    1234:	0d a4       	lds	r16, 0xad
    1236:	02 c0       	rjmp	.+4      	; 0x123c <__stack+0x13d>
    1238:	96 95       	lsr	r25
    123a:	87 95       	ror	r24
    123c:	0a 94       	dec	r0
    123e:	e2 f7       	brpl	.-8      	; 0x1238 <__stack+0x139>
    1240:	8c 01       	movw	r16, r24
    1242:	0d a4       	lds	r16, 0xad
    1244:	02 c0       	rjmp	.+4      	; 0x124a <__stack+0x14b>
    1246:	00 0f       	add	r16, r16
    1248:	11 1f       	adc	r17, r17
    124a:	0a 94       	dec	r0
    124c:	e2 f7       	brpl	.-8      	; 0x1246 <__stack+0x147>
			//oh, maybe because it should just be done once before loop. Doing it for each iteration after bit 7 is redundant
			osc_pitch_cv |= (1<<dac_bit);
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	fc 01       	movw	r30, r24
    1254:	0d a4       	lds	r16, 0xad
    1256:	02 c0       	rjmp	.+4      	; 0x125c <__stack+0x15d>
    1258:	ee 0f       	add	r30, r30
    125a:	ff 1f       	adc	r31, r31
    125c:	0a 94       	dec	r0
    125e:	e2 f7       	brpl	.-8      	; 0x1258 <__stack+0x159>
    1260:	fa ab       	sts	0x5a, r31
    1262:	e9 ab       	sts	0x59, r30
    1264:	0e 2b       	or	r16, r30
    1266:	1f 2b       	or	r17, r31

			set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    1268:	c1 01       	movw	r24, r2
    126a:	b8 01       	movw	r22, r16
    126c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			count_finished = FALSE;
    1270:	10 92 95 02 	sts	0x0295, r1
			period_counter = 0;
    1274:	10 92 98 02 	sts	0x0298, r1
			

			while (count_finished == FALSE) {
    1278:	80 91 95 02 	lds	r24, 0x0295
    127c:	88 23       	and	r24, r24
    127e:	09 f0       	breq	.+2      	; 0x1282 <__stack+0x183>
    1280:	42 c0       	rjmp	.+132    	; 0x1306 <__stack+0x207>
				update_display(vco_number + octave + (compare_match_counter>>4)*100, DEC);	
    1282:	80 91 92 02 	lds	r24, 0x0292
    1286:	82 95       	swap	r24
    1288:	8f 70       	andi	r24, 0x0F	; 15
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	2c 9d       	mul	r18, r12
    1290:	c0 01       	movw	r24, r0
    1292:	2d 9d       	mul	r18, r13
    1294:	90 0d       	add	r25, r0
    1296:	3c 9d       	mul	r19, r12
    1298:	90 0d       	add	r25, r0
    129a:	11 24       	eor	r1, r1
    129c:	8a 0d       	add	r24, r10
    129e:	9b 1d       	adc	r25, r11
    12a0:	60 e0       	ldi	r22, 0x00	; 0
    12a2:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
				//need to have a watchdog timer here to escape while loop if it takes too long
				
				//not sure what's really necessary here - definitely pitch and init_cv, but what else?
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    12a6:	c1 01       	movw	r24, r2
    12a8:	b8 01       	movw	r22, r16
    12aa:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_init_cv, init_cv);
    12ae:	8f a1       	lds	r24, 0x4f
    12b0:	98 a5       	lds	r25, 0x68
    12b2:	6d a1       	lds	r22, 0x4d
    12b4:	7e a1       	lds	r23, 0x4e
    12b6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_pw_cv, MAX);
    12ba:	8b a5       	lds	r24, 0x6b
    12bc:	9c a5       	lds	r25, 0x6c
    12be:	6f ef       	ldi	r22, 0xFF	; 255
    12c0:	7f e3       	ldi	r23, 0x3F	; 63
    12c2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    12c6:	c4 01       	movw	r24, r8
    12c8:	60 e0       	ldi	r22, 0x00	; 0
    12ca:	70 e0       	ldi	r23, 0x00	; 0
    12cc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&cutoff_cv, MAX);
    12d0:	c3 01       	movw	r24, r6
    12d2:	6f ef       	ldi	r22, 0xFF	; 255
    12d4:	7f e3       	ldi	r23, 0x3F	; 63
    12d6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
    12da:	c2 01       	movw	r24, r4
    12dc:	6f ef       	ldi	r22, 0xFF	; 255
    12de:	7f e3       	ldi	r23, 0x3F	; 63
    12e0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    12e4:	8f 2d       	mov	r24, r15
    12e6:	9e 2d       	mov	r25, r14
    12e8:	6f ef       	ldi	r22, 0xFF	; 255
    12ea:	7f e3       	ldi	r23, 0x3F	; 63
    12ec:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_mix_cv, MAX);
    12f0:	89 a5       	lds	r24, 0x69
    12f2:	9a a5       	lds	r25, 0x6a
    12f4:	6f ef       	ldi	r22, 0xFF	; 255
    12f6:	7f e3       	ldi	r23, 0x3F	; 63
    12f8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, osc_pitch_cv);
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
    12fc:	80 91 95 02 	lds	r24, 0x0295
    1300:	88 23       	and	r24, r24
    1302:	09 f4       	brne	.+2      	; 0x1306 <__stack+0x207>
    1304:	be cf       	rjmp	.-132    	; 0x1282 <__stack+0x183>
			
			
			}							
				
			//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
			if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    1306:	80 91 93 02 	lds	r24, 0x0293
    130a:	90 91 94 02 	lds	r25, 0x0294
    130e:	2f a5       	lds	r18, 0x6f
    1310:	38 a9       	sts	0x48, r19
    1312:	28 17       	cp	r18, r24
    1314:	39 07       	cpc	r19, r25
    1316:	50 f0       	brcs	.+20     	; 0x132c <__stack+0x22d>
    1318:	80 91 ea 01 	lds	r24, 0x01EA
    131c:	81 30       	cpi	r24, 0x01	; 1
    131e:	31 f4       	brne	.+12     	; 0x132c <__stack+0x22d>
    1320:	89 a9       	sts	0x49, r24
    1322:	9a a9       	sts	0x4a, r25
    1324:	80 95       	com	r24
    1326:	90 95       	com	r25
    1328:	08 23       	and	r16, r24
    132a:	19 23       	and	r17, r25
				
			if (osc_count == reference_count && no_overflow == TRUE) {
    132c:	80 91 93 02 	lds	r24, 0x0293
    1330:	90 91 94 02 	lds	r25, 0x0294
    1334:	ef a5       	lds	r30, 0x6f
    1336:	f8 a9       	sts	0x48, r31
    1338:	8e 17       	cp	r24, r30
    133a:	9f 07       	cpc	r25, r31
    133c:	21 f4       	brne	.+8      	; 0x1346 <__stack+0x247>
    133e:	80 91 ea 01 	lds	r24, 0x01EA
    1342:	81 30       	cpi	r24, 0x01	; 1
    1344:	71 f0       	breq	.+28     	; 0x1362 <__stack+0x263>
				break;	//if you hit the reference count then get out of here		
			}				
			no_overflow = TRUE;
    1346:	81 e0       	ldi	r24, 0x01	; 1
    1348:	80 93 ea 01 	sts	0x01EA, r24
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		//osc_pitch_cv = 0;
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
    134c:	2d a5       	lds	r18, 0x6d
    134e:	3e a5       	lds	r19, 0x6e
    1350:	21 50       	subi	r18, 0x01	; 1
    1352:	30 40       	sbci	r19, 0x00	; 0
    1354:	3e a7       	lds	r19, 0x7e
    1356:	2d a7       	lds	r18, 0x7d
    1358:	8f ef       	ldi	r24, 0xFF	; 255
    135a:	2f 3f       	cpi	r18, 0xFF	; 255
    135c:	38 07       	cpc	r19, r24
    135e:	09 f0       	breq	.+2      	; 0x1362 <__stack+0x263>
    1360:	68 cf       	rjmp	.-304    	; 0x1232 <__stack+0x133>
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
		*(vco_pitch_table + (octave*12 + note_number)) = osc_pitch_cv;		
    1362:	ed a9       	sts	0x4d, r30
    1364:	fe a9       	sts	0x4e, r31
    1366:	11 83       	std	Z+1, r17	; 0x01
    1368:	00 83       	st	Z, r16
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
	compare_match_counter = 0;	
	for (int note_number = 0; note_number <= 11; note_number++) 
    136a:	2b a9       	sts	0x4b, r18
    136c:	3c a9       	sts	0x4c, r19
    136e:	8b a1       	lds	r24, 0x4b
    1370:	9c a1       	lds	r25, 0x4c
    1372:	28 17       	cp	r18, r24
    1374:	39 07       	cpc	r19, r25
    1376:	09 f0       	breq	.+2      	; 0x137a <__stack+0x27b>
    1378:	3e cf       	rjmp	.-388    	; 0x11f6 <__stack+0xf7>
		
	}
	

	
	PORTF &= ~(1<<GATE); //turn gate off
    137a:	89 98       	cbi	0x11, 1	; 17
		
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    137c:	ee e6       	ldi	r30, 0x6E	; 110
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	8d 7f       	andi	r24, 0xFD	; 253
    1384:	80 83       	st	Z, r24
	
	
}
    1386:	e6 96       	adiw	r28, 0x36	; 54
    1388:	0f b6       	in	r0, 0x3f	; 63
    138a:	f8 94       	cli
    138c:	de bf       	out	0x3e, r29	; 62
    138e:	0f be       	out	0x3f, r0	; 63
    1390:	cd bf       	out	0x3d, r28	; 61
    1392:	df 91       	pop	r29
    1394:	cf 91       	pop	r28
    1396:	1f 91       	pop	r17
    1398:	0f 91       	pop	r16
    139a:	ff 90       	pop	r15
    139c:	ef 90       	pop	r14
    139e:	df 90       	pop	r13
    13a0:	cf 90       	pop	r12
    13a2:	bf 90       	pop	r11
    13a4:	af 90       	pop	r10
    13a6:	9f 90       	pop	r9
    13a8:	8f 90       	pop	r8
    13aa:	7f 90       	pop	r7
    13ac:	6f 90       	pop	r6
    13ae:	5f 90       	pop	r5
    13b0:	4f 90       	pop	r4
    13b2:	3f 90       	pop	r3
    13b4:	2f 90       	pop	r2
    13b6:	08 95       	ret

000013b8 <tune_8ths>:

void tune_8ths(uint8_t vco) {
    13b8:	2f 92       	push	r2
    13ba:	3f 92       	push	r3
    13bc:	4f 92       	push	r4
    13be:	5f 92       	push	r5
    13c0:	6f 92       	push	r6
    13c2:	7f 92       	push	r7
    13c4:	8f 92       	push	r8
    13c6:	9f 92       	push	r9
    13c8:	af 92       	push	r10
    13ca:	bf 92       	push	r11
    13cc:	cf 92       	push	r12
    13ce:	df 92       	push	r13
    13d0:	ef 92       	push	r14
    13d2:	ff 92       	push	r15
    13d4:	0f 93       	push	r16
    13d6:	1f 93       	push	r17
    13d8:	cf 93       	push	r28
    13da:	df 93       	push	r29
    13dc:	cd b7       	in	r28, 0x3d	; 61
    13de:	de b7       	in	r29, 0x3e	; 62
    13e0:	c2 54       	subi	r28, 0x42	; 66
    13e2:	d0 40       	sbci	r29, 0x00	; 0
    13e4:	0f b6       	in	r0, 0x3f	; 63
    13e6:	f8 94       	cli
    13e8:	de bf       	out	0x3e, r29	; 62
    13ea:	0f be       	out	0x3f, r0	; 63
    13ec:	cd bf       	out	0x3d, r28	; 61
    13ee:	08 2f       	mov	r16, r24
		uint8_t period;
		uint16_t count;
	
		};

	struct pitch_reference reference[16] = 
    13f0:	de 01       	movw	r26, r28
    13f2:	11 96       	adiw	r26, 0x01	; 1
    13f4:	ea eb       	ldi	r30, 0xBA	; 186
    13f6:	f1 e0       	ldi	r31, 0x01	; 1
    13f8:	80 e3       	ldi	r24, 0x30	; 48
    13fa:	01 90       	ld	r0, Z+
    13fc:	0d 92       	st	X+, r0
    13fe:	81 50       	subi	r24, 0x01	; 1
    1400:	e1 f7       	brne	.-8      	; 0x13fa <tune_8ths+0x42>
	
		//to do:
		//disable UART so MIDI data doesn't interrupt tuning
	
		//setup control voltages	
		set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    1402:	80 e3       	ldi	r24, 0x30	; 48
    1404:	91 e0       	ldi	r25, 0x01	; 1
    1406:	60 e0       	ldi	r22, 0x00	; 0
    1408:	70 e0       	ldi	r23, 0x00	; 0
    140a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off all pitch modulation
		set_control_voltage(&pitch_lfo_cv, MIN);
    140e:	82 e4       	ldi	r24, 0x42	; 66
    1410:	91 e0       	ldi	r25, 0x01	; 1
    1412:	60 e0       	ldi	r22, 0x00	; 0
    1414:	70 e0       	ldi	r23, 0x00	; 0
    1416:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&pitch_eg2_cv, MIN);
    141a:	84 e4       	ldi	r24, 0x44	; 68
    141c:	91 e0       	ldi	r25, 0x01	; 1
    141e:	60 e0       	ldi	r22, 0x00	; 0
    1420:	70 e0       	ldi	r23, 0x00	; 0
    1422:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&pitch_vco2_cv, MIN);
    1426:	8f ee       	ldi	r24, 0xEF	; 239
    1428:	91 e0       	ldi	r25, 0x01	; 1
    142a:	60 e0       	ldi	r22, 0x00	; 0
    142c:	70 e0       	ldi	r23, 0x00	; 0
    142e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off glide
		set_control_voltage(&glide_cv, MIN);
    1432:	84 e3       	ldi	r24, 0x34	; 52
    1434:	91 e0       	ldi	r25, 0x01	; 1
    1436:	60 e0       	ldi	r22, 0x00	; 0
    1438:	70 e0       	ldi	r23, 0x00	; 0
    143a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off all pulse width modulation
		set_control_voltage(&pwm_eg2_cv, MIN);
    143e:	8e e3       	ldi	r24, 0x3E	; 62
    1440:	91 e0       	ldi	r25, 0x01	; 1
    1442:	60 e0       	ldi	r22, 0x00	; 0
    1444:	70 e0       	ldi	r23, 0x00	; 0
    1446:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&pwm_lfo_cv, MIN);
    144a:	80 e4       	ldi	r24, 0x40	; 64
    144c:	91 e0       	ldi	r25, 0x01	; 1
    144e:	60 e0       	ldi	r22, 0x00	; 0
    1450:	70 e0       	ldi	r23, 0x00	; 0
    1452:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off all filter modulation
		set_control_voltage(&fil_lfo_cv, MIN);
    1456:	82 e2       	ldi	r24, 0x22	; 34
    1458:	91 e0       	ldi	r25, 0x01	; 1
    145a:	60 e0       	ldi	r22, 0x00	; 0
    145c:	70 e0       	ldi	r23, 0x00	; 0
    145e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&fil_eg2_cv, MIN);
    1462:	8c e2       	ldi	r24, 0x2C	; 44
    1464:	91 e0       	ldi	r25, 0x01	; 1
    1466:	60 e0       	ldi	r22, 0x00	; 0
    1468:	70 e0       	ldi	r23, 0x00	; 0
    146a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&fil_vco2_cv, MIN);
    146e:	84 e2       	ldi	r24, 0x24	; 36
    1470:	91 e0       	ldi	r25, 0x01	; 1
    1472:	60 e0       	ldi	r22, 0x00	; 0
    1474:	70 e0       	ldi	r23, 0x00	; 0
    1476:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&key_track_cv, MIN);
    147a:	86 e2       	ldi	r24, 0x26	; 38
    147c:	91 e0       	ldi	r25, 0x01	; 1
    147e:	60 e0       	ldi	r22, 0x00	; 0
    1480:	70 e0       	ldi	r23, 0x00	; 0
    1482:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//open filter with no resonance
		set_control_voltage(&cutoff_cv, MAX);
    1486:	88 e2       	ldi	r24, 0x28	; 40
    1488:	91 e0       	ldi	r25, 0x01	; 1
    148a:	6f ef       	ldi	r22, 0xFF	; 255
    148c:	7f e3       	ldi	r23, 0x3F	; 63
    148e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&res_cv, MIN);
    1492:	8a e2       	ldi	r24, 0x2A	; 42
    1494:	91 e0       	ldi	r25, 0x01	; 1
    1496:	60 e0       	ldi	r22, 0x00	; 0
    1498:	70 e0       	ldi	r23, 0x00	; 0
    149a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off VCA LFO modulation
		set_control_voltage(&amp_lfo_cv, MIN);
    149e:	82 e3       	ldi	r24, 0x32	; 50
    14a0:	91 e0       	ldi	r25, 0x01	; 1
    14a2:	60 e0       	ldi	r22, 0x00	; 0
    14a4:	70 e0       	ldi	r23, 0x00	; 0
    14a6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//initialize VCA envelope
		set_control_voltage(&attack_1_cv, MIN);
    14aa:	8c e1       	ldi	r24, 0x1C	; 28
    14ac:	91 e0       	ldi	r25, 0x01	; 1
    14ae:	60 e0       	ldi	r22, 0x00	; 0
    14b0:	70 e0       	ldi	r23, 0x00	; 0
    14b2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&decay_1_cv, MIN);
    14b6:	88 e1       	ldi	r24, 0x18	; 24
    14b8:	91 e0       	ldi	r25, 0x01	; 1
    14ba:	60 e0       	ldi	r22, 0x00	; 0
    14bc:	70 e0       	ldi	r23, 0x00	; 0
    14be:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&sustain_1_cv, MAX);
    14c2:	84 e1       	ldi	r24, 0x14	; 20
    14c4:	91 e0       	ldi	r25, 0x01	; 1
    14c6:	6f ef       	ldi	r22, 0xFF	; 255
    14c8:	7f e3       	ldi	r23, 0x3F	; 63
    14ca:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&release_1_cv, MIN);
    14ce:	80 e1       	ldi	r24, 0x10	; 16
    14d0:	91 e0       	ldi	r25, 0x01	; 1
    14d2:	60 e0       	ldi	r22, 0x00	; 0
    14d4:	70 e0       	ldi	r23, 0x00	; 0
    14d6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off noise
		set_control_voltage(&noise_mix_cv, MIN);
    14da:	80 e2       	ldi	r24, 0x20	; 32
    14dc:	91 e0       	ldi	r25, 0x01	; 1
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	70 e0       	ldi	r23, 0x00	; 0
    14e2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		struct control_voltage *vco_init_cv;
		struct control_voltage *vco_mix_cv;
		struct control_voltage *vco_pw_cv;
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning
    14e6:	00 23       	and	r16, r16
    14e8:	19 f5       	brne	.+70     	; 0x1530 <tune_8ths+0x178>
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 10; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
    14ea:	20 91 90 02 	lds	r18, 0x0290
    14ee:	30 91 91 02 	lds	r19, 0x0291
    14f2:	3a ab       	sts	0x5a, r19
    14f4:	29 ab       	sts	0x59, r18
			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    14f6:	0f 2e       	mov	r0, r31
    14f8:	fc e4       	ldi	r31, 0x4C	; 76
    14fa:	ef 2e       	mov	r14, r31
    14fc:	f1 e0       	ldi	r31, 0x01	; 1
    14fe:	ff 2e       	mov	r15, r31
    1500:	f0 2d       	mov	r31, r0

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
    1502:	8c e3       	ldi	r24, 0x3C	; 60
    1504:	91 e0       	ldi	r25, 0x01	; 1
    1506:	9e ab       	sts	0x5e, r25
    1508:	8d ab       	sts	0x5d, r24
		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
    150a:	a6 e4       	ldi	r26, 0x46	; 70
    150c:	b1 e0       	ldi	r27, 0x01	; 1
    150e:	bc ab       	sts	0x5c, r27
    1510:	ab ab       	sts	0x5b, r26

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    1512:	0f 2e       	mov	r0, r31
    1514:	f8 e3       	ldi	r31, 0x38	; 56
    1516:	4f 2e       	mov	r4, r31
    1518:	f1 e0       	ldi	r31, 0x01	; 1
    151a:	5f 2e       	mov	r5, r31
    151c:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 10; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
			vco_pitch_table = vco1_pitch_table;
    151e:	0c e6       	ldi	r16, 0x6C	; 108
    1520:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte |= (1<<VCO1_SAW);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 10; //allows second digit to display VCO being tuned
    1522:	0f 2e       	mov	r0, r31
    1524:	fa e0       	ldi	r31, 0x0A	; 10
    1526:	af 2e       	mov	r10, r31
    1528:	f0 2d       	mov	r31, r0
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW);
    152a:	cc 24       	eor	r12, r12
    152c:	c3 94       	inc	r12
    152e:	23 c0       	rjmp	.+70     	; 0x1576 <tune_8ths+0x1be>
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 20; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
    1530:	e0 91 8e 02 	lds	r30, 0x028E
    1534:	f0 91 8f 02 	lds	r31, 0x028F
    1538:	fa ab       	sts	0x5a, r31
    153a:	e9 ab       	sts	0x59, r30
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    153c:	0f 2e       	mov	r0, r31
    153e:	fa e4       	ldi	r31, 0x4A	; 74
    1540:	ef 2e       	mov	r14, r31
    1542:	f1 e0       	ldi	r31, 0x01	; 1
    1544:	ff 2e       	mov	r15, r31
    1546:	f0 2d       	mov	r31, r0
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
    1548:	2e e2       	ldi	r18, 0x2E	; 46
    154a:	31 e0       	ldi	r19, 0x01	; 1
    154c:	3e ab       	sts	0x5e, r19
    154e:	2d ab       	sts	0x5d, r18
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
    1550:	88 e4       	ldi	r24, 0x48	; 72
    1552:	91 e0       	ldi	r25, 0x01	; 1
    1554:	9c ab       	sts	0x5c, r25
    1556:	8b ab       	sts	0x5b, r24
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    1558:	0f 2e       	mov	r0, r31
    155a:	fa e3       	ldi	r31, 0x3A	; 58
    155c:	4f 2e       	mov	r4, r31
    155e:	f1 e0       	ldi	r31, 0x01	; 1
    1560:	5f 2e       	mov	r5, r31
    1562:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 20; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
			vco_pitch_table = vco2_pitch_table;
    1564:	0a e4       	ldi	r16, 0x4A	; 74
    1566:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte |= (1<<VCO2_SAW);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 20; //allows second digit to display VCO being tuned
    1568:	0f 2e       	mov	r0, r31
    156a:	f4 e1       	ldi	r31, 0x14	; 20
    156c:	af 2e       	mov	r10, r31
    156e:	f0 2d       	mov	r31, r0
		
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW);
    1570:	cc 24       	eor	r12, r12
    1572:	68 94       	set
    1574:	c6 f8       	bld	r12, 6
		}
	


		//set VCO init offset CV
		set_control_voltage(vco_init_cv, init_cv);
    1576:	c2 01       	movw	r24, r4
    1578:	69 a9       	sts	0x49, r22
    157a:	7a a9       	sts	0x4a, r23
    157c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
		//latch switch data
		DATA_BUS = switch_byte;
    1580:	c2 b8       	out	0x02, r12	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1582:	ed ed       	ldi	r30, 0xDD	; 221
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	80 64       	ori	r24, 0x40	; 64
    158a:	80 83       	st	Z, r24
		//_delay_us(1); //why is this delay here????
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    158c:	80 81       	ld	r24, Z
    158e:	8f 7b       	andi	r24, 0xBF	; 191
    1590:	80 83       	st	Z, r24
		DATA_BUS = 0;
    1592:	12 b8       	out	0x02, r1	; 2

		PORTF |= (1<<GATE); //turn gate on
    1594:	89 9a       	sbi	0x11, 1	; 17
	
		TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    1596:	84 b5       	in	r24, 0x24	; 36
    1598:	8f 60       	ori	r24, 0x0F	; 15
    159a:	84 bd       	out	0x24, r24	; 36
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    159c:	81 e0       	ldi	r24, 0x01	; 1
    159e:	87 bd       	out	0x27, r24	; 39
		//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    15a0:	ee e6       	ldi	r30, 0x6E	; 110
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	82 60       	ori	r24, 0x02	; 2
    15a8:	80 83       	st	Z, r24
		compare_match_counter = 0;	
    15aa:	10 92 92 02 	sts	0x0292, r1
    15ae:	de 01       	movw	r26, r28
    15b0:	11 96       	adiw	r26, 0x01	; 1
    15b2:	be af       	sts	0x7e, r27
    15b4:	ad af       	sts	0x7d, r26
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
	
	
}

void tune_8ths(uint8_t vco) {
    15b6:	f8 01       	movw	r30, r16
    15b8:	32 96       	adiw	r30, 0x02	; 2
    15ba:	23 96       	adiw	r28, 0x03	; 3
    15bc:	ff af       	sts	0x7f, r31
    15be:	ee af       	sts	0x7e, r30
    15c0:	23 97       	sbiw	r28, 0x03	; 3
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
		//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    15c2:	21 96       	adiw	r28, 0x01	; 1
    15c4:	1f ae       	sts	0xbf, r17
    15c6:	1e ae       	sts	0xbe, r17
    15c8:	21 97       	sbiw	r28, 0x01	; 1
				count_finished = FALSE;
				period_counter = 0;
			

				while (count_finished == FALSE) {
					update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);	
    15ca:	bb 24       	eor	r11, r11
				
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
					set_control_voltage(vco_init_cv, init_cv);
					set_control_voltage(vco_pw_cv, MAX);
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    15cc:	0f 2e       	mov	r0, r31
    15ce:	f0 e3       	ldi	r31, 0x30	; 48
    15d0:	8f 2e       	mov	r8, r31
    15d2:	f1 e0       	ldi	r31, 0x01	; 1
    15d4:	9f 2e       	mov	r9, r31
    15d6:	f0 2d       	mov	r31, r0
					set_control_voltage(&cutoff_cv, MAX);
    15d8:	0f 2e       	mov	r0, r31
    15da:	f8 e2       	ldi	r31, 0x28	; 40
    15dc:	6f 2e       	mov	r6, r31
    15de:	f1 e0       	ldi	r31, 0x01	; 1
    15e0:	7f 2e       	mov	r7, r31
    15e2:	f0 2d       	mov	r31, r0
					set_control_voltage(&sustain_1_cv, MAX);
    15e4:	0f 2e       	mov	r0, r31
    15e6:	f4 e1       	ldi	r31, 0x14	; 20
    15e8:	2f 2e       	mov	r2, r31
    15ea:	f1 e0       	ldi	r31, 0x01	; 1
    15ec:	3f 2e       	mov	r3, r31
    15ee:	f0 2d       	mov	r31, r0
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
	
	
}

void tune_8ths(uint8_t vco) {
    15f0:	ed ad       	sts	0x6d, r30
    15f2:	fe ad       	sts	0x6e, r31
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
			{
			period = reference[note_number].period;
    15f4:	80 81       	ld	r24, Z
    15f6:	80 93 97 02 	sts	0x0297, r24
		
			if (note_number <= 2) {
    15fa:	21 96       	adiw	r28, 0x01	; 1
    15fc:	2e ad       	sts	0x6e, r18
    15fe:	3f ad       	sts	0x6f, r19
    1600:	21 97       	sbiw	r28, 0x01	; 1
    1602:	23 30       	cpi	r18, 0x03	; 3
    1604:	31 05       	cpc	r19, r1
    1606:	24 f4       	brge	.+8      	; 0x1610 <tune_8ths+0x258>
	
				//set timer/counter1 to /64 0.3125 MHz
				timer1_clock = (1<<CS11) | (1<<CS10);
    1608:	83 e0       	ldi	r24, 0x03	; 3
    160a:	80 93 96 02 	sts	0x0296, r24
    160e:	03 c0       	rjmp	.+6      	; 0x1616 <tune_8ths+0x25e>
	
			} else {
	
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
    1610:	82 e0       	ldi	r24, 0x02	; 2
    1612:	80 93 96 02 	sts	0x0296, r24
	
			}		
			uint16_t reference_count = reference[note_number].count;
    1616:	81 81       	ldd	r24, Z+1	; 0x01
    1618:	92 81       	ldd	r25, Z+2	; 0x02
    161a:	9c af       	sts	0x7c, r25
    161c:	8b af       	sts	0x7b, r24
			uint16_t osc_pitch_cv = 0;//136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
			//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
			//will need to test more thoroughly
			//osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
    161e:	ad e0       	ldi	r26, 0x0D	; 13
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	b8 af       	sts	0x78, r27
    1624:	af ab       	sts	0x5f, r26
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
	
			}		
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;//136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    1626:	00 e0       	ldi	r16, 0x00	; 0
    1628:	10 e0       	ldi	r17, 0x00	; 0
				count_finished = FALSE;
				period_counter = 0;
			

				while (count_finished == FALSE) {
					update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);	
    162a:	0f 2e       	mov	r0, r31
    162c:	f4 e6       	ldi	r31, 0x64	; 100
    162e:	cf 2e       	mov	r12, r31
    1630:	dd 24       	eor	r13, r13
    1632:	f0 2d       	mov	r31, r0
			//will need to test more thoroughly
			//osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
				//osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set. Omar scoffed at this line as if it didn't need to be done. Why?
				//oh, maybe because it should just be done once before loop. Doing it for each iteration after bit 7 is redundant
				osc_pitch_cv |= (1<<dac_bit);
    1634:	e1 e0       	ldi	r30, 0x01	; 1
    1636:	f0 e0       	ldi	r31, 0x00	; 0
    1638:	0f a8       	sts	0x8f, r16
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <tune_8ths+0x288>
    163c:	ee 0f       	add	r30, r30
    163e:	ff 1f       	adc	r31, r31
    1640:	0a 94       	dec	r0
    1642:	e2 f7       	brpl	.-8      	; 0x163c <tune_8ths+0x284>
    1644:	fa af       	sts	0x7a, r31
    1646:	e9 af       	sts	0x79, r30
    1648:	0e 2b       	or	r16, r30
    164a:	1f 2b       	or	r17, r31

				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    164c:	c7 01       	movw	r24, r14
    164e:	b8 01       	movw	r22, r16
    1650:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				count_finished = FALSE;
    1654:	10 92 95 02 	sts	0x0295, r1
				period_counter = 0;
    1658:	10 92 98 02 	sts	0x0298, r1
			

				while (count_finished == FALSE) {
    165c:	80 91 95 02 	lds	r24, 0x0295
    1660:	88 23       	and	r24, r24
    1662:	09 f0       	breq	.+2      	; 0x1666 <tune_8ths+0x2ae>
    1664:	47 c0       	rjmp	.+142    	; 0x16f4 <tune_8ths+0x33c>
					update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);	
    1666:	80 91 97 02 	lds	r24, 0x0297
    166a:	90 91 92 02 	lds	r25, 0x0292
    166e:	a5 01       	movw	r20, r10
    1670:	48 0f       	add	r20, r24
    1672:	51 1d       	adc	r21, r1
    1674:	89 2f       	mov	r24, r25
    1676:	82 95       	swap	r24
    1678:	8f 70       	andi	r24, 0x0F	; 15
    167a:	28 2f       	mov	r18, r24
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	2c 9d       	mul	r18, r12
    1680:	c0 01       	movw	r24, r0
    1682:	2d 9d       	mul	r18, r13
    1684:	90 0d       	add	r25, r0
    1686:	3c 9d       	mul	r19, r12
    1688:	90 0d       	add	r25, r0
    168a:	11 24       	eor	r1, r1
    168c:	84 0f       	add	r24, r20
    168e:	95 1f       	adc	r25, r21
    1690:	60 e0       	ldi	r22, 0x00	; 0
    1692:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
					//need to have a watchdog timer here to escape while loop if it takes too long
				
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    1696:	c7 01       	movw	r24, r14
    1698:	b8 01       	movw	r22, r16
    169a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_init_cv, init_cv);
    169e:	c2 01       	movw	r24, r4
    16a0:	69 a9       	sts	0x49, r22
    16a2:	7a a9       	sts	0x4a, r23
    16a4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_pw_cv, MAX);
    16a8:	8d a9       	sts	0x4d, r24
    16aa:	9e a9       	sts	0x4e, r25
    16ac:	6f ef       	ldi	r22, 0xFF	; 255
    16ae:	7f e3       	ldi	r23, 0x3F	; 63
    16b0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    16b4:	c4 01       	movw	r24, r8
    16b6:	60 e0       	ldi	r22, 0x00	; 0
    16b8:	70 e0       	ldi	r23, 0x00	; 0
    16ba:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&cutoff_cv, MAX);
    16be:	c3 01       	movw	r24, r6
    16c0:	6f ef       	ldi	r22, 0xFF	; 255
    16c2:	7f e3       	ldi	r23, 0x3F	; 63
    16c4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&sustain_1_cv, MAX);
    16c8:	c1 01       	movw	r24, r2
    16ca:	6f ef       	ldi	r22, 0xFF	; 255
    16cc:	7f e3       	ldi	r23, 0x3F	; 63
    16ce:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    16d2:	86 e1       	ldi	r24, 0x16	; 22
    16d4:	91 e0       	ldi	r25, 0x01	; 1
    16d6:	6f ef       	ldi	r22, 0xFF	; 255
    16d8:	7f e3       	ldi	r23, 0x3F	; 63
    16da:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_mix_cv, MAX);
    16de:	8b a9       	sts	0x4b, r24
    16e0:	9c a9       	sts	0x4c, r25
    16e2:	6f ef       	ldi	r22, 0xFF	; 255
    16e4:	7f e3       	ldi	r23, 0x3F	; 63
    16e6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
				count_finished = FALSE;
				period_counter = 0;
			

				while (count_finished == FALSE) {
    16ea:	80 91 95 02 	lds	r24, 0x0295
    16ee:	88 23       	and	r24, r24
    16f0:	09 f4       	brne	.+2      	; 0x16f4 <tune_8ths+0x33c>
    16f2:	b9 cf       	rjmp	.-142    	; 0x1666 <tune_8ths+0x2ae>
			
			
				}							
				
				//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
				if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    16f4:	80 91 93 02 	lds	r24, 0x0293
    16f8:	90 91 94 02 	lds	r25, 0x0294
    16fc:	2b ad       	sts	0x6b, r18
    16fe:	3c ad       	sts	0x6c, r19
    1700:	28 17       	cp	r18, r24
    1702:	39 07       	cpc	r19, r25
    1704:	50 f0       	brcs	.+20     	; 0x171a <tune_8ths+0x362>
    1706:	80 91 ea 01 	lds	r24, 0x01EA
    170a:	81 30       	cpi	r24, 0x01	; 1
    170c:	31 f4       	brne	.+12     	; 0x171a <tune_8ths+0x362>
    170e:	89 ad       	sts	0x69, r24
    1710:	9a ad       	sts	0x6a, r25
    1712:	80 95       	com	r24
    1714:	90 95       	com	r25
    1716:	08 23       	and	r16, r24
    1718:	19 23       	and	r17, r25
				
				if (osc_count == reference_count && no_overflow == TRUE) {
    171a:	80 91 93 02 	lds	r24, 0x0293
    171e:	90 91 94 02 	lds	r25, 0x0294
    1722:	ab ad       	sts	0x6b, r26
    1724:	bc ad       	sts	0x6c, r27
    1726:	8a 17       	cp	r24, r26
    1728:	9b 07       	cpc	r25, r27
    172a:	21 f4       	brne	.+8      	; 0x1734 <tune_8ths+0x37c>
    172c:	80 91 ea 01 	lds	r24, 0x01EA
    1730:	81 30       	cpi	r24, 0x01	; 1
    1732:	69 f0       	breq	.+26     	; 0x174e <tune_8ths+0x396>
					break;	//if you hit the reference count then get out of here		
				}				
				no_overflow = TRUE;
    1734:	81 e0       	ldi	r24, 0x01	; 1
    1736:	80 93 ea 01 	sts	0x01EA, r24
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;//136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
			//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
			//will need to test more thoroughly
			//osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
    173a:	ef a9       	sts	0x4f, r30
    173c:	f8 ad       	sts	0x68, r31
    173e:	31 97       	sbiw	r30, 0x01	; 1
    1740:	f8 af       	sts	0x78, r31
    1742:	ef ab       	sts	0x5f, r30
    1744:	2f ef       	ldi	r18, 0xFF	; 255
    1746:	ef 3f       	cpi	r30, 0xFF	; 255
    1748:	f2 07       	cpc	r31, r18
    174a:	09 f0       	breq	.+2      	; 0x174e <tune_8ths+0x396>
    174c:	73 cf       	rjmp	.-282    	; 0x1634 <tune_8ths+0x27c>
			
			
			}
		
			//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
			*(vco_pitch_table + (note_number+1)) = osc_pitch_cv;		
    174e:	23 96       	adiw	r28, 0x03	; 3
    1750:	ae ad       	sts	0x6e, r26
    1752:	bf ad       	sts	0x6f, r27
    1754:	23 97       	sbiw	r28, 0x03	; 3
    1756:	0d 93       	st	X+, r16
    1758:	1d 93       	st	X+, r17
    175a:	23 96       	adiw	r28, 0x03	; 3
    175c:	bf af       	sts	0x7f, r27
    175e:	ae af       	sts	0x7e, r26
    1760:	23 97       	sbiw	r28, 0x03	; 3
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
		//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    1762:	21 96       	adiw	r28, 0x01	; 1
    1764:	ee ad       	sts	0x6e, r30
    1766:	ff ad       	sts	0x6f, r31
    1768:	21 97       	sbiw	r28, 0x01	; 1
    176a:	31 96       	adiw	r30, 0x01	; 1
    176c:	21 96       	adiw	r28, 0x01	; 1
    176e:	ff af       	sts	0x7f, r31
    1770:	ee af       	sts	0x7e, r30
    1772:	21 97       	sbiw	r28, 0x01	; 1
    1774:	2d ad       	sts	0x6d, r18
    1776:	3e ad       	sts	0x6e, r19
    1778:	2d 5f       	subi	r18, 0xFD	; 253
    177a:	3f 4f       	sbci	r19, 0xFF	; 255
    177c:	3e af       	sts	0x7e, r19
    177e:	2d af       	sts	0x7d, r18
    1780:	e0 31       	cpi	r30, 0x10	; 16
    1782:	f1 05       	cpc	r31, r1
    1784:	09 f0       	breq	.+2      	; 0x1788 <tune_8ths+0x3d0>
    1786:	34 cf       	rjmp	.-408    	; 0x15f0 <tune_8ths+0x238>
		
		}
	

	
		PORTF &= ~(1<<GATE); //turn gate off
    1788:	89 98       	cbi	0x11, 1	; 17
		
		TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    178a:	ee e6       	ldi	r30, 0x6E	; 110
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	8d 7f       	andi	r24, 0xFD	; 253
    1792:	80 83       	st	Z, r24
	
	
	}	
    1794:	ce 5b       	subi	r28, 0xBE	; 190
    1796:	df 4f       	sbci	r29, 0xFF	; 255
    1798:	0f b6       	in	r0, 0x3f	; 63
    179a:	f8 94       	cli
    179c:	de bf       	out	0x3e, r29	; 62
    179e:	0f be       	out	0x3f, r0	; 63
    17a0:	cd bf       	out	0x3d, r28	; 61
    17a2:	df 91       	pop	r29
    17a4:	cf 91       	pop	r28
    17a6:	1f 91       	pop	r17
    17a8:	0f 91       	pop	r16
    17aa:	ff 90       	pop	r15
    17ac:	ef 90       	pop	r14
    17ae:	df 90       	pop	r13
    17b0:	cf 90       	pop	r12
    17b2:	bf 90       	pop	r11
    17b4:	af 90       	pop	r10
    17b6:	9f 90       	pop	r9
    17b8:	8f 90       	pop	r8
    17ba:	7f 90       	pop	r7
    17bc:	6f 90       	pop	r6
    17be:	5f 90       	pop	r5
    17c0:	4f 90       	pop	r4
    17c2:	3f 90       	pop	r3
    17c4:	2f 90       	pop	r2
    17c6:	08 95       	ret

000017c8 <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    17c8:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    17ca:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    17cc:	74 83       	std	Z+4, r23	; 0x04
    17ce:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    17d0:	11 82       	std	Z+1, r1	; 0x01
    17d2:	10 82       	st	Z, r1
}
    17d4:	08 95       	ret

000017d6 <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    17d6:	1f 93       	push	r17
    17d8:	cf 93       	push	r28
    17da:	df 93       	push	r29
    17dc:	ec 01       	movw	r28, r24
    17de:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    17e0:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <store_and_clear_interrupt>
    17e4:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    17e6:	39 81       	ldd	r19, Y+1	; 0x01
    17e8:	83 2f       	mov	r24, r19
    17ea:	90 e0       	ldi	r25, 0x00	; 0
    17ec:	01 96       	adiw	r24, 0x01	; 1
    17ee:	6a 81       	ldd	r22, Y+2	; 0x02
    17f0:	70 e0       	ldi	r23, 0x00	; 0
    17f2:	0e 94 b3 12 	call	0x2566	; 0x2566 <__divmodhi4>
    17f6:	48 81       	ld	r20, Y
    17f8:	50 e0       	ldi	r21, 0x00	; 0
    17fa:	84 17       	cp	r24, r20
    17fc:	95 07       	cpc	r25, r21
    17fe:	29 f4       	brne	.+10     	; 0x180a <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    1800:	82 2f       	mov	r24, r18
    1802:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <restore_interrupt_setting>
      return false;
    1806:	80 e0       	ldi	r24, 0x00	; 0
    1808:	11 c0       	rjmp	.+34     	; 0x182c <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    180a:	eb 81       	ldd	r30, Y+3	; 0x03
    180c:	fc 81       	ldd	r31, Y+4	; 0x04
    180e:	e3 0f       	add	r30, r19
    1810:	f1 1d       	adc	r31, r1
    1812:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    1814:	89 81       	ldd	r24, Y+1	; 0x01
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	01 96       	adiw	r24, 0x01	; 1
    181a:	6a 81       	ldd	r22, Y+2	; 0x02
    181c:	70 e0       	ldi	r23, 0x00	; 0
    181e:	0e 94 b3 12 	call	0x2566	; 0x2566 <__divmodhi4>
    1822:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    1824:	82 2f       	mov	r24, r18
    1826:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <restore_interrupt_setting>
      return true;
    182a:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    182c:	df 91       	pop	r29
    182e:	cf 91       	pop	r28
    1830:	1f 91       	pop	r17
    1832:	08 95       	ret

00001834 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    1834:	cf 93       	push	r28
    1836:	df 93       	push	r29
    1838:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    183a:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    183e:	29 81       	ldd	r18, Y+1	; 0x01
    1840:	98 81       	ld	r25, Y
    1842:	29 17       	cp	r18, r25
    1844:	18 f0       	brcs	.+6      	; 0x184c <bytequeue_length+0x18>
      len = queue->end - queue->start;
    1846:	c2 2f       	mov	r28, r18
    1848:	c9 1b       	sub	r28, r25
    184a:	03 c0       	rjmp	.+6      	; 0x1852 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    184c:	ca 81       	ldd	r28, Y+2	; 0x02
    184e:	c2 0f       	add	r28, r18
    1850:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    1852:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <restore_interrupt_setting>
   return len;
}
    1856:	8c 2f       	mov	r24, r28
    1858:	df 91       	pop	r29
    185a:	cf 91       	pop	r28
    185c:	08 95       	ret

0000185e <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    185e:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    1860:	20 81       	ld	r18, Z
    1862:	86 2f       	mov	r24, r22
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	82 0f       	add	r24, r18
    1868:	91 1d       	adc	r25, r1
    186a:	62 81       	ldd	r22, Z+2	; 0x02
    186c:	70 e0       	ldi	r23, 0x00	; 0
    186e:	0e 94 b3 12 	call	0x2566	; 0x2566 <__divmodhi4>
    1872:	03 80       	ldd	r0, Z+3	; 0x03
    1874:	f4 81       	ldd	r31, Z+4	; 0x04
    1876:	e0 2d       	mov	r30, r0
    1878:	e8 0f       	add	r30, r24
    187a:	f9 1f       	adc	r31, r25
}
    187c:	80 81       	ld	r24, Z
    187e:	08 95       	ret

00001880 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    1880:	1f 93       	push	r17
    1882:	cf 93       	push	r28
    1884:	df 93       	push	r29
    1886:	ec 01       	movw	r28, r24
    1888:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    188a:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <store_and_clear_interrupt>
    188e:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    1890:	88 81       	ld	r24, Y
    1892:	21 2f       	mov	r18, r17
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	28 0f       	add	r18, r24
    1898:	31 1d       	adc	r19, r1
    189a:	6a 81       	ldd	r22, Y+2	; 0x02
    189c:	c9 01       	movw	r24, r18
    189e:	70 e0       	ldi	r23, 0x00	; 0
    18a0:	0e 94 b3 12 	call	0x2566	; 0x2566 <__divmodhi4>
    18a4:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    18a6:	84 2f       	mov	r24, r20
    18a8:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <restore_interrupt_setting>
}
    18ac:	df 91       	pop	r29
    18ae:	cf 91       	pop	r28
    18b0:	1f 91       	pop	r17
    18b2:	08 95       	ret

000018b4 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    18b4:	8f b7       	in	r24, 0x3f	; 63
   cli();
    18b6:	f8 94       	cli
   return sreg;
}
    18b8:	08 95       	ret

000018ba <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    18ba:	8f bf       	out	0x3f, r24	; 63
}
    18bc:	08 95       	ret

000018be <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    18be:	88 1f       	adc	r24, r24
    18c0:	88 27       	eor	r24, r24
    18c2:	88 1f       	adc	r24, r24
    18c4:	08 95       	ret

000018c6 <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    18c6:	91 e0       	ldi	r25, 0x01	; 1
    18c8:	88 3f       	cpi	r24, 0xF8	; 248
    18ca:	08 f4       	brcc	.+2      	; 0x18ce <midi_is_realtime+0x8>
    18cc:	90 e0       	ldi	r25, 0x00	; 0
}
    18ce:	89 2f       	mov	r24, r25
    18d0:	08 95       	ret

000018d2 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    18d2:	28 2f       	mov	r18, r24
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	20 7f       	andi	r18, 0xF0	; 240
    18d8:	30 70       	andi	r19, 0x00	; 0
    18da:	20 3c       	cpi	r18, 0xC0	; 192
    18dc:	31 05       	cpc	r19, r1
    18de:	e9 f1       	breq	.+122    	; 0x195a <midi_packet_length+0x88>
    18e0:	21 3c       	cpi	r18, 0xC1	; 193
    18e2:	31 05       	cpc	r19, r1
    18e4:	8c f4       	brge	.+34     	; 0x1908 <midi_packet_length+0x36>
    18e6:	20 39       	cpi	r18, 0x90	; 144
    18e8:	31 05       	cpc	r19, r1
    18ea:	e1 f0       	breq	.+56     	; 0x1924 <midi_packet_length+0x52>
    18ec:	21 39       	cpi	r18, 0x91	; 145
    18ee:	31 05       	cpc	r19, r1
    18f0:	24 f4       	brge	.+8      	; 0x18fa <midi_packet_length+0x28>
    18f2:	20 38       	cpi	r18, 0x80	; 128
    18f4:	31 05       	cpc	r19, r1
    18f6:	79 f5       	brne	.+94     	; 0x1956 <midi_packet_length+0x84>
    18f8:	15 c0       	rjmp	.+42     	; 0x1924 <midi_packet_length+0x52>
    18fa:	20 3a       	cpi	r18, 0xA0	; 160
    18fc:	31 05       	cpc	r19, r1
    18fe:	91 f0       	breq	.+36     	; 0x1924 <midi_packet_length+0x52>
    1900:	20 3b       	cpi	r18, 0xB0	; 176
    1902:	31 05       	cpc	r19, r1
    1904:	41 f5       	brne	.+80     	; 0x1956 <midi_packet_length+0x84>
    1906:	0e c0       	rjmp	.+28     	; 0x1924 <midi_packet_length+0x52>
    1908:	20 3e       	cpi	r18, 0xE0	; 224
    190a:	31 05       	cpc	r19, r1
    190c:	59 f0       	breq	.+22     	; 0x1924 <midi_packet_length+0x52>
    190e:	21 3e       	cpi	r18, 0xE1	; 225
    1910:	31 05       	cpc	r19, r1
    1912:	24 f4       	brge	.+8      	; 0x191c <midi_packet_length+0x4a>
    1914:	20 3d       	cpi	r18, 0xD0	; 208
    1916:	31 05       	cpc	r19, r1
    1918:	f1 f4       	brne	.+60     	; 0x1956 <midi_packet_length+0x84>
    191a:	1f c0       	rjmp	.+62     	; 0x195a <midi_packet_length+0x88>
    191c:	20 3f       	cpi	r18, 0xF0	; 240
    191e:	31 05       	cpc	r19, r1
    1920:	d1 f4       	brne	.+52     	; 0x1956 <midi_packet_length+0x84>
    1922:	02 c0       	rjmp	.+4      	; 0x1928 <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    1924:	83 e0       	ldi	r24, 0x03	; 3
    1926:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    1928:	86 3f       	cpi	r24, 0xF6	; 246
    192a:	79 f0       	breq	.+30     	; 0x194a <midi_packet_length+0x78>
    192c:	87 3f       	cpi	r24, 0xF7	; 247
    192e:	38 f4       	brcc	.+14     	; 0x193e <midi_packet_length+0x6c>
    1930:	82 3f       	cpi	r24, 0xF2	; 242
    1932:	a9 f0       	breq	.+42     	; 0x195e <midi_packet_length+0x8c>
    1934:	83 3f       	cpi	r24, 0xF3	; 243
    1936:	59 f0       	breq	.+22     	; 0x194e <midi_packet_length+0x7c>
    1938:	81 3f       	cpi	r24, 0xF1	; 241
    193a:	59 f4       	brne	.+22     	; 0x1952 <midi_packet_length+0x80>
    193c:	08 c0       	rjmp	.+16     	; 0x194e <midi_packet_length+0x7c>
    193e:	88 3f       	cpi	r24, 0xF8	; 248
    1940:	40 f0       	brcs	.+16     	; 0x1952 <midi_packet_length+0x80>
    1942:	8d 3f       	cpi	r24, 0xFD	; 253
    1944:	10 f0       	brcs	.+4      	; 0x194a <midi_packet_length+0x78>
    1946:	8e 3f       	cpi	r24, 0xFE	; 254
    1948:	20 f0       	brcs	.+8      	; 0x1952 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    194a:	81 e0       	ldi	r24, 0x01	; 1
    194c:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    194e:	82 e0       	ldi	r24, 0x02	; 2
    1950:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    1952:	80 e0       	ldi	r24, 0x00	; 0
    1954:	08 95       	ret
         }
      default:
         return UNDEFINED;
    1956:	80 e0       	ldi	r24, 0x00	; 0
    1958:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    195a:	82 e0       	ldi	r24, 0x02	; 2
    195c:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    195e:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    1960:	08 95       	ret

00001962 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    1962:	0f 93       	push	r16
    1964:	34 2f       	mov	r19, r20
    1966:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    1968:	46 2f       	mov	r20, r22
    196a:	4f 70       	andi	r20, 0x0F	; 15
    196c:	40 6b       	ori	r20, 0xB0	; 176
    196e:	23 2f       	mov	r18, r19
    1970:	2f 77       	andi	r18, 0x7F	; 127
    1972:	0f 77       	andi	r16, 0x7F	; 127
    1974:	dc 01       	movw	r26, r24
    1976:	ed 91       	ld	r30, X+
    1978:	fc 91       	ld	r31, X
    197a:	63 e0       	ldi	r22, 0x03	; 3
    197c:	70 e0       	ldi	r23, 0x00	; 0
    197e:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    1980:	0f 91       	pop	r16
    1982:	08 95       	ret

00001984 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1984:	0f 93       	push	r16
    1986:	34 2f       	mov	r19, r20
    1988:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    198a:	46 2f       	mov	r20, r22
    198c:	4f 70       	andi	r20, 0x0F	; 15
    198e:	40 69       	ori	r20, 0x90	; 144
    1990:	23 2f       	mov	r18, r19
    1992:	2f 77       	andi	r18, 0x7F	; 127
    1994:	0f 77       	andi	r16, 0x7F	; 127
    1996:	dc 01       	movw	r26, r24
    1998:	ed 91       	ld	r30, X+
    199a:	fc 91       	ld	r31, X
    199c:	63 e0       	ldi	r22, 0x03	; 3
    199e:	70 e0       	ldi	r23, 0x00	; 0
    19a0:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    19a2:	0f 91       	pop	r16
    19a4:	08 95       	ret

000019a6 <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    19a6:	0f 93       	push	r16
    19a8:	34 2f       	mov	r19, r20
    19aa:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    19ac:	46 2f       	mov	r20, r22
    19ae:	4f 70       	andi	r20, 0x0F	; 15
    19b0:	40 68       	ori	r20, 0x80	; 128
    19b2:	23 2f       	mov	r18, r19
    19b4:	2f 77       	andi	r18, 0x7F	; 127
    19b6:	0f 77       	andi	r16, 0x7F	; 127
    19b8:	dc 01       	movw	r26, r24
    19ba:	ed 91       	ld	r30, X+
    19bc:	fc 91       	ld	r31, X
    19be:	63 e0       	ldi	r22, 0x03	; 3
    19c0:	70 e0       	ldi	r23, 0x00	; 0
    19c2:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    19c4:	0f 91       	pop	r16
    19c6:	08 95       	ret

000019c8 <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    19c8:	0f 93       	push	r16
    19ca:	34 2f       	mov	r19, r20
    19cc:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    19ce:	46 2f       	mov	r20, r22
    19d0:	4f 70       	andi	r20, 0x0F	; 15
    19d2:	40 6a       	ori	r20, 0xA0	; 160
    19d4:	23 2f       	mov	r18, r19
    19d6:	2f 77       	andi	r18, 0x7F	; 127
    19d8:	0f 77       	andi	r16, 0x7F	; 127
    19da:	dc 01       	movw	r26, r24
    19dc:	ed 91       	ld	r30, X+
    19de:	fc 91       	ld	r31, X
    19e0:	63 e0       	ldi	r22, 0x03	; 3
    19e2:	70 e0       	ldi	r23, 0x00	; 0
    19e4:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    19e6:	0f 91       	pop	r16
    19e8:	08 95       	ret

000019ea <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    19ea:	0f 93       	push	r16
    19ec:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    19ee:	20 e2       	ldi	r18, 0x20	; 32
    19f0:	40 30       	cpi	r20, 0x00	; 0
    19f2:	52 07       	cpc	r21, r18
    19f4:	44 f4       	brge	.+16     	; 0x1a06 <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    19f6:	a0 ee       	ldi	r26, 0xE0	; 224
    19f8:	40 30       	cpi	r20, 0x00	; 0
    19fa:	5a 07       	cpc	r21, r26
    19fc:	3c f0       	brlt	.+14     	; 0x1a0c <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    19fe:	8a 01       	movw	r16, r20
    1a00:	00 50       	subi	r16, 0x00	; 0
    1a02:	10 4e       	sbci	r17, 0xE0	; 224
    1a04:	05 c0       	rjmp	.+10     	; 0x1a10 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    1a06:	0f ef       	ldi	r16, 0xFF	; 255
    1a08:	1f e3       	ldi	r17, 0x3F	; 63
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    1a0c:	00 e0       	ldi	r16, 0x00	; 0
    1a0e:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1a10:	46 2f       	mov	r20, r22
    1a12:	4f 70       	andi	r20, 0x0F	; 15
    1a14:	40 6e       	ori	r20, 0xE0	; 224
    1a16:	20 2f       	mov	r18, r16
    1a18:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    1a1a:	00 0f       	add	r16, r16
    1a1c:	01 2f       	mov	r16, r17
    1a1e:	00 1f       	adc	r16, r16
    1a20:	11 0b       	sbc	r17, r17
    1a22:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1a24:	0f 77       	andi	r16, 0x7F	; 127
    1a26:	dc 01       	movw	r26, r24
    1a28:	ed 91       	ld	r30, X+
    1a2a:	fc 91       	ld	r31, X
    1a2c:	63 e0       	ldi	r22, 0x03	; 3
    1a2e:	70 e0       	ldi	r23, 0x00	; 0
    1a30:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    1a32:	1f 91       	pop	r17
    1a34:	0f 91       	pop	r16
    1a36:	08 95       	ret

00001a38 <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    1a38:	0f 93       	push	r16
    1a3a:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1a3c:	46 2f       	mov	r20, r22
    1a3e:	4f 70       	andi	r20, 0x0F	; 15
    1a40:	40 6c       	ori	r20, 0xC0	; 192
    1a42:	2f 77       	andi	r18, 0x7F	; 127
    1a44:	dc 01       	movw	r26, r24
    1a46:	ed 91       	ld	r30, X+
    1a48:	fc 91       	ld	r31, X
    1a4a:	62 e0       	ldi	r22, 0x02	; 2
    1a4c:	70 e0       	ldi	r23, 0x00	; 0
    1a4e:	00 e0       	ldi	r16, 0x00	; 0
    1a50:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    1a52:	0f 91       	pop	r16
    1a54:	08 95       	ret

00001a56 <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    1a56:	0f 93       	push	r16
    1a58:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1a5a:	46 2f       	mov	r20, r22
    1a5c:	4f 70       	andi	r20, 0x0F	; 15
    1a5e:	40 6d       	ori	r20, 0xD0	; 208
    1a60:	2f 77       	andi	r18, 0x7F	; 127
    1a62:	dc 01       	movw	r26, r24
    1a64:	ed 91       	ld	r30, X+
    1a66:	fc 91       	ld	r31, X
    1a68:	62 e0       	ldi	r22, 0x02	; 2
    1a6a:	70 e0       	ldi	r23, 0x00	; 0
    1a6c:	00 e0       	ldi	r16, 0x00	; 0
    1a6e:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    1a70:	0f 91       	pop	r16
    1a72:	08 95       	ret

00001a74 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    1a74:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    1a76:	dc 01       	movw	r26, r24
    1a78:	ed 91       	ld	r30, X+
    1a7a:	fc 91       	ld	r31, X
    1a7c:	61 e0       	ldi	r22, 0x01	; 1
    1a7e:	70 e0       	ldi	r23, 0x00	; 0
    1a80:	48 ef       	ldi	r20, 0xF8	; 248
    1a82:	20 e0       	ldi	r18, 0x00	; 0
    1a84:	00 e0       	ldi	r16, 0x00	; 0
    1a86:	09 95       	icall
}
    1a88:	0f 91       	pop	r16
    1a8a:	08 95       	ret

00001a8c <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    1a8c:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    1a8e:	dc 01       	movw	r26, r24
    1a90:	ed 91       	ld	r30, X+
    1a92:	fc 91       	ld	r31, X
    1a94:	61 e0       	ldi	r22, 0x01	; 1
    1a96:	70 e0       	ldi	r23, 0x00	; 0
    1a98:	49 ef       	ldi	r20, 0xF9	; 249
    1a9a:	20 e0       	ldi	r18, 0x00	; 0
    1a9c:	00 e0       	ldi	r16, 0x00	; 0
    1a9e:	09 95       	icall
}
    1aa0:	0f 91       	pop	r16
    1aa2:	08 95       	ret

00001aa4 <midi_send_start>:

void midi_send_start(MidiDevice * device){
    1aa4:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    1aa6:	dc 01       	movw	r26, r24
    1aa8:	ed 91       	ld	r30, X+
    1aaa:	fc 91       	ld	r31, X
    1aac:	61 e0       	ldi	r22, 0x01	; 1
    1aae:	70 e0       	ldi	r23, 0x00	; 0
    1ab0:	4a ef       	ldi	r20, 0xFA	; 250
    1ab2:	20 e0       	ldi	r18, 0x00	; 0
    1ab4:	00 e0       	ldi	r16, 0x00	; 0
    1ab6:	09 95       	icall
}
    1ab8:	0f 91       	pop	r16
    1aba:	08 95       	ret

00001abc <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    1abc:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    1abe:	dc 01       	movw	r26, r24
    1ac0:	ed 91       	ld	r30, X+
    1ac2:	fc 91       	ld	r31, X
    1ac4:	61 e0       	ldi	r22, 0x01	; 1
    1ac6:	70 e0       	ldi	r23, 0x00	; 0
    1ac8:	4b ef       	ldi	r20, 0xFB	; 251
    1aca:	20 e0       	ldi	r18, 0x00	; 0
    1acc:	00 e0       	ldi	r16, 0x00	; 0
    1ace:	09 95       	icall
}
    1ad0:	0f 91       	pop	r16
    1ad2:	08 95       	ret

00001ad4 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    1ad4:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    1ad6:	dc 01       	movw	r26, r24
    1ad8:	ed 91       	ld	r30, X+
    1ada:	fc 91       	ld	r31, X
    1adc:	61 e0       	ldi	r22, 0x01	; 1
    1ade:	70 e0       	ldi	r23, 0x00	; 0
    1ae0:	4c ef       	ldi	r20, 0xFC	; 252
    1ae2:	20 e0       	ldi	r18, 0x00	; 0
    1ae4:	00 e0       	ldi	r16, 0x00	; 0
    1ae6:	09 95       	icall
}
    1ae8:	0f 91       	pop	r16
    1aea:	08 95       	ret

00001aec <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    1aec:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    1aee:	dc 01       	movw	r26, r24
    1af0:	ed 91       	ld	r30, X+
    1af2:	fc 91       	ld	r31, X
    1af4:	61 e0       	ldi	r22, 0x01	; 1
    1af6:	70 e0       	ldi	r23, 0x00	; 0
    1af8:	4e ef       	ldi	r20, 0xFE	; 254
    1afa:	20 e0       	ldi	r18, 0x00	; 0
    1afc:	00 e0       	ldi	r16, 0x00	; 0
    1afe:	09 95       	icall
}
    1b00:	0f 91       	pop	r16
    1b02:	08 95       	ret

00001b04 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    1b04:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    1b06:	dc 01       	movw	r26, r24
    1b08:	ed 91       	ld	r30, X+
    1b0a:	fc 91       	ld	r31, X
    1b0c:	61 e0       	ldi	r22, 0x01	; 1
    1b0e:	70 e0       	ldi	r23, 0x00	; 0
    1b10:	4f ef       	ldi	r20, 0xFF	; 255
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	00 e0       	ldi	r16, 0x00	; 0
    1b16:	09 95       	icall
}
    1b18:	0f 91       	pop	r16
    1b1a:	08 95       	ret

00001b1c <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    1b1c:	0f 93       	push	r16
   device->send_func(device, 2,
    1b1e:	26 2f       	mov	r18, r22
    1b20:	2f 77       	andi	r18, 0x7F	; 127
    1b22:	dc 01       	movw	r26, r24
    1b24:	ed 91       	ld	r30, X+
    1b26:	fc 91       	ld	r31, X
    1b28:	62 e0       	ldi	r22, 0x02	; 2
    1b2a:	70 e0       	ldi	r23, 0x00	; 0
    1b2c:	41 ef       	ldi	r20, 0xF1	; 241
    1b2e:	00 e0       	ldi	r16, 0x00	; 0
    1b30:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    1b32:	0f 91       	pop	r16
    1b34:	08 95       	ret

00001b36 <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    1b36:	0f 93       	push	r16
    1b38:	1f 93       	push	r17
   device->send_func(device, 3,
    1b3a:	26 2f       	mov	r18, r22
    1b3c:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    1b3e:	8b 01       	movw	r16, r22
    1b40:	00 0f       	add	r16, r16
    1b42:	01 2f       	mov	r16, r17
    1b44:	00 1f       	adc	r16, r16
    1b46:	11 0b       	sbc	r17, r17
    1b48:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    1b4a:	0f 77       	andi	r16, 0x7F	; 127
    1b4c:	dc 01       	movw	r26, r24
    1b4e:	ed 91       	ld	r30, X+
    1b50:	fc 91       	ld	r31, X
    1b52:	63 e0       	ldi	r22, 0x03	; 3
    1b54:	70 e0       	ldi	r23, 0x00	; 0
    1b56:	42 ef       	ldi	r20, 0xF2	; 242
    1b58:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    1b5a:	1f 91       	pop	r17
    1b5c:	0f 91       	pop	r16
    1b5e:	08 95       	ret

00001b60 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    1b60:	0f 93       	push	r16
   device->send_func(device, 2,
    1b62:	26 2f       	mov	r18, r22
    1b64:	2f 77       	andi	r18, 0x7F	; 127
    1b66:	dc 01       	movw	r26, r24
    1b68:	ed 91       	ld	r30, X+
    1b6a:	fc 91       	ld	r31, X
    1b6c:	62 e0       	ldi	r22, 0x02	; 2
    1b6e:	70 e0       	ldi	r23, 0x00	; 0
    1b70:	43 ef       	ldi	r20, 0xF3	; 243
    1b72:	00 e0       	ldi	r16, 0x00	; 0
    1b74:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    1b76:	0f 91       	pop	r16
    1b78:	08 95       	ret

00001b7a <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    1b7a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    1b7c:	dc 01       	movw	r26, r24
    1b7e:	ed 91       	ld	r30, X+
    1b80:	fc 91       	ld	r31, X
    1b82:	61 e0       	ldi	r22, 0x01	; 1
    1b84:	70 e0       	ldi	r23, 0x00	; 0
    1b86:	46 ef       	ldi	r20, 0xF6	; 246
    1b88:	20 e0       	ldi	r18, 0x00	; 0
    1b8a:	00 e0       	ldi	r16, 0x00	; 0
    1b8c:	09 95       	icall
}
    1b8e:	0f 91       	pop	r16
    1b90:	08 95       	ret

00001b92 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    1b92:	0f 93       	push	r16
    1b94:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    1b96:	dc 01       	movw	r26, r24
    1b98:	ed 91       	ld	r30, X+
    1b9a:	fc 91       	ld	r31, X
    1b9c:	61 e0       	ldi	r22, 0x01	; 1
    1b9e:	70 e0       	ldi	r23, 0x00	; 0
    1ba0:	20 e0       	ldi	r18, 0x00	; 0
    1ba2:	00 e0       	ldi	r16, 0x00	; 0
    1ba4:	09 95       	icall
}
    1ba6:	0f 91       	pop	r16
    1ba8:	08 95       	ret

00001baa <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    1baa:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    1bac:	dc 01       	movw	r26, r24
    1bae:	ed 91       	ld	r30, X+
    1bb0:	fc 91       	ld	r31, X
    1bb2:	09 95       	icall
}
    1bb4:	0f 91       	pop	r16
    1bb6:	08 95       	ret

00001bb8 <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1bb8:	6f 92       	push	r6
    1bba:	7f 92       	push	r7
    1bbc:	8f 92       	push	r8
    1bbe:	9f 92       	push	r9
    1bc0:	af 92       	push	r10
    1bc2:	bf 92       	push	r11
    1bc4:	cf 92       	push	r12
    1bc6:	df 92       	push	r13
    1bc8:	ef 92       	push	r14
    1bca:	ff 92       	push	r15
    1bcc:	0f 93       	push	r16
    1bce:	1f 93       	push	r17
    1bd0:	cf 93       	push	r28
    1bd2:	df 93       	push	r29
    1bd4:	00 d0       	rcall	.+0      	; 0x1bd6 <midi_send_array+0x1e>
    1bd6:	0f 92       	push	r0
    1bd8:	cd b7       	in	r28, 0x3d	; 61
    1bda:	de b7       	in	r29, 0x3e	; 62
    1bdc:	4c 01       	movw	r8, r24
    1bde:	6b 01       	movw	r12, r22
    1be0:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1be2:	61 15       	cp	r22, r1
    1be4:	71 05       	cpc	r23, r1
    1be6:	41 f1       	breq	.+80     	; 0x1c38 <midi_send_array+0x80>
    1be8:	ee 24       	eor	r14, r14
    1bea:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    1bec:	0f 2e       	mov	r0, r31
    1bee:	f3 e0       	ldi	r31, 0x03	; 3
    1bf0:	6f 2e       	mov	r6, r31
    1bf2:	77 24       	eor	r7, r7
    1bf4:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    1bf6:	19 82       	std	Y+1, r1	; 0x01
    1bf8:	1a 82       	std	Y+2, r1	; 0x02
    1bfa:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    1bfc:	86 01       	movw	r16, r12
    1bfe:	0e 19       	sub	r16, r14
    1c00:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    1c02:	04 30       	cpi	r16, 0x04	; 4
    1c04:	11 05       	cpc	r17, r1
    1c06:	08 f0       	brcs	.+2      	; 0x1c0a <midi_send_array+0x52>
    1c08:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1c0a:	b5 01       	movw	r22, r10
    1c0c:	6e 0d       	add	r22, r14
    1c0e:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    1c10:	ce 01       	movw	r24, r28
    1c12:	01 96       	adiw	r24, 0x01	; 1
    1c14:	40 2f       	mov	r20, r16
    1c16:	51 2f       	mov	r21, r17
    1c18:	0e 94 c6 12 	call	0x258c	; 0x258c <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    1c1c:	c4 01       	movw	r24, r8
    1c1e:	b8 01       	movw	r22, r16
    1c20:	49 81       	ldd	r20, Y+1	; 0x01
    1c22:	2a 81       	ldd	r18, Y+2	; 0x02
    1c24:	0b 81       	ldd	r16, Y+3	; 0x03
    1c26:	0e 94 d5 0d 	call	0x1baa	; 0x1baa <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1c2a:	83 e0       	ldi	r24, 0x03	; 3
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	e8 0e       	add	r14, r24
    1c30:	f9 1e       	adc	r15, r25
    1c32:	ec 14       	cp	r14, r12
    1c34:	fd 04       	cpc	r15, r13
    1c36:	f8 f2       	brcs	.-66     	; 0x1bf6 <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    1c38:	0f 90       	pop	r0
    1c3a:	0f 90       	pop	r0
    1c3c:	0f 90       	pop	r0
    1c3e:	df 91       	pop	r29
    1c40:	cf 91       	pop	r28
    1c42:	1f 91       	pop	r17
    1c44:	0f 91       	pop	r16
    1c46:	ff 90       	pop	r15
    1c48:	ef 90       	pop	r14
    1c4a:	df 90       	pop	r13
    1c4c:	cf 90       	pop	r12
    1c4e:	bf 90       	pop	r11
    1c50:	af 90       	pop	r10
    1c52:	9f 90       	pop	r9
    1c54:	8f 90       	pop	r8
    1c56:	7f 90       	pop	r7
    1c58:	6f 90       	pop	r6
    1c5a:	08 95       	ret

00001c5c <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    1c5c:	fc 01       	movw	r30, r24
    1c5e:	73 83       	std	Z+3, r23	; 0x03
    1c60:	62 83       	std	Z+2, r22	; 0x02
}
    1c62:	08 95       	ret

00001c64 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    1c64:	fc 01       	movw	r30, r24
    1c66:	75 83       	std	Z+5, r23	; 0x05
    1c68:	64 83       	std	Z+4, r22	; 0x04
}
    1c6a:	08 95       	ret

00001c6c <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    1c6c:	fc 01       	movw	r30, r24
    1c6e:	77 83       	std	Z+7, r23	; 0x07
    1c70:	66 83       	std	Z+6, r22	; 0x06
}
    1c72:	08 95       	ret

00001c74 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    1c74:	fc 01       	movw	r30, r24
    1c76:	71 87       	std	Z+9, r23	; 0x09
    1c78:	60 87       	std	Z+8, r22	; 0x08
}
    1c7a:	08 95       	ret

00001c7c <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    1c7c:	fc 01       	movw	r30, r24
    1c7e:	73 87       	std	Z+11, r23	; 0x0b
    1c80:	62 87       	std	Z+10, r22	; 0x0a
}
    1c82:	08 95       	ret

00001c84 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    1c84:	fc 01       	movw	r30, r24
    1c86:	75 87       	std	Z+13, r23	; 0x0d
    1c88:	64 87       	std	Z+12, r22	; 0x0c
}
    1c8a:	08 95       	ret

00001c8c <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    1c8c:	fc 01       	movw	r30, r24
    1c8e:	77 87       	std	Z+15, r23	; 0x0f
    1c90:	66 87       	std	Z+14, r22	; 0x0e
}
    1c92:	08 95       	ret

00001c94 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    1c94:	fc 01       	movw	r30, r24
    1c96:	71 8b       	std	Z+17, r23	; 0x11
    1c98:	60 8b       	std	Z+16, r22	; 0x10
}
    1c9a:	08 95       	ret

00001c9c <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    1c9c:	fc 01       	movw	r30, r24
    1c9e:	73 8b       	std	Z+19, r23	; 0x13
    1ca0:	62 8b       	std	Z+18, r22	; 0x12
}
    1ca2:	08 95       	ret

00001ca4 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    1ca4:	fc 01       	movw	r30, r24
    1ca6:	75 8b       	std	Z+21, r23	; 0x15
    1ca8:	64 8b       	std	Z+20, r22	; 0x14
}
    1caa:	08 95       	ret

00001cac <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    1cac:	fc 01       	movw	r30, r24
    1cae:	77 8b       	std	Z+23, r23	; 0x17
    1cb0:	66 8b       	std	Z+22, r22	; 0x16
}
    1cb2:	08 95       	ret

00001cb4 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    1cb4:	fc 01       	movw	r30, r24
    1cb6:	71 8f       	std	Z+25, r23	; 0x19
    1cb8:	60 8f       	std	Z+24, r22	; 0x18
}
    1cba:	08 95       	ret

00001cbc <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    1cbc:	fc 01       	movw	r30, r24
    1cbe:	73 8f       	std	Z+27, r23	; 0x1b
    1cc0:	62 8f       	std	Z+26, r22	; 0x1a
}
    1cc2:	08 95       	ret

00001cc4 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    1cc4:	fc 01       	movw	r30, r24
    1cc6:	75 8f       	std	Z+29, r23	; 0x1d
    1cc8:	64 8f       	std	Z+28, r22	; 0x1c
}
    1cca:	08 95       	ret

00001ccc <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    1ccc:	fc 01       	movw	r30, r24
    1cce:	77 8f       	std	Z+31, r23	; 0x1f
    1cd0:	66 8f       	std	Z+30, r22	; 0x1e
}
    1cd2:	08 95       	ret

00001cd4 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    1cd4:	cf 93       	push	r28
    1cd6:	df 93       	push	r29
    1cd8:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    1cda:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    1cdc:	1f a2       	lds	r17, 0x9f
    1cde:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    1ce0:	bc 01       	movw	r22, r24
    1ce2:	68 5d       	subi	r22, 0xD8	; 216
    1ce4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ce6:	88 51       	subi	r24, 0x18	; 24
    1ce8:	9f 4f       	sbci	r25, 0xFF	; 255
    1cea:	40 ec       	ldi	r20, 0xC0	; 192
    1cec:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    1cf0:	1b 82       	std	Y+3, r1	; 0x03
    1cf2:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    1cf4:	1d 82       	std	Y+5, r1	; 0x05
    1cf6:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    1cf8:	1f 82       	std	Y+7, r1	; 0x07
    1cfa:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    1cfc:	19 86       	std	Y+9, r1	; 0x09
    1cfe:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    1d00:	1b 86       	std	Y+11, r1	; 0x0b
    1d02:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    1d04:	1d 86       	std	Y+13, r1	; 0x0d
    1d06:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    1d08:	1f 86       	std	Y+15, r1	; 0x0f
    1d0a:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    1d0c:	19 8a       	std	Y+17, r1	; 0x11
    1d0e:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    1d10:	1b 8a       	std	Y+19, r1	; 0x13
    1d12:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    1d14:	1d 8a       	std	Y+21, r1	; 0x15
    1d16:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    1d18:	1f 8a       	std	Y+23, r1	; 0x17
    1d1a:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    1d1c:	19 8e       	std	Y+25, r1	; 0x19
    1d1e:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    1d20:	1b 8e       	std	Y+27, r1	; 0x1b
    1d22:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    1d24:	1d 8e       	std	Y+29, r1	; 0x1d
    1d26:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    1d28:	1f 8e       	std	Y+31, r1	; 0x1f
    1d2a:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    1d2c:	19 a2       	lds	r17, 0x99
    1d2e:	18 a2       	lds	r17, 0x98
}
    1d30:	df 91       	pop	r29
    1d32:	cf 91       	pop	r28
    1d34:	08 95       	ret

00001d36 <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    1d36:	ef 92       	push	r14
    1d38:	ff 92       	push	r15
    1d3a:	0f 93       	push	r16
    1d3c:	1f 93       	push	r17
    1d3e:	cf 93       	push	r28
    1d40:	df 93       	push	r29
    1d42:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1d44:	66 23       	and	r22, r22
    1d46:	99 f0       	breq	.+38     	; 0x1d6e <midi_device_input+0x38>
    1d48:	04 2f       	mov	r16, r20
    1d4a:	15 2f       	mov	r17, r21
    1d4c:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    1d4e:	0f 2e       	mov	r0, r31
    1d50:	f8 ee       	ldi	r31, 0xE8	; 232
    1d52:	ef 2e       	mov	r14, r31
    1d54:	ff 24       	eor	r15, r15
    1d56:	f0 2d       	mov	r31, r0
    1d58:	e8 0e       	add	r14, r24
    1d5a:	f9 1e       	adc	r15, r25
    1d5c:	f8 01       	movw	r30, r16
    1d5e:	61 91       	ld	r22, Z+
    1d60:	8f 01       	movw	r16, r30
    1d62:	c7 01       	movw	r24, r14
    1d64:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1d68:	cf 5f       	subi	r28, 0xFF	; 255
    1d6a:	cd 17       	cp	r28, r29
    1d6c:	b9 f7       	brne	.-18     	; 0x1d5c <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    1d6e:	df 91       	pop	r29
    1d70:	cf 91       	pop	r28
    1d72:	1f 91       	pop	r17
    1d74:	0f 91       	pop	r16
    1d76:	ff 90       	pop	r15
    1d78:	ef 90       	pop	r14
    1d7a:	08 95       	ret

00001d7c <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    1d7c:	fc 01       	movw	r30, r24
    1d7e:	71 83       	std	Z+1, r23	; 0x01
    1d80:	60 83       	st	Z, r22
}
    1d82:	08 95       	ret

00001d84 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    1d84:	fc 01       	movw	r30, r24
    1d86:	71 a3       	lds	r23, 0x51
    1d88:	60 a3       	lds	r22, 0x50
}
    1d8a:	08 95       	ret

00001d8c <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    1d8c:	af 92       	push	r10
    1d8e:	bf 92       	push	r11
    1d90:	cf 92       	push	r12
    1d92:	df 92       	push	r13
    1d94:	ef 92       	push	r14
    1d96:	ff 92       	push	r15
    1d98:	0f 93       	push	r16
    1d9a:	1f 93       	push	r17
    1d9c:	cf 93       	push	r28
    1d9e:	df 93       	push	r29
    1da0:	00 d0       	rcall	.+0      	; 0x1da2 <midi_input_callbacks+0x16>
    1da2:	0f 92       	push	r0
    1da4:	cd b7       	in	r28, 0x3d	; 61
    1da6:	de b7       	in	r29, 0x3e	; 62
    1da8:	6c 01       	movw	r12, r24
    1daa:	5b 01       	movw	r10, r22
    1dac:	f4 2e       	mov	r15, r20
    1dae:	e2 2e       	mov	r14, r18
    1db0:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    1db2:	dc 01       	movw	r26, r24
    1db4:	95 96       	adiw	r26, 0x25	; 37
    1db6:	8c 91       	ld	r24, X
    1db8:	95 97       	sbiw	r26, 0x25	; 37
    1dba:	84 30       	cpi	r24, 0x04	; 4
    1dbc:	e9 f4       	brne	.+58     	; 0x1df8 <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    1dbe:	5a 96       	adiw	r26, 0x1a	; 26
    1dc0:	ed 91       	ld	r30, X+
    1dc2:	fc 91       	ld	r31, X
    1dc4:	5b 97       	sbiw	r26, 0x1b	; 27
    1dc6:	30 97       	sbiw	r30, 0x00	; 0
    1dc8:	09 f4       	brne	.+2      	; 0x1dcc <midi_input_callbacks+0x40>
    1dca:	ee c0       	rjmp	.+476    	; 0x1fa8 <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    1dcc:	cb 01       	movw	r24, r22
    1dce:	01 97       	sbiw	r24, 0x01	; 1
    1dd0:	63 e0       	ldi	r22, 0x03	; 3
    1dd2:	70 e0       	ldi	r23, 0x00	; 0
    1dd4:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    1dd8:	cb 01       	movw	r24, r22
    1dda:	88 0f       	add	r24, r24
    1ddc:	99 1f       	adc	r25, r25
    1dde:	68 0f       	add	r22, r24
    1de0:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    1de2:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    1de4:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    1de6:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    1de8:	4a 2d       	mov	r20, r10
    1dea:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    1dec:	c6 01       	movw	r24, r12
    1dee:	9e 01       	movw	r18, r28
    1df0:	2f 5f       	subi	r18, 0xFF	; 255
    1df2:	3f 4f       	sbci	r19, 0xFF	; 255
    1df4:	09 95       	icall
    1df6:	c8 c0       	rjmp	.+400    	; 0x1f88 <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    1df8:	62 30       	cpi	r22, 0x02	; 2
    1dfa:	71 05       	cpc	r23, r1
    1dfc:	09 f4       	brne	.+2      	; 0x1e00 <midi_input_callbacks+0x74>
    1dfe:	5f c0       	rjmp	.+190    	; 0x1ebe <midi_input_callbacks+0x132>
    1e00:	63 30       	cpi	r22, 0x03	; 3
    1e02:	71 05       	cpc	r23, r1
    1e04:	29 f0       	breq	.+10     	; 0x1e10 <midi_input_callbacks+0x84>
    1e06:	61 30       	cpi	r22, 0x01	; 1
    1e08:	71 05       	cpc	r23, r1
    1e0a:	09 f0       	breq	.+2      	; 0x1e0e <midi_input_callbacks+0x82>
    1e0c:	b3 c0       	rjmp	.+358    	; 0x1f74 <midi_input_callbacks+0x1e8>
    1e0e:	99 c0       	rjmp	.+306    	; 0x1f42 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1e10:	84 2f       	mov	r24, r20
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	80 7f       	andi	r24, 0xF0	; 240
    1e16:	90 70       	andi	r25, 0x00	; 0
    1e18:	80 3a       	cpi	r24, 0xA0	; 160
    1e1a:	91 05       	cpc	r25, r1
    1e1c:	29 f1       	breq	.+74     	; 0x1e68 <midi_input_callbacks+0xdc>
    1e1e:	81 3a       	cpi	r24, 0xA1	; 161
    1e20:	91 05       	cpc	r25, r1
    1e22:	3c f4       	brge	.+14     	; 0x1e32 <midi_input_callbacks+0xa6>
    1e24:	80 38       	cpi	r24, 0x80	; 128
    1e26:	91 05       	cpc	r25, r1
    1e28:	c9 f0       	breq	.+50     	; 0x1e5c <midi_input_callbacks+0xd0>
    1e2a:	80 39       	cpi	r24, 0x90	; 144
    1e2c:	91 05       	cpc	r25, r1
    1e2e:	91 f5       	brne	.+100    	; 0x1e94 <midi_input_callbacks+0x108>
    1e30:	0f c0       	rjmp	.+30     	; 0x1e50 <midi_input_callbacks+0xc4>
    1e32:	80 3e       	cpi	r24, 0xE0	; 224
    1e34:	91 05       	cpc	r25, r1
    1e36:	f1 f0       	breq	.+60     	; 0x1e74 <midi_input_callbacks+0xe8>
    1e38:	80 3f       	cpi	r24, 0xF0	; 240
    1e3a:	91 05       	cpc	r25, r1
    1e3c:	09 f1       	breq	.+66     	; 0x1e80 <midi_input_callbacks+0xf4>
    1e3e:	80 3b       	cpi	r24, 0xB0	; 176
    1e40:	91 05       	cpc	r25, r1
    1e42:	41 f5       	brne	.+80     	; 0x1e94 <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    1e44:	d6 01       	movw	r26, r12
    1e46:	12 96       	adiw	r26, 0x02	; 2
    1e48:	ed 91       	ld	r30, X+
    1e4a:	fc 91       	ld	r31, X
    1e4c:	13 97       	sbiw	r26, 0x03	; 3
              break;
    1e4e:	24 c0       	rjmp	.+72     	; 0x1e98 <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    1e50:	d6 01       	movw	r26, r12
    1e52:	14 96       	adiw	r26, 0x04	; 4
    1e54:	ed 91       	ld	r30, X+
    1e56:	fc 91       	ld	r31, X
    1e58:	15 97       	sbiw	r26, 0x05	; 5
              break;
    1e5a:	1e c0       	rjmp	.+60     	; 0x1e98 <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    1e5c:	d6 01       	movw	r26, r12
    1e5e:	16 96       	adiw	r26, 0x06	; 6
    1e60:	ed 91       	ld	r30, X+
    1e62:	fc 91       	ld	r31, X
    1e64:	17 97       	sbiw	r26, 0x07	; 7
              break;
    1e66:	18 c0       	rjmp	.+48     	; 0x1e98 <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    1e68:	d6 01       	movw	r26, r12
    1e6a:	18 96       	adiw	r26, 0x08	; 8
    1e6c:	ed 91       	ld	r30, X+
    1e6e:	fc 91       	ld	r31, X
    1e70:	19 97       	sbiw	r26, 0x09	; 9
              break;
    1e72:	12 c0       	rjmp	.+36     	; 0x1e98 <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    1e74:	d6 01       	movw	r26, r12
    1e76:	1a 96       	adiw	r26, 0x0a	; 10
    1e78:	ed 91       	ld	r30, X+
    1e7a:	fc 91       	ld	r31, X
    1e7c:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    1e7e:	0c c0       	rjmp	.+24     	; 0x1e98 <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    1e80:	b2 ef       	ldi	r27, 0xF2	; 242
    1e82:	4b 17       	cp	r20, r27
    1e84:	09 f0       	breq	.+2      	; 0x1e88 <midi_input_callbacks+0xfc>
    1e86:	90 c0       	rjmp	.+288    	; 0x1fa8 <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    1e88:	d6 01       	movw	r26, r12
    1e8a:	1c 96       	adiw	r26, 0x0c	; 12
    1e8c:	ed 91       	ld	r30, X+
    1e8e:	fc 91       	ld	r31, X
    1e90:	1d 97       	sbiw	r26, 0x0d	; 13
    1e92:	02 c0       	rjmp	.+4      	; 0x1e98 <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    1e94:	e0 e0       	ldi	r30, 0x00	; 0
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    1e98:	30 97       	sbiw	r30, 0x00	; 0
    1e9a:	09 f4       	brne	.+2      	; 0x1e9e <midi_input_callbacks+0x112>
    1e9c:	85 c0       	rjmp	.+266    	; 0x1fa8 <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    1e9e:	b2 ef       	ldi	r27, 0xF2	; 242
    1ea0:	fb 16       	cp	r15, r27
    1ea2:	31 f4       	brne	.+12     	; 0x1eb0 <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    1ea4:	c6 01       	movw	r24, r12
    1ea6:	62 ef       	ldi	r22, 0xF2	; 242
    1ea8:	4e 2d       	mov	r20, r14
    1eaa:	21 2f       	mov	r18, r17
    1eac:	09 95       	icall
    1eae:	6c c0       	rjmp	.+216    	; 0x1f88 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    1eb0:	6f 2d       	mov	r22, r15
    1eb2:	6f 70       	andi	r22, 0x0F	; 15
    1eb4:	c6 01       	movw	r24, r12
    1eb6:	4e 2d       	mov	r20, r14
    1eb8:	21 2f       	mov	r18, r17
    1eba:	09 95       	icall
    1ebc:	65 c0       	rjmp	.+202    	; 0x1f88 <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1ebe:	84 2f       	mov	r24, r20
    1ec0:	90 e0       	ldi	r25, 0x00	; 0
    1ec2:	80 7f       	andi	r24, 0xF0	; 240
    1ec4:	90 70       	andi	r25, 0x00	; 0
    1ec6:	80 3d       	cpi	r24, 0xD0	; 208
    1ec8:	91 05       	cpc	r25, r1
    1eca:	61 f0       	breq	.+24     	; 0x1ee4 <midi_input_callbacks+0x158>
    1ecc:	80 3f       	cpi	r24, 0xF0	; 240
    1ece:	91 05       	cpc	r25, r1
    1ed0:	79 f0       	breq	.+30     	; 0x1ef0 <midi_input_callbacks+0x164>
    1ed2:	80 3c       	cpi	r24, 0xC0	; 192
    1ed4:	91 05       	cpc	r25, r1
    1ed6:	f9 f4       	brne	.+62     	; 0x1f16 <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    1ed8:	d6 01       	movw	r26, r12
    1eda:	1e 96       	adiw	r26, 0x0e	; 14
    1edc:	ed 91       	ld	r30, X+
    1ede:	fc 91       	ld	r31, X
    1ee0:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    1ee2:	1b c0       	rjmp	.+54     	; 0x1f1a <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    1ee4:	d6 01       	movw	r26, r12
    1ee6:	50 96       	adiw	r26, 0x10	; 16
    1ee8:	ed 91       	ld	r30, X+
    1eea:	fc 91       	ld	r31, X
    1eec:	51 97       	sbiw	r26, 0x11	; 17
              break;
    1eee:	15 c0       	rjmp	.+42     	; 0x1f1a <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    1ef0:	b3 ef       	ldi	r27, 0xF3	; 243
    1ef2:	4b 17       	cp	r20, r27
    1ef4:	31 f4       	brne	.+12     	; 0x1f02 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    1ef6:	d6 01       	movw	r26, r12
    1ef8:	52 96       	adiw	r26, 0x12	; 18
    1efa:	ed 91       	ld	r30, X+
    1efc:	fc 91       	ld	r31, X
    1efe:	53 97       	sbiw	r26, 0x13	; 19
    1f00:	0c c0       	rjmp	.+24     	; 0x1f1a <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    1f02:	b1 ef       	ldi	r27, 0xF1	; 241
    1f04:	4b 17       	cp	r20, r27
    1f06:	09 f0       	breq	.+2      	; 0x1f0a <midi_input_callbacks+0x17e>
    1f08:	4f c0       	rjmp	.+158    	; 0x1fa8 <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    1f0a:	d6 01       	movw	r26, r12
    1f0c:	54 96       	adiw	r26, 0x14	; 20
    1f0e:	ed 91       	ld	r30, X+
    1f10:	fc 91       	ld	r31, X
    1f12:	55 97       	sbiw	r26, 0x15	; 21
    1f14:	02 c0       	rjmp	.+4      	; 0x1f1a <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    1f16:	e0 e0       	ldi	r30, 0x00	; 0
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    1f1a:	30 97       	sbiw	r30, 0x00	; 0
    1f1c:	09 f4       	brne	.+2      	; 0x1f20 <midi_input_callbacks+0x194>
    1f1e:	44 c0       	rjmp	.+136    	; 0x1fa8 <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    1f20:	b3 ef       	ldi	r27, 0xF3	; 243
    1f22:	fb 16       	cp	r15, r27
    1f24:	19 f0       	breq	.+6      	; 0x1f2c <midi_input_callbacks+0x1a0>
    1f26:	81 ef       	ldi	r24, 0xF1	; 241
    1f28:	f8 16       	cp	r15, r24
    1f2a:	29 f4       	brne	.+10     	; 0x1f36 <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    1f2c:	c6 01       	movw	r24, r12
    1f2e:	6f 2d       	mov	r22, r15
    1f30:	4e 2d       	mov	r20, r14
    1f32:	09 95       	icall
    1f34:	29 c0       	rjmp	.+82     	; 0x1f88 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    1f36:	6f 2d       	mov	r22, r15
    1f38:	6f 70       	andi	r22, 0x0F	; 15
    1f3a:	c6 01       	movw	r24, r12
    1f3c:	4e 2d       	mov	r20, r14
    1f3e:	09 95       	icall
    1f40:	23 c0       	rjmp	.+70     	; 0x1f88 <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    1f42:	84 2f       	mov	r24, r20
    1f44:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <midi_is_realtime>
    1f48:	88 23       	and	r24, r24
    1f4a:	31 f0       	breq	.+12     	; 0x1f58 <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    1f4c:	d6 01       	movw	r26, r12
    1f4e:	56 96       	adiw	r26, 0x16	; 22
    1f50:	ed 91       	ld	r30, X+
    1f52:	fc 91       	ld	r31, X
    1f54:	57 97       	sbiw	r26, 0x17	; 23
    1f56:	08 c0       	rjmp	.+16     	; 0x1f68 <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    1f58:	b6 ef       	ldi	r27, 0xF6	; 246
    1f5a:	fb 16       	cp	r15, r27
    1f5c:	29 f5       	brne	.+74     	; 0x1fa8 <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    1f5e:	d6 01       	movw	r26, r12
    1f60:	58 96       	adiw	r26, 0x18	; 24
    1f62:	ed 91       	ld	r30, X+
    1f64:	fc 91       	ld	r31, X
    1f66:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    1f68:	30 97       	sbiw	r30, 0x00	; 0
    1f6a:	f1 f0       	breq	.+60     	; 0x1fa8 <midi_input_callbacks+0x21c>
            func(device, byte0);
    1f6c:	c6 01       	movw	r24, r12
    1f6e:	6f 2d       	mov	r22, r15
    1f70:	09 95       	icall
    1f72:	0a c0       	rjmp	.+20     	; 0x1f88 <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    1f74:	64 30       	cpi	r22, 0x04	; 4
    1f76:	71 05       	cpc	r23, r1
    1f78:	a8 f4       	brcc	.+42     	; 0x1fa4 <midi_input_callbacks+0x218>
    1f7a:	16 c0       	rjmp	.+44     	; 0x1fa8 <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    1f7c:	c6 01       	movw	r24, r12
    1f7e:	b5 01       	movw	r22, r10
    1f80:	4f 2d       	mov	r20, r15
    1f82:	2e 2d       	mov	r18, r14
    1f84:	01 2f       	mov	r16, r17
    1f86:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    1f88:	d6 01       	movw	r26, r12
    1f8a:	5e 96       	adiw	r26, 0x1e	; 30
    1f8c:	ed 91       	ld	r30, X+
    1f8e:	fc 91       	ld	r31, X
    1f90:	5f 97       	sbiw	r26, 0x1f	; 31
    1f92:	30 97       	sbiw	r30, 0x00	; 0
    1f94:	89 f0       	breq	.+34     	; 0x1fb8 <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    1f96:	c6 01       	movw	r24, r12
    1f98:	b5 01       	movw	r22, r10
    1f9a:	4f 2d       	mov	r20, r15
    1f9c:	2e 2d       	mov	r18, r14
    1f9e:	01 2f       	mov	r16, r17
    1fa0:	09 95       	icall
    1fa2:	0a c0       	rjmp	.+20     	; 0x1fb8 <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    1fa4:	aa 24       	eor	r10, r10
    1fa6:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    1fa8:	d6 01       	movw	r26, r12
    1faa:	5c 96       	adiw	r26, 0x1c	; 28
    1fac:	ed 91       	ld	r30, X+
    1fae:	fc 91       	ld	r31, X
    1fb0:	5d 97       	sbiw	r26, 0x1d	; 29
    1fb2:	30 97       	sbiw	r30, 0x00	; 0
    1fb4:	19 f7       	brne	.-58     	; 0x1f7c <midi_input_callbacks+0x1f0>
    1fb6:	e8 cf       	rjmp	.-48     	; 0x1f88 <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    1fb8:	0f 90       	pop	r0
    1fba:	0f 90       	pop	r0
    1fbc:	0f 90       	pop	r0
    1fbe:	df 91       	pop	r29
    1fc0:	cf 91       	pop	r28
    1fc2:	1f 91       	pop	r17
    1fc4:	0f 91       	pop	r16
    1fc6:	ff 90       	pop	r15
    1fc8:	ef 90       	pop	r14
    1fca:	df 90       	pop	r13
    1fcc:	cf 90       	pop	r12
    1fce:	bf 90       	pop	r11
    1fd0:	af 90       	pop	r10
    1fd2:	08 95       	ret

00001fd4 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1fd4:	ef 92       	push	r14
    1fd6:	ff 92       	push	r15
    1fd8:	0f 93       	push	r16
    1fda:	cf 93       	push	r28
    1fdc:	df 93       	push	r29
    1fde:	7c 01       	movw	r14, r24
    1fe0:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    1fe2:	86 2f       	mov	r24, r22
    1fe4:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <midi_is_realtime>
    1fe8:	88 23       	and	r24, r24
    1fea:	91 f0       	breq	.+36     	; 0x2010 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1fec:	d7 01       	movw	r26, r14
    1fee:	95 96       	adiw	r26, 0x25	; 37
    1ff0:	dc 91       	ld	r29, X
    1ff2:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    1ff4:	81 e0       	ldi	r24, 0x01	; 1
    1ff6:	95 96       	adiw	r26, 0x25	; 37
    1ff8:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    1ffa:	c7 01       	movw	r24, r14
    1ffc:	61 e0       	ldi	r22, 0x01	; 1
    1ffe:	70 e0       	ldi	r23, 0x00	; 0
    2000:	4c 2f       	mov	r20, r28
    2002:	20 e0       	ldi	r18, 0x00	; 0
    2004:	00 e0       	ldi	r16, 0x00	; 0
    2006:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <midi_input_callbacks>
    device->input_state = state;
    200a:	f7 01       	movw	r30, r14
    200c:	d5 a3       	lds	r29, 0x55
    200e:	b7 c0       	rjmp	.+366    	; 0x217e <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    2010:	8c 2f       	mov	r24, r28
    2012:	0e 94 5f 0c 	call	0x18be	; 0x18be <midi_is_statusbyte>
    2016:	88 23       	and	r24, r24
    2018:	09 f4       	brne	.+2      	; 0x201c <midi_process_byte+0x48>
    201a:	73 c0       	rjmp	.+230    	; 0x2102 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    201c:	d7 01       	movw	r26, r14
    201e:	95 96       	adiw	r26, 0x25	; 37
    2020:	8c 91       	ld	r24, X
    2022:	95 97       	sbiw	r26, 0x25	; 37
    2024:	84 30       	cpi	r24, 0x04	; 4
    2026:	49 f0       	breq	.+18     	; 0x203a <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    2028:	92 96       	adiw	r26, 0x22	; 34
    202a:	cc 93       	st	X, r28
    202c:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    202e:	81 e0       	ldi	r24, 0x01	; 1
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	97 96       	adiw	r26, 0x27	; 39
    2034:	9c 93       	st	X, r25
    2036:	8e 93       	st	-X, r24
    2038:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    203a:	8c 2f       	mov	r24, r28
    203c:	0e 94 69 0c 	call	0x18d2	; 0x18d2 <midi_packet_length>
    2040:	81 30       	cpi	r24, 0x01	; 1
    2042:	41 f0       	breq	.+16     	; 0x2054 <midi_process_byte+0x80>
    2044:	81 30       	cpi	r24, 0x01	; 1
    2046:	00 f1       	brcs	.+64     	; 0x2088 <midi_process_byte+0xb4>
    2048:	82 30       	cpi	r24, 0x02	; 2
    204a:	a1 f0       	breq	.+40     	; 0x2074 <midi_process_byte+0xa0>
    204c:	83 30       	cpi	r24, 0x03	; 3
    204e:	09 f0       	breq	.+2      	; 0x2052 <midi_process_byte+0x7e>
    2050:	4f c0       	rjmp	.+158    	; 0x20f0 <midi_process_byte+0x11c>
    2052:	14 c0       	rjmp	.+40     	; 0x207c <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    2054:	81 e0       	ldi	r24, 0x01	; 1
    2056:	f7 01       	movw	r30, r14
    2058:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    205a:	c7 01       	movw	r24, r14
    205c:	61 e0       	ldi	r22, 0x01	; 1
    205e:	70 e0       	ldi	r23, 0x00	; 0
    2060:	4c 2f       	mov	r20, r28
    2062:	20 e0       	ldi	r18, 0x00	; 0
    2064:	00 e0       	ldi	r16, 0x00	; 0
    2066:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <midi_input_callbacks>
        device->input_state = IDLE;
    206a:	d7 01       	movw	r26, r14
    206c:	95 96       	adiw	r26, 0x25	; 37
    206e:	1c 92       	st	X, r1
    2070:	95 97       	sbiw	r26, 0x25	; 37
        break;
    2072:	85 c0       	rjmp	.+266    	; 0x217e <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    2074:	82 e0       	ldi	r24, 0x02	; 2
    2076:	f7 01       	movw	r30, r14
    2078:	85 a3       	lds	r24, 0x55
        break;
    207a:	81 c0       	rjmp	.+258    	; 0x217e <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    207c:	83 e0       	ldi	r24, 0x03	; 3
    207e:	d7 01       	movw	r26, r14
    2080:	95 96       	adiw	r26, 0x25	; 37
    2082:	8c 93       	st	X, r24
    2084:	95 97       	sbiw	r26, 0x25	; 37
        break;
    2086:	7b c0       	rjmp	.+246    	; 0x217e <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    2088:	c0 3f       	cpi	r28, 0xF0	; 240
    208a:	19 f0       	breq	.+6      	; 0x2092 <midi_process_byte+0xbe>
    208c:	c7 3f       	cpi	r28, 0xF7	; 247
    208e:	59 f5       	brne	.+86     	; 0x20e6 <midi_process_byte+0x112>
    2090:	0a c0       	rjmp	.+20     	; 0x20a6 <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    2092:	84 e0       	ldi	r24, 0x04	; 4
    2094:	f7 01       	movw	r30, r14
    2096:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    2098:	80 ef       	ldi	r24, 0xF0	; 240
    209a:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	97 a3       	lds	r25, 0x57
    20a2:	86 a3       	lds	r24, 0x56
            break;
    20a4:	6c c0       	rjmp	.+216    	; 0x217e <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    20a6:	d7 01       	movw	r26, r14
    20a8:	96 96       	adiw	r26, 0x26	; 38
    20aa:	2d 91       	ld	r18, X+
    20ac:	3c 91       	ld	r19, X
    20ae:	97 97       	sbiw	r26, 0x27	; 39
    20b0:	c9 01       	movw	r24, r18
    20b2:	63 e0       	ldi	r22, 0x03	; 3
    20b4:	70 e0       	ldi	r23, 0x00	; 0
    20b6:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    20ba:	f7 01       	movw	r30, r14
    20bc:	e8 0f       	add	r30, r24
    20be:	f9 1f       	adc	r31, r25
    20c0:	87 ef       	ldi	r24, 0xF7	; 247
    20c2:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    20c4:	b9 01       	movw	r22, r18
    20c6:	6f 5f       	subi	r22, 0xFF	; 255
    20c8:	7f 4f       	sbci	r23, 0xFF	; 255
    20ca:	f7 01       	movw	r30, r14
    20cc:	77 a3       	lds	r23, 0x57
    20ce:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    20d0:	c7 01       	movw	r24, r14
    20d2:	42 a1       	lds	r20, 0x42
    20d4:	23 a1       	lds	r18, 0x43
    20d6:	04 a1       	lds	r16, 0x44
    20d8:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    20dc:	d7 01       	movw	r26, r14
    20de:	95 96       	adiw	r26, 0x25	; 37
    20e0:	1c 92       	st	X, r1
    20e2:	95 97       	sbiw	r26, 0x25	; 37
            break;
    20e4:	4c c0       	rjmp	.+152    	; 0x217e <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    20e6:	f7 01       	movw	r30, r14
    20e8:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    20ea:	17 a2       	lds	r17, 0x97
    20ec:	16 a2       	lds	r17, 0x96
    20ee:	47 c0       	rjmp	.+142    	; 0x217e <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    20f0:	d7 01       	movw	r26, r14
    20f2:	95 96       	adiw	r26, 0x25	; 37
    20f4:	1c 92       	st	X, r1
    20f6:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    20f8:	97 96       	adiw	r26, 0x27	; 39
    20fa:	1c 92       	st	X, r1
    20fc:	1e 92       	st	-X, r1
    20fe:	96 97       	sbiw	r26, 0x26	; 38
        break;
    2100:	3e c0       	rjmp	.+124    	; 0x217e <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    2102:	f7 01       	movw	r30, r14
    2104:	25 a1       	lds	r18, 0x45
    2106:	22 23       	and	r18, r18
    2108:	d1 f1       	breq	.+116    	; 0x217e <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    210a:	06 a0       	lds	r16, 0x86
    210c:	f7 a1       	lds	r31, 0x47
    210e:	e0 2d       	mov	r30, r0
    2110:	cf 01       	movw	r24, r30
    2112:	63 e0       	ldi	r22, 0x03	; 3
    2114:	70 e0       	ldi	r23, 0x00	; 0
    2116:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    211a:	ac 01       	movw	r20, r24
    211c:	8e 0d       	add	r24, r14
    211e:	9f 1d       	adc	r25, r15
    2120:	dc 01       	movw	r26, r24
    2122:	92 96       	adiw	r26, 0x22	; 34
    2124:	cc 93       	st	X, r28
    2126:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    2128:	bf 01       	movw	r22, r30
    212a:	6f 5f       	subi	r22, 0xFF	; 255
    212c:	7f 4f       	sbci	r23, 0xFF	; 255
    212e:	f7 01       	movw	r30, r14
    2130:	77 a3       	lds	r23, 0x57
    2132:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    2134:	41 30       	cpi	r20, 0x01	; 1
    2136:	51 05       	cpc	r21, r1
    2138:	91 f0       	breq	.+36     	; 0x215e <midi_process_byte+0x18a>
    213a:	42 30       	cpi	r20, 0x02	; 2
    213c:	51 05       	cpc	r21, r1
    213e:	f9 f4       	brne	.+62     	; 0x217e <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    2140:	c7 01       	movw	r24, r14
    2142:	42 a1       	lds	r20, 0x42
    2144:	23 a1       	lds	r18, 0x43
    2146:	04 a1       	lds	r16, 0x44
    2148:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    214c:	f7 01       	movw	r30, r14
    214e:	85 a1       	lds	r24, 0x45
    2150:	84 30       	cpi	r24, 0x04	; 4
    2152:	a9 f0       	breq	.+42     	; 0x217e <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    2154:	81 e0       	ldi	r24, 0x01	; 1
    2156:	90 e0       	ldi	r25, 0x00	; 0
    2158:	97 a3       	lds	r25, 0x57
    215a:	86 a3       	lds	r24, 0x56
    215c:	10 c0       	rjmp	.+32     	; 0x217e <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    215e:	22 30       	cpi	r18, 0x02	; 2
    2160:	71 f4       	brne	.+28     	; 0x217e <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    2162:	c7 01       	movw	r24, r14
    2164:	42 a1       	lds	r20, 0x42
    2166:	23 a1       	lds	r18, 0x43
    2168:	00 e0       	ldi	r16, 0x00	; 0
    216a:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    216e:	f7 01       	movw	r30, r14
    2170:	85 a1       	lds	r24, 0x45
    2172:	84 30       	cpi	r24, 0x04	; 4
    2174:	21 f0       	breq	.+8      	; 0x217e <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    2176:	81 e0       	ldi	r24, 0x01	; 1
    2178:	90 e0       	ldi	r25, 0x00	; 0
    217a:	97 a3       	lds	r25, 0x57
    217c:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    217e:	df 91       	pop	r29
    2180:	cf 91       	pop	r28
    2182:	0f 91       	pop	r16
    2184:	ff 90       	pop	r15
    2186:	ef 90       	pop	r14
    2188:	08 95       	ret

0000218a <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    218a:	cf 92       	push	r12
    218c:	df 92       	push	r13
    218e:	ef 92       	push	r14
    2190:	ff 92       	push	r15
    2192:	0f 93       	push	r16
    2194:	1f 93       	push	r17
    2196:	cf 93       	push	r28
    2198:	df 93       	push	r29
    219a:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    219c:	dc 01       	movw	r26, r24
    219e:	90 96       	adiw	r26, 0x20	; 32
    21a0:	ed 91       	ld	r30, X+
    21a2:	fc 91       	ld	r31, X
    21a4:	91 97       	sbiw	r26, 0x21	; 33
    21a6:	30 97       	sbiw	r30, 0x00	; 0
    21a8:	09 f0       	breq	.+2      	; 0x21ac <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    21aa:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    21ac:	0f 2e       	mov	r0, r31
    21ae:	f8 ee       	ldi	r31, 0xE8	; 232
    21b0:	ef 2e       	mov	r14, r31
    21b2:	ff 24       	eor	r15, r15
    21b4:	f0 2d       	mov	r31, r0
    21b6:	ec 0c       	add	r14, r12
    21b8:	fd 1c       	adc	r15, r13
    21ba:	c7 01       	movw	r24, r14
    21bc:	0e 94 1a 0c 	call	0x1834	; 0x1834 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    21c0:	c8 2f       	mov	r28, r24
    21c2:	d0 e0       	ldi	r29, 0x00	; 0
    21c4:	20 97       	sbiw	r28, 0x00	; 0
    21c6:	99 f0       	breq	.+38     	; 0x21ee <midi_device_process+0x64>
    21c8:	00 e0       	ldi	r16, 0x00	; 0
    21ca:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    21cc:	c7 01       	movw	r24, r14
    21ce:	60 e0       	ldi	r22, 0x00	; 0
    21d0:	0e 94 2f 0c 	call	0x185e	; 0x185e <bytequeue_get>
    21d4:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    21d6:	c6 01       	movw	r24, r12
    21d8:	0e 94 ea 0f 	call	0x1fd4	; 0x1fd4 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    21dc:	c7 01       	movw	r24, r14
    21de:	61 e0       	ldi	r22, 0x01	; 1
    21e0:	0e 94 40 0c 	call	0x1880	; 0x1880 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    21e4:	0f 5f       	subi	r16, 0xFF	; 255
    21e6:	1f 4f       	sbci	r17, 0xFF	; 255
    21e8:	0c 17       	cp	r16, r28
    21ea:	1d 07       	cpc	r17, r29
    21ec:	78 f3       	brcs	.-34     	; 0x21cc <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    21ee:	df 91       	pop	r29
    21f0:	cf 91       	pop	r28
    21f2:	1f 91       	pop	r17
    21f4:	0f 91       	pop	r16
    21f6:	ff 90       	pop	r15
    21f8:	ef 90       	pop	r14
    21fa:	df 90       	pop	r13
    21fc:	cf 90       	pop	r12
    21fe:	08 95       	ret

00002200 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    2200:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    2202:	67 e0       	ldi	r22, 0x07	; 7
    2204:	70 e0       	ldi	r23, 0x00	; 0
    2206:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    220a:	48 2f       	mov	r20, r24
   if (remainder)
    220c:	88 23       	and	r24, r24
    220e:	81 f0       	breq	.+32     	; 0x2230 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    2210:	c9 01       	movw	r24, r18
    2212:	67 e0       	ldi	r22, 0x07	; 7
    2214:	70 e0       	ldi	r23, 0x00	; 0
    2216:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    221a:	cb 01       	movw	r24, r22
    221c:	88 0f       	add	r24, r24
    221e:	99 1f       	adc	r25, r25
    2220:	88 0f       	add	r24, r24
    2222:	99 1f       	adc	r25, r25
    2224:	88 0f       	add	r24, r24
    2226:	99 1f       	adc	r25, r25
    2228:	01 96       	adiw	r24, 0x01	; 1
    222a:	84 0f       	add	r24, r20
    222c:	91 1d       	adc	r25, r1
    222e:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    2230:	c9 01       	movw	r24, r18
    2232:	67 e0       	ldi	r22, 0x07	; 7
    2234:	70 e0       	ldi	r23, 0x00	; 0
    2236:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    223a:	cb 01       	movw	r24, r22
    223c:	88 0f       	add	r24, r24
    223e:	99 1f       	adc	r25, r25
    2240:	88 0f       	add	r24, r24
    2242:	99 1f       	adc	r25, r25
    2244:	88 0f       	add	r24, r24
    2246:	99 1f       	adc	r25, r25
}
    2248:	08 95       	ret

0000224a <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    224a:	48 2f       	mov	r20, r24
    224c:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    224e:	a1 f0       	breq	.+40     	; 0x2278 <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    2250:	9c 01       	movw	r18, r24
    2252:	36 95       	lsr	r19
    2254:	27 95       	ror	r18
    2256:	36 95       	lsr	r19
    2258:	27 95       	ror	r18
    225a:	36 95       	lsr	r19
    225c:	27 95       	ror	r18
    225e:	c9 01       	movw	r24, r18
    2260:	88 0f       	add	r24, r24
    2262:	99 1f       	adc	r25, r25
    2264:	88 0f       	add	r24, r24
    2266:	99 1f       	adc	r25, r25
    2268:	88 0f       	add	r24, r24
    226a:	99 1f       	adc	r25, r25
    226c:	82 1b       	sub	r24, r18
    226e:	93 0b       	sbc	r25, r19
    2270:	01 97       	sbiw	r24, 0x01	; 1
    2272:	84 0f       	add	r24, r20
    2274:	91 1d       	adc	r25, r1
    2276:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    2278:	9c 01       	movw	r18, r24
    227a:	36 95       	lsr	r19
    227c:	27 95       	ror	r18
    227e:	36 95       	lsr	r19
    2280:	27 95       	ror	r18
    2282:	36 95       	lsr	r19
    2284:	27 95       	ror	r18
    2286:	c9 01       	movw	r24, r18
    2288:	88 0f       	add	r24, r24
    228a:	99 1f       	adc	r25, r25
    228c:	88 0f       	add	r24, r24
    228e:	99 1f       	adc	r25, r25
    2290:	88 0f       	add	r24, r24
    2292:	99 1f       	adc	r25, r25
    2294:	82 1b       	sub	r24, r18
    2296:	93 0b       	sbc	r25, r19
}
    2298:	08 95       	ret

0000229a <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    229a:	2f 92       	push	r2
    229c:	3f 92       	push	r3
    229e:	4f 92       	push	r4
    22a0:	5f 92       	push	r5
    22a2:	6f 92       	push	r6
    22a4:	7f 92       	push	r7
    22a6:	8f 92       	push	r8
    22a8:	9f 92       	push	r9
    22aa:	af 92       	push	r10
    22ac:	bf 92       	push	r11
    22ae:	cf 92       	push	r12
    22b0:	df 92       	push	r13
    22b2:	ef 92       	push	r14
    22b4:	ff 92       	push	r15
    22b6:	0f 93       	push	r16
    22b8:	1f 93       	push	r17
    22ba:	cf 93       	push	r28
    22bc:	df 93       	push	r29
    22be:	00 d0       	rcall	.+0      	; 0x22c0 <sysex_encode+0x26>
    22c0:	00 d0       	rcall	.+0      	; 0x22c2 <sysex_encode+0x28>
    22c2:	00 d0       	rcall	.+0      	; 0x22c4 <sysex_encode+0x2a>
    22c4:	cd b7       	in	r28, 0x3d	; 61
    22c6:	de b7       	in	r29, 0x3e	; 62
    22c8:	1c 01       	movw	r2, r24
    22ca:	7a 83       	std	Y+2, r23	; 0x02
    22cc:	69 83       	std	Y+1, r22	; 0x01
    22ce:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    22d0:	ca 01       	movw	r24, r20
    22d2:	67 e0       	ldi	r22, 0x07	; 7
    22d4:	70 e0       	ldi	r23, 0x00	; 0
    22d6:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
    22da:	2b 01       	movw	r4, r22
    22dc:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    22de:	61 15       	cp	r22, r1
    22e0:	71 05       	cpc	r23, r1
    22e2:	b1 f1       	breq	.+108    	; 0x2350 <sysex_encode+0xb6>
    22e4:	81 01       	movw	r16, r2
    22e6:	e9 80       	ldd	r14, Y+1	; 0x01
    22e8:	fa 80       	ldd	r15, Y+2	; 0x02
    22ea:	cc 24       	eor	r12, r12
    22ec:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    22ee:	88 24       	eor	r8, r8
    22f0:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    22f2:	1e 83       	std	Y+6, r17	; 0x06
    22f4:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    22f6:	f8 01       	movw	r30, r16
    22f8:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    22fa:	fc 82       	std	Y+4, r15	; 0x04
    22fc:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    22fe:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    2300:	ab 81       	ldd	r26, Y+3	; 0x03
    2302:	bc 81       	ldd	r27, Y+4	; 0x04
    2304:	2d 91       	ld	r18, X+
    2306:	bc 83       	std	Y+4, r27	; 0x04
    2308:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    230a:	4f 5f       	subi	r20, 0xFF	; 255
    230c:	5f 4f       	sbci	r21, 0xFF	; 255
    230e:	82 2f       	mov	r24, r18
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	80 78       	andi	r24, 0x80	; 128
    2314:	90 70       	andi	r25, 0x00	; 0
    2316:	bc 01       	movw	r22, r24
    2318:	04 2e       	mov	r0, r20
    231a:	02 c0       	rjmp	.+4      	; 0x2320 <sysex_encode+0x86>
    231c:	75 95       	asr	r23
    231e:	67 95       	ror	r22
    2320:	0a 94       	dec	r0
    2322:	e2 f7       	brpl	.-8      	; 0x231c <sysex_encode+0x82>
    2324:	ad 81       	ldd	r26, Y+5	; 0x05
    2326:	be 81       	ldd	r27, Y+6	; 0x06
    2328:	8c 91       	ld	r24, X
    232a:	86 2b       	or	r24, r22
    232c:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    232e:	2f 77       	andi	r18, 0x7F	; 127
    2330:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    2332:	47 30       	cpi	r20, 0x07	; 7
    2334:	51 05       	cpc	r21, r1
    2336:	21 f7       	brne	.-56     	; 0x2300 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    2338:	08 94       	sec
    233a:	c1 1c       	adc	r12, r1
    233c:	d1 1c       	adc	r13, r1
    233e:	08 5f       	subi	r16, 0xF8	; 248
    2340:	1f 4f       	sbci	r17, 0xFF	; 255
    2342:	e7 e0       	ldi	r30, 0x07	; 7
    2344:	f0 e0       	ldi	r31, 0x00	; 0
    2346:	ee 0e       	add	r14, r30
    2348:	ff 1e       	adc	r15, r31
    234a:	ca 14       	cp	r12, r10
    234c:	db 04       	cpc	r13, r11
    234e:	89 f6       	brne	.-94     	; 0x22f2 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    2350:	c3 01       	movw	r24, r6
    2352:	67 e0       	ldi	r22, 0x07	; 7
    2354:	70 e0       	ldi	r23, 0x00	; 0
    2356:	0e 94 9f 12 	call	0x253e	; 0x253e <__udivmodhi4>
   if (remainder) {
    235a:	88 23       	and	r24, r24
    235c:	d9 f1       	breq	.+118    	; 0x23d4 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    235e:	82 01       	movw	r16, r4
    2360:	00 0f       	add	r16, r16
    2362:	11 1f       	adc	r17, r17
    2364:	00 0f       	add	r16, r16
    2366:	11 1f       	adc	r17, r17
    2368:	00 0f       	add	r16, r16
    236a:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    236c:	78 01       	movw	r14, r16
    236e:	e4 18       	sub	r14, r4
    2370:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    2372:	d1 01       	movw	r26, r2
    2374:	a0 0f       	add	r26, r16
    2376:	b1 1f       	adc	r27, r17
    2378:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    237a:	68 2f       	mov	r22, r24
    237c:	70 e0       	ldi	r23, 0x00	; 0
    237e:	61 15       	cp	r22, r1
    2380:	71 05       	cpc	r23, r1
    2382:	19 f1       	breq	.+70     	; 0x23ca <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    2384:	e9 81       	ldd	r30, Y+1	; 0x01
    2386:	fa 81       	ldd	r31, Y+2	; 0x02
    2388:	ee 0e       	add	r14, r30
    238a:	ff 1e       	adc	r15, r31
    238c:	c8 01       	movw	r24, r16
    238e:	01 96       	adiw	r24, 0x01	; 1
    2390:	28 0e       	add	r2, r24
    2392:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    2394:	20 e0       	ldi	r18, 0x00	; 0
    2396:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    2398:	f7 01       	movw	r30, r14
    239a:	41 91       	ld	r20, Z+
    239c:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    239e:	2f 5f       	subi	r18, 0xFF	; 255
    23a0:	3f 4f       	sbci	r19, 0xFF	; 255
    23a2:	84 2f       	mov	r24, r20
    23a4:	90 e0       	ldi	r25, 0x00	; 0
    23a6:	80 78       	andi	r24, 0x80	; 128
    23a8:	90 70       	andi	r25, 0x00	; 0
    23aa:	02 2e       	mov	r0, r18
    23ac:	02 c0       	rjmp	.+4      	; 0x23b2 <sysex_encode+0x118>
    23ae:	95 95       	asr	r25
    23b0:	87 95       	ror	r24
    23b2:	0a 94       	dec	r0
    23b4:	e2 f7       	brpl	.-8      	; 0x23ae <sysex_encode+0x114>
    23b6:	9c 91       	ld	r25, X
    23b8:	89 2b       	or	r24, r25
    23ba:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    23bc:	4f 77       	andi	r20, 0x7F	; 127
    23be:	f1 01       	movw	r30, r2
    23c0:	41 93       	st	Z+, r20
    23c2:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    23c4:	26 17       	cp	r18, r22
    23c6:	37 07       	cpc	r19, r23
    23c8:	38 f3       	brcs	.-50     	; 0x2398 <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    23ca:	c8 01       	movw	r24, r16
    23cc:	01 96       	adiw	r24, 0x01	; 1
    23ce:	86 0f       	add	r24, r22
    23d0:	97 1f       	adc	r25, r23
    23d2:	07 c0       	rjmp	.+14     	; 0x23e2 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    23d4:	c2 01       	movw	r24, r4
    23d6:	88 0f       	add	r24, r24
    23d8:	99 1f       	adc	r25, r25
    23da:	88 0f       	add	r24, r24
    23dc:	99 1f       	adc	r25, r25
    23de:	88 0f       	add	r24, r24
    23e0:	99 1f       	adc	r25, r25
   }
}
    23e2:	26 96       	adiw	r28, 0x06	; 6
    23e4:	0f b6       	in	r0, 0x3f	; 63
    23e6:	f8 94       	cli
    23e8:	de bf       	out	0x3e, r29	; 62
    23ea:	0f be       	out	0x3f, r0	; 63
    23ec:	cd bf       	out	0x3d, r28	; 61
    23ee:	df 91       	pop	r29
    23f0:	cf 91       	pop	r28
    23f2:	1f 91       	pop	r17
    23f4:	0f 91       	pop	r16
    23f6:	ff 90       	pop	r15
    23f8:	ef 90       	pop	r14
    23fa:	df 90       	pop	r13
    23fc:	cf 90       	pop	r12
    23fe:	bf 90       	pop	r11
    2400:	af 90       	pop	r10
    2402:	9f 90       	pop	r9
    2404:	8f 90       	pop	r8
    2406:	7f 90       	pop	r7
    2408:	6f 90       	pop	r6
    240a:	5f 90       	pop	r5
    240c:	4f 90       	pop	r4
    240e:	3f 90       	pop	r3
    2410:	2f 90       	pop	r2
    2412:	08 95       	ret

00002414 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    2414:	6f 92       	push	r6
    2416:	7f 92       	push	r7
    2418:	8f 92       	push	r8
    241a:	9f 92       	push	r9
    241c:	af 92       	push	r10
    241e:	bf 92       	push	r11
    2420:	cf 92       	push	r12
    2422:	df 92       	push	r13
    2424:	ef 92       	push	r14
    2426:	ff 92       	push	r15
    2428:	0f 93       	push	r16
    242a:	1f 93       	push	r17
    242c:	cf 93       	push	r28
    242e:	df 93       	push	r29
    2430:	3c 01       	movw	r6, r24
    2432:	4b 01       	movw	r8, r22
    2434:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    2436:	42 30       	cpi	r20, 0x02	; 2
    2438:	51 05       	cpc	r21, r1
    243a:	08 f4       	brcc	.+2      	; 0x243e <sysex_decode+0x2a>
    243c:	6f c0       	rjmp	.+222    	; 0x251c <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    243e:	7a 01       	movw	r14, r20
    2440:	f6 94       	lsr	r15
    2442:	e7 94       	ror	r14
    2444:	f6 94       	lsr	r15
    2446:	e7 94       	ror	r14
    2448:	f6 94       	lsr	r15
    244a:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    244c:	e1 14       	cp	r14, r1
    244e:	f1 04       	cpc	r15, r1
    2450:	29 f1       	breq	.+74     	; 0x249c <sysex_decode+0x88>
    2452:	eb 01       	movw	r28, r22
    2454:	b3 01       	movw	r22, r6
    2456:	00 e0       	ldi	r16, 0x00	; 0
    2458:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    245a:	cc 24       	eor	r12, r12
    245c:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    245e:	de 01       	movw	r26, r28
    2460:	11 96       	adiw	r26, 0x01	; 1
    2462:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2464:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    2466:	2d 91       	ld	r18, X+
    2468:	2f 77       	andi	r18, 0x7F	; 127
    246a:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    246c:	4f 5f       	subi	r20, 0xFF	; 255
    246e:	5f 4f       	sbci	r21, 0xFF	; 255
    2470:	88 81       	ld	r24, Y
    2472:	90 e0       	ldi	r25, 0x00	; 0
    2474:	04 2e       	mov	r0, r20
    2476:	02 c0       	rjmp	.+4      	; 0x247c <sysex_decode+0x68>
    2478:	88 0f       	add	r24, r24
    247a:	99 1f       	adc	r25, r25
    247c:	0a 94       	dec	r0
    247e:	e2 f7       	brpl	.-8      	; 0x2478 <sysex_decode+0x64>
    2480:	80 78       	andi	r24, 0x80	; 128
    2482:	28 2b       	or	r18, r24
    2484:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2486:	47 30       	cpi	r20, 0x07	; 7
    2488:	51 05       	cpc	r21, r1
    248a:	69 f7       	brne	.-38     	; 0x2466 <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    248c:	0f 5f       	subi	r16, 0xFF	; 255
    248e:	1f 4f       	sbci	r17, 0xFF	; 255
    2490:	28 96       	adiw	r28, 0x08	; 8
    2492:	69 5f       	subi	r22, 0xF9	; 249
    2494:	7f 4f       	sbci	r23, 0xFF	; 255
    2496:	0e 15       	cp	r16, r14
    2498:	1f 05       	cpc	r17, r15
    249a:	09 f7       	brne	.-62     	; 0x245e <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    249c:	5a 2d       	mov	r21, r10
    249e:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    24a0:	99 f1       	breq	.+102    	; 0x2508 <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    24a2:	e7 01       	movw	r28, r14
    24a4:	cc 0f       	add	r28, r28
    24a6:	dd 1f       	adc	r29, r29
    24a8:	cc 0f       	add	r28, r28
    24aa:	dd 1f       	adc	r29, r29
    24ac:	cc 0f       	add	r28, r28
    24ae:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    24b0:	8e 01       	movw	r16, r28
    24b2:	0e 19       	sub	r16, r14
    24b4:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    24b6:	65 2f       	mov	r22, r21
    24b8:	70 e0       	ldi	r23, 0x00	; 0
    24ba:	61 50       	subi	r22, 0x01	; 1
    24bc:	70 40       	sbci	r23, 0x00	; 0
    24be:	f9 f0       	breq	.+62     	; 0x24fe <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    24c0:	ce 01       	movw	r24, r28
    24c2:	01 96       	adiw	r24, 0x01	; 1
    24c4:	d4 01       	movw	r26, r8
    24c6:	a8 0f       	add	r26, r24
    24c8:	b9 1f       	adc	r27, r25
    24ca:	f3 01       	movw	r30, r6
    24cc:	e0 0f       	add	r30, r16
    24ce:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    24d0:	20 e0       	ldi	r18, 0x00	; 0
    24d2:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    24d4:	c8 0d       	add	r28, r8
    24d6:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    24d8:	4d 91       	ld	r20, X+
    24da:	4f 77       	andi	r20, 0x7F	; 127
    24dc:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    24de:	2f 5f       	subi	r18, 0xFF	; 255
    24e0:	3f 4f       	sbci	r19, 0xFF	; 255
    24e2:	88 81       	ld	r24, Y
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	02 2e       	mov	r0, r18
    24e8:	02 c0       	rjmp	.+4      	; 0x24ee <sysex_decode+0xda>
    24ea:	88 0f       	add	r24, r24
    24ec:	99 1f       	adc	r25, r25
    24ee:	0a 94       	dec	r0
    24f0:	e2 f7       	brpl	.-8      	; 0x24ea <sysex_decode+0xd6>
    24f2:	80 78       	andi	r24, 0x80	; 128
    24f4:	48 2b       	or	r20, r24
    24f6:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    24f8:	26 17       	cp	r18, r22
    24fa:	37 07       	cpc	r19, r23
    24fc:	68 f3       	brcs	.-38     	; 0x24d8 <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    24fe:	c8 01       	movw	r24, r16
    2500:	01 97       	sbiw	r24, 0x01	; 1
    2502:	85 0f       	add	r24, r21
    2504:	91 1d       	adc	r25, r1
    2506:	0c c0       	rjmp	.+24     	; 0x2520 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    2508:	c7 01       	movw	r24, r14
    250a:	88 0f       	add	r24, r24
    250c:	99 1f       	adc	r25, r25
    250e:	88 0f       	add	r24, r24
    2510:	99 1f       	adc	r25, r25
    2512:	88 0f       	add	r24, r24
    2514:	99 1f       	adc	r25, r25
    2516:	8e 19       	sub	r24, r14
    2518:	9f 09       	sbc	r25, r15
    251a:	02 c0       	rjmp	.+4      	; 0x2520 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    251c:	80 e0       	ldi	r24, 0x00	; 0
    251e:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    2520:	df 91       	pop	r29
    2522:	cf 91       	pop	r28
    2524:	1f 91       	pop	r17
    2526:	0f 91       	pop	r16
    2528:	ff 90       	pop	r15
    252a:	ef 90       	pop	r14
    252c:	df 90       	pop	r13
    252e:	cf 90       	pop	r12
    2530:	bf 90       	pop	r11
    2532:	af 90       	pop	r10
    2534:	9f 90       	pop	r9
    2536:	8f 90       	pop	r8
    2538:	7f 90       	pop	r7
    253a:	6f 90       	pop	r6
    253c:	08 95       	ret

0000253e <__udivmodhi4>:
    253e:	aa 1b       	sub	r26, r26
    2540:	bb 1b       	sub	r27, r27
    2542:	51 e1       	ldi	r21, 0x11	; 17
    2544:	07 c0       	rjmp	.+14     	; 0x2554 <__udivmodhi4_ep>

00002546 <__udivmodhi4_loop>:
    2546:	aa 1f       	adc	r26, r26
    2548:	bb 1f       	adc	r27, r27
    254a:	a6 17       	cp	r26, r22
    254c:	b7 07       	cpc	r27, r23
    254e:	10 f0       	brcs	.+4      	; 0x2554 <__udivmodhi4_ep>
    2550:	a6 1b       	sub	r26, r22
    2552:	b7 0b       	sbc	r27, r23

00002554 <__udivmodhi4_ep>:
    2554:	88 1f       	adc	r24, r24
    2556:	99 1f       	adc	r25, r25
    2558:	5a 95       	dec	r21
    255a:	a9 f7       	brne	.-22     	; 0x2546 <__udivmodhi4_loop>
    255c:	80 95       	com	r24
    255e:	90 95       	com	r25
    2560:	bc 01       	movw	r22, r24
    2562:	cd 01       	movw	r24, r26
    2564:	08 95       	ret

00002566 <__divmodhi4>:
    2566:	97 fb       	bst	r25, 7
    2568:	09 2e       	mov	r0, r25
    256a:	07 26       	eor	r0, r23
    256c:	0a d0       	rcall	.+20     	; 0x2582 <__divmodhi4_neg1>
    256e:	77 fd       	sbrc	r23, 7
    2570:	04 d0       	rcall	.+8      	; 0x257a <__divmodhi4_neg2>
    2572:	e5 df       	rcall	.-54     	; 0x253e <__udivmodhi4>
    2574:	06 d0       	rcall	.+12     	; 0x2582 <__divmodhi4_neg1>
    2576:	00 20       	and	r0, r0
    2578:	1a f4       	brpl	.+6      	; 0x2580 <__divmodhi4_exit>

0000257a <__divmodhi4_neg2>:
    257a:	70 95       	com	r23
    257c:	61 95       	neg	r22
    257e:	7f 4f       	sbci	r23, 0xFF	; 255

00002580 <__divmodhi4_exit>:
    2580:	08 95       	ret

00002582 <__divmodhi4_neg1>:
    2582:	f6 f7       	brtc	.-4      	; 0x2580 <__divmodhi4_exit>
    2584:	90 95       	com	r25
    2586:	81 95       	neg	r24
    2588:	9f 4f       	sbci	r25, 0xFF	; 255
    258a:	08 95       	ret

0000258c <memcpy>:
    258c:	fb 01       	movw	r30, r22
    258e:	dc 01       	movw	r26, r24
    2590:	02 c0       	rjmp	.+4      	; 0x2596 <memcpy+0xa>
    2592:	01 90       	ld	r0, Z+
    2594:	0d 92       	st	X+, r0
    2596:	41 50       	subi	r20, 0x01	; 1
    2598:	50 40       	sbci	r21, 0x00	; 0
    259a:	d8 f7       	brcc	.-10     	; 0x2592 <memcpy+0x6>
    259c:	08 95       	ret

0000259e <memmove>:
    259e:	68 17       	cp	r22, r24
    25a0:	79 07       	cpc	r23, r25
    25a2:	68 f4       	brcc	.+26     	; 0x25be <memmove+0x20>
    25a4:	fb 01       	movw	r30, r22
    25a6:	dc 01       	movw	r26, r24
    25a8:	e4 0f       	add	r30, r20
    25aa:	f5 1f       	adc	r31, r21
    25ac:	a4 0f       	add	r26, r20
    25ae:	b5 1f       	adc	r27, r21
    25b0:	02 c0       	rjmp	.+4      	; 0x25b6 <memmove+0x18>
    25b2:	02 90       	ld	r0, -Z
    25b4:	0e 92       	st	-X, r0
    25b6:	41 50       	subi	r20, 0x01	; 1
    25b8:	50 40       	sbci	r21, 0x00	; 0
    25ba:	d8 f7       	brcc	.-10     	; 0x25b2 <memmove+0x14>
    25bc:	08 95       	ret
    25be:	0c 94 c6 12 	jmp	0x258c	; 0x258c <memcpy>

000025c2 <_exit>:
    25c2:	f8 94       	cli

000025c4 <__stop_program>:
    25c4:	ff cf       	rjmp	.-2      	; 0x25c4 <__stop_program>
