Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:57:35 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.310        0.000                      0                  531        0.129        0.000                      0                  531        4.500        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.310        0.000                      0                  531        0.129        0.000                      0                  531        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 3.265ns (49.212%)  route 3.370ns (50.788%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.869     7.313    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.608 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.608    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.265ns (49.197%)  route 3.372ns (50.803%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.871     7.315    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.610 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.610    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 3.265ns (51.046%)  route 3.131ns (48.954%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.631     7.074    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.295     7.369 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 3.265ns (51.070%)  route 3.128ns (48.930%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.628     7.071    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.366 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.366    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.265ns (52.264%)  route 2.982ns (47.736%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.482     6.925    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y67         LUT4 (Prop_lut4_I2_O)        0.295     7.220 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.220    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 3.265ns (52.289%)  route 2.979ns (47.711%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.479     6.922    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y67         LUT4 (Prop_lut4_I2_O)        0.295     7.217 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.217    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 3.265ns (53.392%)  route 2.850ns (46.608%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.350     6.793    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y69         LUT4 (Prop_lut4_I2_O)        0.295     7.088 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     7.088    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 3.265ns (53.392%)  route 2.850ns (46.608%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.350     6.793    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y70         LUT4 (Prop_lut4_I2_O)        0.295     7.088 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.088    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 3.265ns (53.419%)  route 2.847ns (46.581%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.347     6.790    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y70         LUT4 (Prop_lut4_I2_O)        0.295     7.085 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.085    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 3.265ns (53.496%)  route 2.838ns (46.504%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.338     6.781    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.295     7.076 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     7.076    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  3.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[35]/Q
                         net (fo=3, routed)           0.092     0.643    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_29
    SLICE_X30Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[55]/Q
                         net (fo=3, routed)           0.092     0.643    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_9
    SLICE_X30Y79         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y79         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[55]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[59]/Q
                         net (fo=3, routed)           0.092     0.643    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_5
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[59]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[12]/Q
                         net (fo=3, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_52
    SLICE_X30Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[52]/Q
                         net (fo=3, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_12
    SLICE_X30Y79         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y79         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[52]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.975%)  route 0.102ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[56]/Q
                         net (fo=3, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_8
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[56]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[28]/Q
                         net (fo=3, routed)           0.101     0.652    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_36
    SLICE_X30Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.330%)  route 0.109ns (43.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[48]/Q
                         net (fo=3, routed)           0.109     0.660    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_16
    SLICE_X30Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[48]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.330%)  route 0.109ns (43.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/Q
                         net (fo=3, routed)           0.109     0.660    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_60
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/dividend0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/dividend0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/dividend0_reg[1]/Q
                         net (fo=1, routed)           0.052     0.626    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/Q[1]
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend0_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24   bd_0_i/hls_inst/inst/mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y60  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y60  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y60  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y60  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y62  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y64  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[13]/C



