// Seed: 4196073771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 - 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = id_1;
  assign id_3 = 1 - id_2;
  uwire id_5;
  uwire id_6, id_7, id_8;
  always @(posedge id_2) begin : LABEL_0
    id_5 = 1'b0;
  end
  assign id_6 = 1'd0;
endmodule
