<stg><name>getShadows</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="2" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="29" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="35" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:0 %topL_jL_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:1 %topL_jR_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jR_V_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:2 %topR_jL_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jL_V_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:3 %topR_jR_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jR_V_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:4 %topL_jL_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:5 %topL_jL_V_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:6 %topL_jL_V_3_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:7 %topL_jR_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:8 %topL_jR_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:9 %topL_jR_V_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:10 %topR_jL_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:11 %topR_jL_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:12 %topR_jL_V_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:13 %topR_jR_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:14 %topR_jR_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:15 %topR_jR_V_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %zTopMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zTopMax

]]></Node>
<StgValue><ssdm name="zTopMax_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %zTopMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zTopMin

]]></Node>
<StgValue><ssdm name="zTopMin_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %wp_parameters_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wp_parameters_offset

]]></Node>
<StgValue><ssdm name="wp_parameters_offset_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19 %wp_superpoints_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wp_superpoints_offset

]]></Node>
<StgValue><ssdm name="wp_superpoints_offset_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:20 %select_ln199 = select i1 %wp_parameters_offset_read, i9 192, i9 32

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:21 %select_ln199_1 = select i1 %wp_parameters_offset_read, i9 48, i9 8

]]></Node>
<StgValue><ssdm name="select_ln199_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22 %sub_ln199 = sub i9 %select_ln199, i9 %select_ln199_1

]]></Node>
<StgValue><ssdm name="sub_ln199"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="9">
<![CDATA[
:23 %sext_ln199 = sext i9 %sub_ln199

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %sext_ln199

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:25 %select_ln200 = select i1 %wp_parameters_offset_read, i5 25, i5 5

]]></Node>
<StgValue><ssdm name="select_ln200"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:26 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln200, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
:27 %zext_ln200 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:28 %tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln200, i1 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="6">
<![CDATA[
:29 %zext_ln200_1 = zext i6 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:30 %sub_ln200 = sub i9 %zext_ln200, i9 %zext_ln200_1

]]></Node>
<StgValue><ssdm name="sub_ln200"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="9">
<![CDATA[
:31 %zext_ln200_2 = zext i9 %sub_ln200

]]></Node>
<StgValue><ssdm name="zext_ln200_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %wp_parameters_addr_31 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln200_2

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_31"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:33 %select_ln201 = select i1 %wp_parameters_offset_read, i5 26, i5 6

]]></Node>
<StgValue><ssdm name="select_ln201"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:34 %tmp_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln201, i3 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
:35 %zext_ln201 = zext i8 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:36 %tmp_31 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln201, i1 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="6">
<![CDATA[
:37 %zext_ln201_1 = zext i6 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38 %sub_ln201 = sub i9 %zext_ln201, i9 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="sub_ln201"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="9">
<![CDATA[
:39 %zext_ln201_2 = zext i9 %sub_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %wp_parameters_addr_32 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln201_2

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_32"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:41 %select_ln202 = select i1 %wp_parameters_offset_read, i5 27, i5 7

]]></Node>
<StgValue><ssdm name="select_ln202"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:42 %tmp_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln202, i3 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
:43 %zext_ln202 = zext i8 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:44 %tmp_33 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln202, i1 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="6">
<![CDATA[
:45 %zext_ln202_1 = zext i6 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln202_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46 %sub_ln202 = sub i9 %zext_ln202, i9 %zext_ln202_1

]]></Node>
<StgValue><ssdm name="sub_ln202"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="9">
<![CDATA[
:47 %zext_ln202_2 = zext i9 %sub_ln202

]]></Node>
<StgValue><ssdm name="zext_ln202_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %wp_parameters_addr_33 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln202_2

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_33"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
:49 %zext_ln190 = zext i5 %wp_superpoints_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:50 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wp_superpoints_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="7">
<![CDATA[
:51 %zext_ln190_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52 %add_ln190 = add i8 %zext_ln190_1, i8 %zext_ln190

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %icmp_ln878 = icmp_slt  i32 %zTopMin_read, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54 %select_ln178 = select i1 %icmp_ln878, i32 4244967196, i32 %zTopMin_read

]]></Node>
<StgValue><ssdm name="select_ln178"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %icmp_ln878_11 = icmp_slt  i32 %zTopMax_read, i32 50000100

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56 %select_ln179 = select i1 %icmp_ln878_11, i32 %zTopMax_read, i32 50000100

]]></Node>
<StgValue><ssdm name="select_ln179"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:57 %br_ln188 = br void

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln193, void %.split230517293

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln193 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
:2 %topL_jL_V_3_1_load = load i32 %topL_jL_V_3_1

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
:3 %topL_jR_V_3_load = load i32 %topL_jR_V_3

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
:4 %topR_jL_V_3_load = load i32 %topR_jL_V_3

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
:5 %topR_jR_V_3_load = load i32 %topR_jR_V_3

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="3">
<![CDATA[
:6 %zext_ln190_2 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln190_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln190_1 = add i8 %add_ln190, i8 %zext_ln190_2

]]></Node>
<StgValue><ssdm name="add_ln190_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:8 %tmp_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln190_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln190_3 = zext i12 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln190_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %wp_superpoints_addr = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln190_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11 %or_ln191 = or i12 %tmp_34, i12 15

]]></Node>
<StgValue><ssdm name="or_ln191"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
:12 %zext_ln191 = zext i12 %or_ln191

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %wp_superpoints_addr_1 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14 %icmp_ln188 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:15 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln188 = br i1 %icmp_ln188, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="3">
<![CDATA[
.split2:5 %trunc_ln193 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln193"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:0 %topL_jL_V_3_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_6"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
:1 %empty_82 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
:2 %empty_83 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
:3 %empty_84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4 %store_ln199 = store i32 %topL_jL_V_3_1_load, i9 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:5 %store_ln200 = store i32 %topL_jR_V_3_load, i9 %wp_parameters_addr_31

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %store_ln206 = store i32 %topR_jR_V_3_load, i32 %empty_84

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %store_ln206 = store i32 %topR_jL_V_3_load, i32 %empty_83

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %store_ln206 = store i32 %topL_jR_V_3_load, i32 %empty_82

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %store_ln206 = store i32 %topL_jL_V_3_1_load, i32 %topL_jL_V_3_6

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
.split2:1 %packedCoordinates_V = load i12 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
.split2:1 %packedCoordinates_V = load i12 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
.split2:2 %z_j_min_V = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="z_j_min_V"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="2">
<![CDATA[
.split2:6 %zext_ln193 = zext i2 %trunc_ln193

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:7 %add_ln193_1 = add i3 %zext_ln193, i3 1

]]></Node>
<StgValue><ssdm name="add_ln193_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
.split2:3 %packedCoordinates_V_2 = load i12 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_2"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
.split2:3 %packedCoordinates_V_2 = load i12 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_2"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
.split2:4 %z_j_max_V = trunc i64 %packedCoordinates_V_2

]]></Node>
<StgValue><ssdm name="z_j_max_V"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2:8 %topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jL_V_0"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2:9 %switch_ln193 = switch i2 %trunc_ln193, void %branch7, i2 0, void %.split2..split230_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln193"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln193 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_4

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln193 = br void %.split230

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln193 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln193 = br void %.split230

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split2..split230_crit_edge:0 %store_ln193 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.split2..split230_crit_edge:1 %br_ln193 = br void %.split230

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln193 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_5

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln193 = br void %.split230

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split230:0 %topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln178, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topL_jR_V_0"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split230:1 %switch_ln194 = switch i2 %trunc_ln193, void %branch15, i2 0, void %.split230..split23051_crit_edge, i2 1, void %branch13, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln194"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0 %store_ln194 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln194 = br void %.split23051

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0 %store_ln194 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln194 = br void %.split23051

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split230..split23051_crit_edge:0 %store_ln194 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.split230..split23051_crit_edge:1 %br_ln194 = br void %.split23051

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0 %store_ln194 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln194 = br void %.split23051

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="164" st_id="18" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="166" st_id="20" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="167" st_id="21" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="168" st_id="22" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="169" st_id="23" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split23051:0 %topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_min_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jL_V_0"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split23051:1 %switch_ln195 = switch i2 %trunc_ln193, void %branch23, i2 0, void %.split23051..split2305172_crit_edge, i2 1, void %branch21, i2 2, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln195"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22:0 %store_ln195 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln195 = br void %.split2305172

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:0 %store_ln195 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln195 = br void %.split2305172

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split23051..split2305172_crit_edge:0 %store_ln195 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split23051..split2305172_crit_edge:1 %br_ln195 = br void %.split2305172

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23:0 %store_ln195 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln195 = br void %.split2305172

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="181" st_id="25" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="182" st_id="26" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split2305172:0 %topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln179, i32 %z_j_max_V, i3 5, i3 %add_ln193_1, i3 1, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="topR_jR_V_0"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2305172:1 %switch_ln196 = switch i2 %trunc_ln193, void %branch31, i2 0, void %.split2305172..split230517293_crit_edge, i2 1, void %branch29, i2 2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln196"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:0 %store_ln196 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln196 = br void %.split230517293

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:0 %store_ln196 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln196 = br void %.split230517293

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split2305172..split230517293_crit_edge:0 %store_ln196 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.split2305172..split230517293_crit_edge:1 %br_ln196 = br void %.split230517293

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:0 %store_ln196 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln193" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln196 = br void %.split230517293

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.split230517293:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="196" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:6 %store_ln201 = store i32 %topR_jL_V_3_load, i9 %wp_parameters_addr_32

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7 %store_ln202 = store i32 %topR_jR_V_3_load, i9 %wp_parameters_addr_33

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln206 = br void

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_9 = phi i3 1, void, i3 %add_ln206, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln206 = icmp_eq  i3 %i_9, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln206 = br i1 %icmp_ln206, void %.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split_ifconv:0 %topL_jL_V_3_6_load = load i32 %topL_jL_V_3_6

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_6_load"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:1 %topL_jL_V_3_2_load = load i32 %topL_jL_V_3_2

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_2_load"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:2 %topL_jL_V_3_4_load = load i32 %topL_jL_V_3_4

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_4_load"/></StgValue>
</operation>

<operation id="206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:3 %topL_jL_V_3_5_load = load i32 %topL_jL_V_3_5

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_5_load"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:4 %specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln206"/></StgValue>
</operation>

<operation id="208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="3">
<![CDATA[
.split_ifconv:5 %trunc_ln886 = trunc i3 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln886"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split_ifconv:6 %icmp_ln886_9 = icmp_eq  i2 %trunc_ln886, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln886_9"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:7 %topL_jL_V_3 = select i1 %icmp_ln886_9, i32 %topL_jL_V_3_4_load, i32 %topL_jL_V_3_5_load

]]></Node>
<StgValue><ssdm name="topL_jL_V_3"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split_ifconv:8 %icmp_ln886_11 = icmp_eq  i2 %trunc_ln886, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln886_11"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:9 %topL_jL_V_3_8 = select i1 %icmp_ln886_11, i32 %topL_jL_V_3_2_load, i32 %topL_jL_V_3

]]></Node>
<StgValue><ssdm name="topL_jL_V_3_8"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:10 %icmp_ln886 = icmp_sgt  i32 %topL_jL_V_3_8, i32 %topL_jL_V_3_6_load

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split_ifconv:11 %br_ln208 = br i1 %icmp_ln886, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0">
<![CDATA[
:0 %ret_ln225 = ret

]]></Node>
<StgValue><ssdm name="ret_ln225"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="216" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0 %store_ln210 = store i32 %topL_jL_V_3_8, i9 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln211 = store i32 %topL_jL_V_3_8, i32 %topL_jL_V_3_6

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln211 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split._crit_edge:0 %p_load75 = load i32 %empty_82

]]></Node>
<StgValue><ssdm name="p_load75"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
.split._crit_edge:1 %topL_jR_V_3_1_load = load i32 %topL_jR_V_3_1

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_1_load"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
.split._crit_edge:2 %topL_jR_V_3_2_load = load i32 %topL_jR_V_3_2

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_2_load"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
.split._crit_edge:3 %topL_jR_V_3_3_load = load i32 %topL_jR_V_3_3

]]></Node>
<StgValue><ssdm name="topL_jR_V_3_3_load"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split._crit_edge:4 %phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topL_jR_V_3_3_load, i32 %topL_jR_V_3_1_load, i32 %topL_jR_V_3_2_load, i32 %topL_jR_V_3_3_load, i2 %trunc_ln886

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split._crit_edge:5 %icmp_ln878_12 = icmp_slt  i32 %phi_ln, i32 %p_load75

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:6 %br_ln212 = br i1 %icmp_ln878_12, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="226" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0 %store_ln214 = store i32 %phi_ln, i9 %wp_parameters_addr_31

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="227" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln215 = store i32 %phi_ln, i32 %empty_82

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="228" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln215 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0 %p_load74 = load i32 %empty_83

]]></Node>
<StgValue><ssdm name="p_load74"/></StgValue>
</operation>

<operation id="230" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1 %topR_jL_V_3_1_load = load i32 %topR_jL_V_3_1

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_1_load"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2 %topR_jL_V_3_2_load = load i32 %topR_jL_V_3_2

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_2_load"/></StgValue>
</operation>

<operation id="232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:3 %topR_jL_V_3_3_load = load i32 %topR_jL_V_3_3

]]></Node>
<StgValue><ssdm name="topR_jL_V_3_3_load"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge:4 %phi_ln886_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topR_jL_V_3_3_load, i32 %topR_jL_V_3_1_load, i32 %topR_jL_V_3_2_load, i32 %topR_jL_V_3_3_load, i2 %trunc_ln886

]]></Node>
<StgValue><ssdm name="phi_ln886_1"/></StgValue>
</operation>

<operation id="234" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5 %icmp_ln886_10 = icmp_sgt  i32 %phi_ln886_1, i32 %p_load74

]]></Node>
<StgValue><ssdm name="icmp_ln886_10"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6 %br_ln216 = br i1 %icmp_ln886_10, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="236" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0 %store_ln218 = store i32 %phi_ln886_1, i9 %wp_parameters_addr_32

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln219 = store i32 %phi_ln886_1, i32 %empty_83

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln219 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="239" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1:0 %p_load = load i32 %empty_84

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:1 %topR_jR_V_3_1_load = load i32 %topR_jR_V_3_1

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_1_load"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:2 %topR_jR_V_3_2_load = load i32 %topR_jR_V_3_2

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_2_load"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:3 %topR_jR_V_3_3_load = load i32 %topR_jR_V_3_3

]]></Node>
<StgValue><ssdm name="topR_jR_V_3_3_load"/></StgValue>
</operation>

<operation id="243" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge1:4 %phi_ln878_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topR_jR_V_3_3_load, i32 %topR_jR_V_3_1_load, i32 %topR_jR_V_3_2_load, i32 %topR_jR_V_3_3_load, i2 %trunc_ln886

]]></Node>
<StgValue><ssdm name="phi_ln878_1"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:5 %icmp_ln878_13 = icmp_slt  i32 %phi_ln878_1, i32 %p_load

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:6 %br_ln220 = br i1 %icmp_ln878_13, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="246" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0 %store_ln222 = store i32 %phi_ln878_1, i9 %wp_parameters_addr_33

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln223 = store i32 %phi_ln878_1, i32 %empty_84

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln223 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge2:0 %add_ln206 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln206"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
