var pairs =
{
"power":{"reset":1,"control":1}
,"reset":{"pur":1,"gsr":1,"signals":1,"state":1,"devices":1,"asserted":1,"sig":1,"pulse":1}
,"pur":{"global":1,"signals":1,"library":1,"information":1,"driven":1,"activated":1,"gsr":1,"verilog":1,"vhdl":1,"signal":1,"often":1,"input":1,"active":1,"element":1,"tsall":1,"pur_inst":1,"port":1,"powerup":1,"example":1}
,"global":{"signal":1,"signals":1,"reset":1}
,"topic":{"provides":1,"follows":1}
,"provides":{"guidelines":1}
,"guidelines":{"specific":1}
,"specific":{"instructions":1}
,"instructions":{"interfacing":1}
,"interfacing":{"power":1}
,"signals":{"fpga":1,"described":1,"initialize":1}
,"fpga":{"device":1,"design":1}
,"device":{"simulation":1,"family":1,"gsr":1,"startup":1,"unlike":1,"configuration":1}
,"simulation":{"model":1,"power":1}
,"model":{"fpgas":1,"behavior":1,"power":1}
,"fpgas":{"details":1}
,"details":{"regarding":1}
,"regarding":{"architecture":1}
,"architecture":{"global":1}
,"described":{"data":1}
,"data":{"sheet":1}
,"sheet":{"device":1}
,"family":{"information":1}
,"information":{"pur":1,"using":1,"refer":1}
,"library":{"element":1,"elements":1}
,"element":{"pur":1,"test":1,"verilog":1,"instantiation":1,"description":1}
,"using":{"library":1,"pur":1}
,"elements":{"hdl":1,"design":1,"present":1,"top-level":1,"affected":1,"used":1,"interface":1}
,"hdl":{"synthesis":1,"example":1,"vhdl":1,"examples":1}
,"synthesis":{"header":1}
,"header":{"libraries":1}
,"libraries":{"topic":1}
,"gsr":{"pur":1,"dedicated":1,"signal":1,"elements":1}
,"initialize":{"chip":1}
,"chip":{"known":1}
,"known":{"reset":1}
,"state":{"given":1,"default":1}
,"given":{"device":1}
,"dedicated":{"input":1}
,"input":{"pad":1,"port":1}
,"pad":{"however":1,"pur":1}
,"however":{"pur":1}
,"driven":{"external":1,"internal":1,"register":1}
,"external":{"pad":1}
,"activated":{"upon":1,"during":1}
,"upon":{"device":1}
,"startup":{"just":1}
,"just":{"configuration":1}
,"configuration":{"complete":1,"driven":1}
,"complete":{"basically":1}
,"basically":{"power-up":1}
,"power-up":{"device":1}
,"unlike":{"pur":1}
,"signal":{"called":1,"activated":1,"adding":1,"fpga":1}
,"called":{"time":1,"rst_pulse":1}
,"time":{"during":1}
,"during":{"operation":1,"device":1}
,"operation":{"reset":1}
,"devices":{"initial":1}
,"initial":{"values":1}
,"major":{"items":1}
,"items":{"discussed":1}
,"discussed":{"topic":1}
,"verilog":{"hdl":1,"simulations":1,"designs":1,"pur":1,"test":1}
,"vhdl":{"example":1,"examples":1,"pur":1,"test":1}
,"internal":{"circuitry":1}
,"circuitry":{"pur":1}
,"often":{"used":1}
,"used":{"context":1,"required":1,"part":1}
,"context":{"system-level":1}
,"system-level":{"simulation":1}
,"control":{"board":1}
,"board":{"verified":1}
,"verified":{"model":1}
,"behavior":{"signal":1}
,"adding":{"pur":1}
,"test":{"fixture":1,"bench":1}
,"fixture":{"pur":1,"instance":1,"vhdl":1}
,"port":{"driven":1,"map":1}
,"register":{"elements":1}
,"design":{"respond":1,"require":1,"contains":1,"itself":1}
,"respond":{"global":1}
,"asserted":{"pur":1}
,"active":{"low":1}
,"low":{"state":1}
,"commonly":{"instantiate":1}
,"instantiate":{"pur":1}
,"instance":{"name":1,"names":1}
,"name":{"pur_inst":1}
,"note":{"verilog":1,"pur":1}
,"simulations":{"produce":1}
,"produce":{"errors":1}
,"errors":{"library":1}
,"require":{"instantiation":1}
,"instantiation":{"gsr":1,"library":1,"below":1}
,"tsall":{"elements":1}
,"present":{"verilog":1}
,"designs":{"instantiate":1}
,"top-level":{"netlists":1}
,"netlists":{"instance":1}
,"names":{"pur_inst":1}
,"pur_inst":{"gsr_inst":1,".pur":1,"pur":1}
,"gsr_inst":{"respectively":1}
,"respectively":{"design":1}
,"contains":{"instantiation":1}
,"affected":{"gsr":1}
,"examples":{"below":1}
,"below":{"shows":1}
,"shows":{"proper":1,"parameter":1}
,"proper":{"syntax":1}
,"syntax":{"instantiating":1}
,"instantiating":{"pur":1}
,".pur":{"powerup":1}
,"powerup":{"reset":1}
,"parameter":{"called":1,"default":1}
,"rst_pulse":{"value":1}
,"value":{"used":1,"100":1}
,"required":{"reset":1,"numerical":1}
,"pulse":{"length":1}
,"length":{"pass":1}
,"pass":{"required":1}
,"numerical":{"value":1}
,"100":{"specify":1}
,"specify":{"parameter":1}
,"sig":{"defparam":1}
,"defparam":{"pur_inst.rst_pulse":1}
,"map":{"pur":1,"rst_pulse":1}
,"shown":{"verilog":1}
,"example":{"vhdl":1}
,"generic":{"map":1}
,"part":{"verilog":1}
,"bench":{"model":1}
,"interface":{"signal":1}
,"refer":{"following":1}
,"following":{"documentation":1}
,"description":{"pur":1}
,"hardware":{"how-to":1}
}
;Search.control.loadWordPairs(pairs);
