// set up power supply node and logic thresholds
.global vdd
VDD vdd gnd 1v
.options vil=0.2 vih=0.8

.include "/shared/jsim/lab1checkoff.jsim"


.subckt F A B C Z
PA out A p1
PB out B p1
PC p1 C vdd
NA gnd A n1
NB n1 B out
NC gnd C out
N1 Z out gnd
P1 Z out vdd
.ends



