# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {testM_counter.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 06:05:21 on May 19,2021
# vlog -reportprogress 300 Q2_1.v 
# -- Compiling module m_counter
# 
# Top level modules:
# 	m_counter
# End time: 06:05:21 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 06:05:21 on May 19,2021
# vlog -reportprogress 300 TestQ2_1.v 
# -- Compiling module testM_counter
# 
# Top level modules:
# 	testM_counter
# End time: 06:05:21 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 06:05:21 on May 19,2021
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 06:05:21 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.testM_counter glbl 
# Start time: 06:05:22 on May 19,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testM_counter(fast)
# Loading work.m_counter(fast)
# Loading work.glbl(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'testM_counter' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /glbl File: C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./testM_counter.fdo PAUSED at line 29
# End time: 06:05:37 on May 19,2021, Elapsed time: 0:00:15
# Errors: 1, Warnings: 0
