library ieee;
use ieee.std_logic_1164.all;

entity NOT_GENERIC is
  
  generic (
    N         : integer := Nbit;
    DELAY_NOT : time    := tb_not);

  port (
    A : in  std_logic_vector(N-1 downto 0);
    Y : out std_logic_vector(N-1 downto 0));

end entity NOT_GENRIC;

-------------------------------------------------------------------------------
-- Behavioral Architecture
-------------------------------------------------------------------------------

architecture beh of NOT_GENERIC is

begin  -- architecture beh

  Y <= not A after DELAY_NOT;

end architecture beh;
