ARM GAS  /tmp/ccHM8g46.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccHM8g46.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 45 3 view .LVU1
  44              		.loc 1 45 20 is_stmt 0 view .LVU2
  45 0006 04AD     		add	r5, sp, #16
  46 0008 0024     		movs	r4, #0
  47 000a 0494     		str	r4, [sp, #16]
  48 000c 0594     		str	r4, [sp, #20]
  49 000e 0694     		str	r4, [sp, #24]
  50 0010 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  51              		.loc 1 48 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 48 3 view .LVU4
  54              		.loc 1 48 3 view .LVU5
  55 0012 204B     		ldr	r3, .L3
  56 0014 9A69     		ldr	r2, [r3, #24]
  57 0016 42F02002 		orr	r2, r2, #32
  58 001a 9A61     		str	r2, [r3, #24]
  59              		.loc 1 48 3 view .LVU6
  60 001c 9A69     		ldr	r2, [r3, #24]
  61 001e 02F02002 		and	r2, r2, #32
  62 0022 0192     		str	r2, [sp, #4]
  63              		.loc 1 48 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE2:
  66              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccHM8g46.s 			page 3


  67              		.loc 1 49 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 49 3 view .LVU10
  70              		.loc 1 49 3 view .LVU11
  71 0026 9A69     		ldr	r2, [r3, #24]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c 9A61     		str	r2, [r3, #24]
  74              		.loc 1 49 3 view .LVU12
  75 002e 9A69     		ldr	r2, [r3, #24]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0292     		str	r2, [sp, #8]
  78              		.loc 1 49 3 view .LVU13
  79 0036 029A     		ldr	r2, [sp, #8]
  80              	.LBE3:
  81              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 50 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 50 3 view .LVU16
  85              		.loc 1 50 3 view .LVU17
  86 0038 9A69     		ldr	r2, [r3, #24]
  87 003a 42F00802 		orr	r2, r2, #8
  88 003e 9A61     		str	r2, [r3, #24]
  89              		.loc 1 50 3 view .LVU18
  90 0040 9B69     		ldr	r3, [r3, #24]
  91 0042 03F00803 		and	r3, r3, #8
  92 0046 0393     		str	r3, [sp, #12]
  93              		.loc 1 50 3 view .LVU19
  94 0048 039B     		ldr	r3, [sp, #12]
  95              	.LBE4:
  96              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
  97              		.loc 1 53 3 view .LVU21
  98 004a DFF84C80 		ldr	r8, .L3+4
  99 004e 2246     		mov	r2, r4
 100 0050 FF21     		movs	r1, #255
 101 0052 4046     		mov	r0, r8
 102 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL0:
  54:Core/Src/gpio.c ****                           |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin, GPIO_PIN_RESET);
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 104              		.loc 1 57 3 view .LVU22
 105 0058 104F     		ldr	r7, .L3+8
 106 005a 2246     		mov	r2, r4
 107 005c 4FF4E041 		mov	r1, #28672
 108 0060 3846     		mov	r0, r7
 109 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin PAPin
  60:Core/Src/gpio.c ****                            PAPin PAPin PAPin PAPin */
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 111              		.loc 1 61 3 view .LVU23
ARM GAS  /tmp/ccHM8g46.s 			page 4


 112              		.loc 1 61 23 is_stmt 0 view .LVU24
 113 0066 FF23     		movs	r3, #255
 114 0068 0493     		str	r3, [sp, #16]
  62:Core/Src/gpio.c ****                           |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin;
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 115              		.loc 1 63 3 is_stmt 1 view .LVU25
 116              		.loc 1 63 24 is_stmt 0 view .LVU26
 117 006a 0126     		movs	r6, #1
 118 006c 0596     		str	r6, [sp, #20]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 119              		.loc 1 64 3 is_stmt 1 view .LVU27
 120              		.loc 1 64 24 is_stmt 0 view .LVU28
 121 006e 0694     		str	r4, [sp, #24]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 122              		.loc 1 65 3 is_stmt 1 view .LVU29
 123              		.loc 1 65 25 is_stmt 0 view .LVU30
 124 0070 0796     		str	r6, [sp, #28]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125              		.loc 1 66 3 is_stmt 1 view .LVU31
 126 0072 2946     		mov	r1, r5
 127 0074 4046     		mov	r0, r8
 128 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL2:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 130              		.loc 1 69 3 view .LVU32
 131              		.loc 1 69 23 is_stmt 0 view .LVU33
 132 007a 4FF4E043 		mov	r3, #28672
 133 007e 0493     		str	r3, [sp, #16]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 70 3 is_stmt 1 view .LVU34
 135              		.loc 1 70 24 is_stmt 0 view .LVU35
 136 0080 0596     		str	r6, [sp, #20]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 71 3 is_stmt 1 view .LVU36
 138              		.loc 1 71 24 is_stmt 0 view .LVU37
 139 0082 0694     		str	r4, [sp, #24]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 140              		.loc 1 72 3 is_stmt 1 view .LVU38
 141              		.loc 1 72 25 is_stmt 0 view .LVU39
 142 0084 0796     		str	r6, [sp, #28]
  73:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 143              		.loc 1 73 3 is_stmt 1 view .LVU40
 144 0086 2946     		mov	r1, r5
 145 0088 3846     		mov	r0, r7
 146 008a FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL3:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c **** }
 148              		.loc 1 75 1 is_stmt 0 view .LVU41
 149 008e 08B0     		add	sp, sp, #32
 150              	.LCFI2:
 151              		.cfi_def_cfa_offset 24
 152              		@ sp needed
 153 0090 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 154              	.L4:
ARM GAS  /tmp/ccHM8g46.s 			page 5


 155              		.align	2
 156              	.L3:
 157 0094 00100240 		.word	1073876992
 158 0098 00080140 		.word	1073809408
 159 009c 000C0140 		.word	1073810432
 160              		.cfi_endproc
 161              	.LFE65:
 163              		.text
 164              	.Letext0:
 165              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 166              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 167              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 168              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccHM8g46.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccHM8g46.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccHM8g46.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccHM8g46.s:157    .text.MX_GPIO_Init:00000094 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
