Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr  8 15:05:46 2024
| Host         : LAPTOP-4NG0TGNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          3           
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.758        0.000                      0                10123        0.028        0.000                      0                10123        4.020        0.000                       0                  4883  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 20.000}       40.000          25.000          
clk_fpga_2  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.758        0.000                      0                10112        0.028        0.000                      0                10112        4.020        0.000                       0                  4882  
clk_fpga_2                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.352        0.000                      0                   11        0.667        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.277ns  (logic 0.648ns (50.734%)  route 0.629ns (49.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.662ns = ( 10.662 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.915    10.662    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y91         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.524    11.186 r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/Q
                         net (fo=2, routed)           0.629    11.815    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/WRITE_DONE
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124    11.939 r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.939    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y91         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.479    12.658    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.079    12.698    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.806ns (33.669%)  route 5.528ns (66.331%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.485     5.969    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_20/O
                         net (fo=1, routed)           0.000     6.093    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_20_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.626 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[59]_i_12/CO[3]
                         net (fo=1, routed)           0.910     7.536    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.117     7.653 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_3__0/O
                         net (fo=3, routed)           1.075     8.729    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_3__0_n_0
    SLICE_X30Y100        LUT4 (Prop_lut4_I0_O)        0.331     9.060 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_18/O
                         net (fo=1, routed)           0.810     9.870    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.994 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_4__0/O
                         net (fo=3, routed)           0.743    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_4__0_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=7, routed)           0.504    11.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.806ns (33.669%)  route 5.528ns (66.331%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.485     5.969    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_20/O
                         net (fo=1, routed)           0.000     6.093    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_20_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.626 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[59]_i_12/CO[3]
                         net (fo=1, routed)           0.910     7.536    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.117     7.653 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_3__0/O
                         net (fo=3, routed)           1.075     8.729    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_3__0_n_0
    SLICE_X30Y100        LUT4 (Prop_lut4_I0_O)        0.331     9.060 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_18/O
                         net (fo=1, routed)           0.810     9.870    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.994 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_4__0/O
                         net (fo=3, routed)           0.743    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_4__0_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=7, routed)           0.504    11.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.530    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.471ns (29.983%)  route 5.770ns (70.017%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.865     6.346    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X27Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.871 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_2/CO[3]
                         net (fo=6, routed)           1.043     7.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X26Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_3/O
                         net (fo=4, routed)           0.571     8.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9/O
                         net (fo=5, routed)           0.618     9.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.475 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_6/O
                         net (fo=24, routed)          0.768    10.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.368 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_1/O
                         net (fo=16, routed)          0.904    11.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.508    12.687    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[72]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[72]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.471ns (29.983%)  route 5.770ns (70.017%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.865     6.346    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X27Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.871 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_2/CO[3]
                         net (fo=6, routed)           1.043     7.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X26Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_3/O
                         net (fo=4, routed)           0.571     8.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9/O
                         net (fo=5, routed)           0.618     9.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.475 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_6/O
                         net (fo=24, routed)          0.768    10.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.368 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_1/O
                         net (fo=16, routed)          0.904    11.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.508    12.687    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[73]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[73]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.471ns (29.983%)  route 5.770ns (70.017%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.865     6.346    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X27Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.871 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_2/CO[3]
                         net (fo=6, routed)           1.043     7.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X26Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_3/O
                         net (fo=4, routed)           0.571     8.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9/O
                         net (fo=5, routed)           0.618     9.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.475 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_6/O
                         net (fo=24, routed)          0.768    10.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.368 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_1/O
                         net (fo=16, routed)          0.904    11.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.508    12.687    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[74]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[74]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.471ns (29.983%)  route 5.770ns (70.017%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.865     6.346    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X27Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.871 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_2/CO[3]
                         net (fo=6, routed)           1.043     7.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X26Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_3/O
                         net (fo=4, routed)           0.571     8.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9/O
                         net (fo=5, routed)           0.618     9.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.475 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_6/O
                         net (fo=24, routed)          0.768    10.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.368 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_1/O
                         net (fo=16, routed)          0.904    11.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.508    12.687    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[76]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[76]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.471ns (29.983%)  route 5.770ns (70.017%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.865     6.346    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X27Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.871 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_2/CO[3]
                         net (fo=6, routed)           1.043     7.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X26Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_3/O
                         net (fo=4, routed)           0.571     8.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9/O
                         net (fo=5, routed)           0.618     9.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.475 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_6/O
                         net (fo=24, routed)          0.768    10.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.368 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_1/O
                         net (fo=16, routed)          0.904    11.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.508    12.687    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[80]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[80]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.471ns (29.983%)  route 5.770ns (70.017%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[9]
                         net (fo=17, routed)          1.865     6.346    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[9]
    SLICE_X27Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.871 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]_i_2/CO[3]
                         net (fo=6, routed)           1.043     7.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60
    SLICE_X26Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_3/O
                         net (fo=4, routed)           0.571     8.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_6
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9/O
                         net (fo=5, routed)           0.618     9.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_9_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.475 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_6/O
                         net (fo=24, routed)          0.768    10.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.368 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[51]_i_1/O
                         net (fo=16, routed)          0.904    11.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.508    12.687    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[82]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_id_reg[82]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 2.806ns (34.244%)  route 5.388ns (65.756%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.485     5.969    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_20/O
                         net (fo=1, routed)           0.000     6.093    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_20_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.626 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[59]_i_12/CO[3]
                         net (fo=1, routed)           0.910     7.536    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.117     7.653 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_3__0/O
                         net (fo=3, routed)           1.075     8.729    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_3__0_n_0
    SLICE_X30Y100        LUT4 (Prop_lut4_I0_O)        0.331     9.060 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[8]_i_18/O
                         net (fo=1, routed)           0.810     9.870    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.994 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_4__0/O
                         net (fo=3, routed)           0.743    10.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_4__0_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.861 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=7, routed)           0.364    11.225    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  1.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.747%)  route 0.220ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.539     0.875    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.128     1.003 r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.220     1.223    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X46Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.808     1.174    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.035     1.139    
    SLICE_X46Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.195    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.291%)  route 0.161ns (55.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=2, routed)           0.161     1.176    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X51Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.815     1.181    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)        -0.007     1.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.227%)  route 0.118ns (41.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X46Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.118     1.257    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[32]
    SLICE_X46Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X46Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.064     1.220    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.620%)  route 0.234ns (62.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.549     0.885    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/Q
                         net (fo=2, routed)           0.234     1.259    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rdata[7]
    SLICE_X47Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.332%)  route 0.247ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.550     0.886    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/Q
                         net (fo=2, routed)           0.247     1.274    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[23]
    SLICE_X44Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.557     0.893    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.110%)  route 0.249ns (63.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.544     0.880    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/Q
                         net (fo=2, routed)           0.249     1.270    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rid[2]
    SLICE_X41Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.066     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.638     0.974    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X32Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.114     1.252    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X34Y110        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.909     1.275    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y110        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.007    
    SLICE_X34Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.076%)  route 0.184ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.553     0.889    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=2, routed)           0.184     1.200    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_axi_rdata[24]
    SLICE_X53Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.815     1.181    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X53Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)        -0.008     1.138    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.546     0.882    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X32Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.114     1.160    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X34Y72         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.812     1.178    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y72         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X34Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.097    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X42Y97    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y82    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y82    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y82    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y97    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y97    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y97    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y97    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.251%)  route 1.630ns (71.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.651     2.945    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.969     4.432    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/DATA_WORD_2
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.556 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.662     5.217    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X37Y92         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019     8.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122     8.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559     8.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263     9.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.868    10.010    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115    10.125    
                         clock uncertainty           -0.154     9.971    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.402     9.569    design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.251%)  route 1.630ns (71.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.651     2.945    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.969     4.432    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/DATA_WORD_2
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.556 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.662     5.217    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X37Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019     8.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122     8.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559     8.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263     9.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.868    10.010    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.115    10.125    
                         clock uncertainty           -0.154     9.971    
    SLICE_X37Y92         FDPE (Recov_fdpe_C_PRE)     -0.356     9.615    design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.670ns (17.930%)  route 3.067ns (82.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 13.950 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.703     2.997    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X62Y68         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          2.286     5.801    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.152     5.953 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2/O
                         net (fo=145, routed)         0.781     6.734    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2_n_0
    SLICE_X33Y88         FDCE                                         f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.020    13.199    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT2 (Prop_lut2_I0_O)        0.100    13.299 r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkdiv[0]_INST_0/O
                         net (fo=1, routed)           0.651    13.950    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk_0[0]
    SLICE_X33Y88         FDCE                                         r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/C
                         clock pessimism              0.115    14.065    
                         clock uncertainty           -0.154    13.911    
    SLICE_X33Y88         FDCE (Recov_fdce_C_CLR)     -0.607    13.304    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.130ns  (logic 0.583ns (27.377%)  route 1.547ns (72.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 19.980 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.689    12.873    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X37Y93         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.838    19.980    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.664    20.645    
                         clock uncertainty           -0.154    20.490    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.402    20.088    design_1_i/LVDS_Tx_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.130ns  (logic 0.583ns (27.377%)  route 1.547ns (72.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 19.980 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.689    12.873    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X37Y93         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.838    19.980    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.664    20.645    
                         clock uncertainty           -0.154    20.490    
    SLICE_X37Y93         FDPE (Recov_fdpe_C_PRE)     -0.356    20.134    design_1_i/LVDS_Tx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.127ns  (logic 0.583ns (27.405%)  route 1.544ns (72.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 20.010 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.687    12.871    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.868    20.010    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.711    20.721    
                         clock uncertainty           -0.154    20.567    
    SLICE_X36Y92         FDPE (Recov_fdpe_C_PRE)     -0.356    20.211    design_1_i/LVDS_Tx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.211    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.127ns  (logic 0.583ns (27.405%)  route 1.544ns (72.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 20.010 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.687    12.871    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.868    20.010    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.711    20.721    
                         clock uncertainty           -0.154    20.567    
    SLICE_X36Y92         FDPE (Recov_fdpe_C_PRE)     -0.356    20.211    design_1_i/LVDS_Tx_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.211    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.333%)  route 1.405ns (70.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 19.940 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.547    12.731    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y91         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.797    19.940    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y91         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    20.544    
                         clock uncertainty           -0.154    20.390    
    SLICE_X36Y91         FDCE (Recov_fdce_C_CLR)     -0.314    20.076    design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.583ns (29.333%)  route 1.405ns (70.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 19.940 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.547    12.731    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y91         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.797    19.940    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y91         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    20.544    
                         clock uncertainty           -0.154    20.390    
    SLICE_X36Y91         FDCE (Recov_fdce_C_CLR)     -0.314    20.076    design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.127ns  (logic 0.583ns (27.405%)  route 1.544ns (72.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 20.010 - 15.000 ) 
    Source Clock Delay      (SCD):    5.743ns = ( 10.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.324     8.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.152     8.770 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.651     9.421    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.747 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.997    10.743    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.459    11.202 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.857    12.060    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.184 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.687    12.871    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        2.019    18.198    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.122    18.320 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.559    18.880    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.263    19.143 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.868    20.010    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.711    20.721    
                         clock uncertainty           -0.154    20.567    
    SLICE_X36Y92         FDPE (Recov_fdpe_C_PRE)     -0.314    20.253    design_1_i/LVDS_Tx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.253    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  7.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.622%)  route 0.433ns (69.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 7.466 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.192     7.649    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y91         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.487     7.466    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y91         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/C  (IS_INVERTED)
                         clock pessimism             -0.421     7.045    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.063     6.982    design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         -6.982    
                         arrival time                           7.649    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.622%)  route 0.433ns (69.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 7.466 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.192     7.649    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y91         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.487     7.466    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y91         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
                         clock pessimism             -0.421     7.045    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.063     6.982    design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg
  -------------------------------------------------------------------
                         required time                         -6.982    
                         arrival time                           7.649    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.208ns (13.731%)  route 1.307ns (86.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.572     0.908    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X62Y68         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.967     2.039    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.044     2.083 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2/O
                         net (fo=145, routed)         0.340     2.422    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2_n_0
    SLICE_X33Y88         FDCE                                         f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.110     1.476    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.532 r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkdiv[0]_INST_0/O
                         net (fo=1, routed)           0.363     1.894    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk_0[0]
    SLICE_X33Y88         FDCE                                         r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/C
                         clock pessimism             -0.030     1.864    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.710    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.504 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.247     7.704    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.526     7.504    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.466     7.038    
    SLICE_X36Y92         FDCE (Remov_fdce_C_CLR)     -0.063     6.975    design_1_i/LVDS_Tx_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.975    
                         arrival time                           7.704    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.504 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.247     7.704    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.526     7.504    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.466     7.038    
    SLICE_X36Y92         FDPE (Remov_fdpe_C_PRE)     -0.067     6.971    design_1_i/LVDS_Tx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                           7.704    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.504 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.247     7.704    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.526     7.504    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.466     7.038    
    SLICE_X36Y92         FDPE (Remov_fdpe_C_PRE)     -0.067     6.971    design_1_i/LVDS_Tx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                           7.704    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.504 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.247     7.704    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X36Y92         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.526     7.504    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X36Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.466     7.038    
    SLICE_X36Y92         FDPE (Remov_fdpe_C_PRE)     -0.067     6.971    design_1_i/LVDS_Tx_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                           7.704    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.683ns  (logic 0.191ns (27.974%)  route 0.492ns (72.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns = ( 7.486 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.251     7.708    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X37Y93         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.507     7.486    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.448     7.037    
    SLICE_X37Y93         FDCE (Remov_fdce_C_CLR)     -0.085     6.952    design_1_i/LVDS_Tx_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.952    
                         arrival time                           7.708    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.683ns  (logic 0.191ns (27.974%)  route 0.492ns (72.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns = ( 7.486 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.240     7.411    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.045     7.456 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.251     7.708    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X37Y93         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.507     7.486    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.448     7.037    
    SLICE_X37Y93         FDPE (Remov_fdpe_C_PRE)     -0.088     6.949    design_1_i/LVDS_Tx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.949    
                         arrival time                           7.708    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.697ns  (logic 0.191ns (27.397%)  route 0.506ns (72.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.504 - 5.000 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 7.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        0.792     6.128    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.044     6.172 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.278     6.450    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.107     6.557 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.468     7.025    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.146     7.171 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.253     7.424    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/Q[1]
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.045     7.469 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.253     7.722    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X37Y92         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4873, routed)        1.111     6.477    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         LUT4 (Prop_lut4_I2_O)        0.055     6.532 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.313     6.845    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.134     6.979 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.526     7.504    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X37Y92         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     7.025    
    SLICE_X37Y92         FDCE (Remov_fdce_C_CLR)     -0.085     6.940    design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.722    
  -------------------------------------------------------------------
                         slack                                  0.782    





