

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_216_15'
================================================================
* Date:           Sat Nov 19 15:44:23 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_15  |       17|       17|         3|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load"   --->   Operation 11 'read' 'reg_file_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc171"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_8 = load i7 %j" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 14 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_8, i32 6" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %tmp, void %for.inc171.split, void %for.inc194.preheader.exitStub" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 17 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 19 'zext' 'zext_ln220' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 20 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 21 'load' 'reg_file_5_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 22 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 23 'load' 'reg_file_5_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln220 = or i5 %lshr_ln, i5 1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 24 'or' 'or_ln220' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i5 %or_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 25 'zext' 'zext_ln220_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_7 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 26 'getelementptr' 'reg_file_5_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%reg_file_5_0_load_4 = load i11 %reg_file_5_0_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 27 'load' 'reg_file_5_0_load_4' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_7 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 28 'getelementptr' 'reg_file_5_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%reg_file_5_1_load_4 = load i11 %reg_file_5_1_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 29 'load' 'reg_file_5_1_load_4' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln216 = add i7 %j_8, i7 4" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 30 'add' 'add_ln216' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln216 = store i7 %add_ln216, i7 %j" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 31 'store' 'store_ln216' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 32 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 33 [2/2] (4.72ns)   --->   "%mul1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 33 'hmul' 'mul1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 34 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 35 [2/2] (4.72ns)   --->   "%mul167_1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 35 'hmul' 'mul167_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%reg_file_5_0_load_4 = load i11 %reg_file_5_0_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 36 'load' 'reg_file_5_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 37 [2/2] (4.72ns)   --->   "%mul167_2 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 37 'hmul' 'mul167_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%reg_file_5_1_load_4 = load i11 %reg_file_5_1_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 38 'load' 'reg_file_5_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [2/2] (4.72ns)   --->   "%mul167_3 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 39 'hmul' 'mul167_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:219]   --->   Operation 40 'specpipeline' 'specpipeline_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 41 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (4.72ns)   --->   "%mul1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 42 'hmul' 'mul1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 43 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul1, i11 %reg_file_6_0_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 44 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 45 [1/2] (4.72ns)   --->   "%mul167_1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 45 'hmul' 'mul167_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 46 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul167_1, i11 %reg_file_6_1_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 47 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 48 [1/2] (4.72ns)   --->   "%mul167_2 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 48 'hmul' 'mul167_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_9 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 49 'getelementptr' 'reg_file_6_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul167_2, i11 %reg_file_6_0_addr_9" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 50 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 51 [1/2] (4.72ns)   --->   "%mul167_3 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 51 'hmul' 'mul167_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_8 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 52 'getelementptr' 'reg_file_6_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul167_3, i11 %reg_file_6_1_addr_8" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 53 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc171" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 54 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
reg_file_1_0_load_read (read             ) [ 0111]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_8                    (load             ) [ 0000]
tmp                    (bitselect        ) [ 0110]
empty                  (speclooptripcount) [ 0000]
br_ln216               (br               ) [ 0000]
lshr_ln                (partselect       ) [ 0000]
zext_ln220             (zext             ) [ 0111]
reg_file_5_0_addr      (getelementptr    ) [ 0110]
reg_file_5_1_addr      (getelementptr    ) [ 0110]
or_ln220               (or               ) [ 0000]
zext_ln220_1           (zext             ) [ 0111]
reg_file_5_0_addr_7    (getelementptr    ) [ 0110]
reg_file_5_1_addr_7    (getelementptr    ) [ 0110]
add_ln216              (add              ) [ 0000]
store_ln216            (store            ) [ 0000]
reg_file_5_0_load      (load             ) [ 0101]
reg_file_5_1_load      (load             ) [ 0101]
reg_file_5_0_load_4    (load             ) [ 0101]
reg_file_5_1_load_4    (load             ) [ 0101]
specpipeline_ln219     (specpipeline     ) [ 0000]
specloopname_ln132     (specloopname     ) [ 0000]
mul1                   (hmul             ) [ 0000]
reg_file_6_0_addr      (getelementptr    ) [ 0000]
store_ln220            (store            ) [ 0000]
mul167_1               (hmul             ) [ 0000]
reg_file_6_1_addr      (getelementptr    ) [ 0000]
store_ln220            (store            ) [ 0000]
mul167_2               (hmul             ) [ 0000]
reg_file_6_0_addr_9    (getelementptr    ) [ 0000]
store_ln220            (store            ) [ 0000]
mul167_3               (hmul             ) [ 0000]
reg_file_6_1_addr_8    (getelementptr    ) [ 0000]
store_ln220            (store            ) [ 0000]
br_ln216               (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_1_0_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reg_file_1_0_load_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_file_1_0_load_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="reg_file_5_0_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="11" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="16" slack="0"/>
<pin id="77" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_5_0_load/1 reg_file_5_0_load_4/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="reg_file_5_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="16" slack="0"/>
<pin id="94" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_5_1_load/1 reg_file_5_1_load_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="reg_file_5_0_addr_7_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_file_5_1_addr_7_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="reg_file_6_0_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="2"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="11" slack="0"/>
<pin id="125" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="127" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 store_ln220/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="reg_file_6_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="2"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="11" slack="0"/>
<pin id="142" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="144" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 store_ln220/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="reg_file_6_0_addr_9_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="2"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_9/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="reg_file_6_1_addr_8_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="2"/>
<pin id="158" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr_8/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul167_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="1"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul167_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul167_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_8_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="lshr_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln220_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln220_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln220/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln220_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln216_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln216_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_file_1_0_load_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_load_read "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="260" class="1005" name="zext_ln220_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="2"/>
<pin id="262" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln220 "/>
</bind>
</comp>

<comp id="266" class="1005" name="reg_file_5_0_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="1"/>
<pin id="268" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_file_5_1_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="1"/>
<pin id="273" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="zext_ln220_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2"/>
<pin id="278" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln220_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_file_5_0_addr_7_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="1"/>
<pin id="284" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr_7 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_file_5_1_addr_7_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="1"/>
<pin id="289" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr_7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_file_5_0_load_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_load "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_file_5_1_load_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_file_5_0_load_4_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_load_4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_file_5_1_load_4_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_load_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="166"><net_src comp="162" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="167"><net_src comp="69" pin="7"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="168" pin="2"/><net_sink comp="136" pin=4"/></net>

<net id="173"><net_src comp="86" pin="7"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="174" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="179"><net_src comp="69" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="180" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="185"><net_src comp="86" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="222"><net_src comp="202" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="234"><net_src comp="191" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="52" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="251"><net_src comp="56" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="259"><net_src comp="194" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="212" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="269"><net_src comp="62" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="274"><net_src comp="79" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="279"><net_src comp="224" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="285"><net_src comp="96" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="290"><net_src comp="104" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="295"><net_src comp="69" pin="7"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="300"><net_src comp="86" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="305"><net_src comp="69" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="310"><net_src comp="86" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="180" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_1 | {3 }
	Port: reg_file_6_0 | {3 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_216_15 : reg_file_5_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_216_15 : reg_file_5_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_216_15 : reg_file_1_0_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_8 : 1
		tmp : 2
		br_ln216 : 3
		lshr_ln : 2
		zext_ln220 : 3
		reg_file_5_0_addr : 4
		reg_file_5_0_load : 5
		reg_file_5_1_addr : 4
		reg_file_5_1_load : 5
		or_ln220 : 3
		zext_ln220_1 : 3
		reg_file_5_0_addr_7 : 4
		reg_file_5_0_load_4 : 5
		reg_file_5_1_addr_7 : 4
		reg_file_5_1_load_4 : 5
		add_ln216 : 2
		store_ln216 : 3
	State 2
		mul1 : 1
		mul167_1 : 1
		mul167_2 : 1
		mul167_3 : 1
	State 3
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_162            |    2    |    64   |    34   |
|   hmul   |             grp_fu_168            |    2    |    64   |    34   |
|          |             grp_fu_174            |    2    |    64   |    34   |
|          |             grp_fu_180            |    2    |    64   |    34   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln216_fu_230         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|   read   | reg_file_1_0_load_read_read_fu_56 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_194            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           lshr_ln_fu_202          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln220_fu_212         |    0    |    0    |    0    |
|          |        zext_ln220_1_fu_224        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    or    |          or_ln220_fu_218          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    8    |   256   |   150   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|           j_reg_241          |    7   |
|reg_file_1_0_load_read_reg_248|   16   |
|  reg_file_5_0_addr_7_reg_282 |   11   |
|   reg_file_5_0_addr_reg_266  |   11   |
|  reg_file_5_0_load_4_reg_302 |   16   |
|   reg_file_5_0_load_reg_292  |   16   |
|  reg_file_5_1_addr_7_reg_287 |   11   |
|   reg_file_5_1_addr_reg_271  |   11   |
|  reg_file_5_1_load_4_reg_307 |   16   |
|   reg_file_5_1_load_reg_297  |   16   |
|          tmp_reg_256         |    1   |
|     zext_ln220_1_reg_276     |   64   |
|      zext_ln220_reg_260      |   64   |
+------------------------------+--------+
|             Total            |   260  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_86 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_162    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_168    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_174    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_180    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   172  ||  3.416  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   256  |   150  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   260  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    3   |   516  |   222  |
+-----------+--------+--------+--------+--------+
