--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y11.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y10.G1      net (fanout=1)        0.395   ftop/clkN210/locked_d
    SLICE_X55Y10.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (1.197ns logic, 0.395ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y10.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X55Y10.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y10.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X55Y10.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y11.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y10.G1      net (fanout=1)        0.316   ftop/clkN210/locked_d
    SLICE_X55Y10.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.883ns logic, 0.316ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13716 paths analyzed, 1965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.895ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.252 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y180.F1     net (fanout=4)        0.458   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y180.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (4.715ns logic, 3.119ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.242 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y181.G4     net (fanout=4)        0.404   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y181.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (4.730ns logic, 3.065ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (0.670 - 0.845)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y164.F1    net (fanout=6)        2.129   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y168.G2    net (fanout=23)       0.588   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X107Y162.F4    net (fanout=10)       1.080   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X107Y162.X     Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X106Y163.SR    net (fanout=1)        1.147   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X106Y163.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (2.733ns logic, 4.944ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.187ns (0.658 - 0.845)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y164.F1    net (fanout=6)        2.129   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y172.G4    net (fanout=23)       0.558   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X106Y161.F3    net (fanout=10)       1.265   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X106Y161.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X106Y160.SR    net (fanout=1)        0.914   ftop/gbe0/gmac/rxfun_inF/N12
    SLICE_X106Y160.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (2.772ns logic, 4.866ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.252 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X95Y179.G1     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y180.F1     net (fanout=4)        0.458   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y180.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (4.643ns logic, 3.119ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.453 - 0.524)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y164.F1    net (fanout=6)        2.129   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y168.G2    net (fanout=23)       0.588   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X112Y173.F1    net (fanout=10)       1.483   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X112Y173.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X112Y172.SR    net (fanout=1)        0.772   ftop/gbe0/gmac/rxfun_inF/N18
    SLICE_X112Y172.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (2.772ns logic, 4.972ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.242 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X95Y179.G1     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y181.G4     net (fanout=4)        0.404   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y181.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.723ns (4.658ns logic, 3.065ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (0.670 - 0.845)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y164.F1    net (fanout=6)        2.129   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y164.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y172.G4    net (fanout=23)       0.558   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X110Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X107Y162.F3    net (fanout=10)       1.040   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X107Y162.X     Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X106Y163.SR    net (fanout=1)        1.147   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X106Y163.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (2.733ns logic, 4.874ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.242 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y180.F1     net (fanout=11)       0.950   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X89Y180.G4     net (fanout=10)       0.316   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X89Y180.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X89Y180.F2     net (fanout=4)        0.403   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X89Y180.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X88Y180.G3     net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X88Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (4.675ns logic, 3.036ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.252 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X89Y179.F2     net (fanout=4)        0.392   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X89Y179.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (4.661ns logic, 3.053ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.252 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X95Y179.G3     net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y180.F1     net (fanout=4)        0.458   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y180.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.614ns logic, 3.091ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.252 - 0.334)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y178.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X94Y178.G1     net (fanout=5)        0.726   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X94Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X91Y177.G2     net (fanout=17)       1.046   ftop/gbe0/gmac/gmac/N29
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y180.F1     net (fanout=4)        0.458   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y180.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (4.133ns logic, 3.547ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.252 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X91Y180.F4     net (fanout=4)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X91Y180.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (4.661ns logic, 3.026ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.264ns (0.639 - 0.903)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y169.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X111Y163.G4    net (fanout=8)        0.890   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X111Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y163.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y163.X     Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y159.G1    net (fanout=7)        0.356   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X106Y141.G3    net (fanout=40)       1.989   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X106Y141.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N70
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<20>_SW0
    SLICE_X107Y140.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N54
    SLICE_X107Y140.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (3.257ns logic, 4.222ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.242 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X95Y179.G3     net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y181.G4     net (fanout=4)        0.404   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y181.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (4.629ns logic, 3.037ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.242 - 0.334)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y178.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X94Y178.G1     net (fanout=5)        0.726   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X94Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X91Y177.G2     net (fanout=17)       1.046   ftop/gbe0/gmac/gmac/N29
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X88Y181.G4     net (fanout=4)        0.404   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X88Y181.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (4.148ns logic, 3.493ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.252 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y178.F3     net (fanout=11)       0.397   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X92Y178.G4     net (fanout=8)        0.382   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y180.F1     net (fanout=4)        0.458   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y180.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (4.715ns logic, 2.956ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.242 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X95Y179.G2     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y183.F3     net (fanout=11)       0.620   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y183.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X89Y183.G4     net (fanout=5)        0.677   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X89Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X89Y180.F3     net (fanout=4)        0.305   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X89Y180.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X88Y180.G3     net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X88Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (4.675ns logic, 2.969ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.252 - 0.339)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y176.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X94Y178.G3     net (fanout=8)        0.595   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X94Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X91Y177.G2     net (fanout=17)       1.046   ftop/gbe0/gmac/gmac/N29
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y179.F3     net (fanout=11)       0.570   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y179.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y178.G2     net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X91Y178.F4     net (fanout=9)        0.375   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X91Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y180.F1     net (fanout=4)        0.458   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y180.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (4.208ns logic, 3.416ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.639ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.242 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X95Y179.G1     net (fanout=5)        0.405   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X95Y179.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y179.F2     net (fanout=2)        0.335   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X91Y177.G3     net (fanout=10)       0.604   ftop/gbe0/gmac/gmac/N34
    SLICE_X91Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y180.F1     net (fanout=11)       0.950   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X89Y180.G4     net (fanout=10)       0.316   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X89Y180.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X89Y180.F2     net (fanout=4)        0.403   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X89Y180.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X88Y180.G3     net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X88Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (4.603ns logic, 3.036ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.564 - 0.446)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 to ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y175.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9
    SLICE_X111Y173.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/gmac_rx_get<9>
    SLICE_X111Y173.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (0.510 - 0.391)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y167.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X107Y166.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X107Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (0.447 - 0.323)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y166.YQ    Tcko                  0.477   ftop/gbe0/gmac/txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_1
    SLICE_X103Y166.BX    net (fanout=5)        0.301   ftop/gbe0/gmac/txF/dGDeqPtr1<1>
    SLICE_X103Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.539ns logic, 0.301ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.582 - 0.475)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_3 to ftop/gbe0/gmac/rxfun_outF/data1_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y169.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_3
    SLICE_X111Y168.BX    net (fanout=4)        0.373   ftop/gbe0/gmac/rxfun_inF_D_OUT<3>
    SLICE_X111Y168.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.481ns logic, 0.373ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.564 - 0.446)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_8 to ftop/gbe0/gmac/rxfun_inF/data1_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y175.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac_rx_get<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_8
    SLICE_X111Y173.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac_rx_get<8>
    SLICE_X111Y173.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y180.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X99Y182.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X99Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.068 - 0.057)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y174.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X93Y174.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X93Y174.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y186.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X105Y186.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X105Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.667 - 0.632)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X106Y135.G3    net (fanout=43)       0.384   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X106Y135.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.418ns logic, 0.384ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.667 - 0.632)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X106Y135.G3    net (fanout=43)       0.384   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X106Y135.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.418ns logic, 0.384ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_outF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y162.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X113Y163.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X113Y163.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<29>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y138.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X104Y138.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X104Y138.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y193.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X100Y192.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X100Y192.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.375 - 0.314)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y187.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X102Y185.G3    net (fanout=13)       0.371   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X102Y185.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.476ns logic, 0.371ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.375 - 0.314)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y187.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X102Y185.G3    net (fanout=13)       0.371   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X102Y185.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.476ns logic, 0.371ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.070 - 0.060)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y167.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X104Y166.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X104Y166.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.377 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_6 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_6
    SLICE_X100Y178.BY    net (fanout=2)        0.514   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
    SLICE_X100Y178.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.289ns logic, 0.514ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.441 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y152.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X110Y152.BX    net (fanout=3)        0.362   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X110Y152.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.519ns logic, 0.362ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.377 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_6 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_6
    SLICE_X100Y178.BY    net (fanout=2)        0.514   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
    SLICE_X100Y178.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.290ns logic, 0.514ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X96Y175.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X96Y175.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X92Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X92Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X92Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X92Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X102Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X102Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X92Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X92Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X104Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X104Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X104Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X104Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X102Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X102Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X102Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X102Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.147ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.350 - 0.349)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y173.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X100Y180.G3    net (fanout=4)        1.448   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X100Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X100Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y171.G3    net (fanout=15)       1.058   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X105Y171.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X105Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X103Y176.CE    net (fanout=1)        0.595   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X103Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (2.990ns logic, 3.158ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.549 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.G3    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y200.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (3.020ns logic, 2.762ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.549 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.G3    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y201.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (3.020ns logic, 2.762ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.549 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.G3    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y200.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (3.020ns logic, 2.762ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.549 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.G3    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y201.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (3.020ns logic, 2.762ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.365 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.F2    net (fanout=5)        1.070   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y171.G3    net (fanout=25)       0.816   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X104Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X104Y170.G4    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X104Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X103Y168.CE    net (fanout=2)        0.536   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X103Y168.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (3.113ns logic, 2.797ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.365 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.F2    net (fanout=5)        1.070   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y171.G3    net (fanout=25)       0.816   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X104Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X104Y170.G4    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X104Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X103Y168.CE    net (fanout=2)        0.536   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X103Y168.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (3.113ns logic, 2.797ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.361 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.F2    net (fanout=5)        1.070   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y171.G3    net (fanout=25)       0.816   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X104Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X104Y170.G4    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X104Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X105Y169.CE    net (fanout=2)        0.530   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X105Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (3.113ns logic, 2.791ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.361 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.F2    net (fanout=5)        1.070   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y171.G3    net (fanout=25)       0.816   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X104Y171.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X104Y170.G4    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/N30
    SLICE_X104Y170.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X105Y169.CE    net (fanout=2)        0.530   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X105Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (3.113ns logic, 2.791ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.350 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X101Y180.G1    net (fanout=3)        0.472   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X101Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X100Y180.G2    net (fanout=1)        0.088   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X100Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X100Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y171.G3    net (fanout=15)       1.058   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X105Y171.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X105Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X103Y176.CE    net (fanout=1)        0.595   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X103Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (3.652ns logic, 2.270ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.297 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.G3    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X100Y183.G1    net (fanout=2)        0.142   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X100Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y183.F3    net (fanout=11)       0.072   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X97Y172.CE     net (fanout=17)       1.921   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X97Y172.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (3.113ns logic, 2.689ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.549 - 0.689)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X100Y182.G2    net (fanout=4)        0.432   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y200.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (3.017ns logic, 2.675ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.549 - 0.689)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X100Y182.G2    net (fanout=4)        0.432   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y201.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (3.017ns logic, 2.675ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.549 - 0.689)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X100Y182.G2    net (fanout=4)        0.432   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y200.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (3.017ns logic, 2.675ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.549 - 0.689)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X100Y182.G2    net (fanout=4)        0.432   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y201.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (3.017ns logic, 2.675ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (0.549 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y183.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X101Y183.G4    net (fanout=3)        0.688   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X101Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.F2    net (fanout=2)        0.449   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y201.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.364ns logic, 3.301ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (0.549 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y183.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X101Y183.G4    net (fanout=3)        0.688   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X101Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.F2    net (fanout=2)        0.449   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y200.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.364ns logic, 3.301ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (0.549 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y183.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X101Y183.G4    net (fanout=3)        0.688   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X101Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.F2    net (fanout=2)        0.449   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y200.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y200.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.364ns logic, 3.301ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (0.549 - 0.701)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y183.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X101Y183.G4    net (fanout=3)        0.688   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X101Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.F2    net (fanout=2)        0.449   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y180.F2    net (fanout=34)       0.371   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y201.CE     net (fanout=17)       1.793   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.364ns logic, 3.301ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.190ns (0.542 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.G3    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y183.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X94Y194.G2     net (fanout=34)       2.025   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X94Y194.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<4>1
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (2.974ns logic, 2.623ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.373 - 0.305)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y184.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X103Y184.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X103Y184.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y172.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X95Y172.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X95Y172.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.357 - 0.312)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y197.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    SLICE_X98Y196.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
    SLICE_X98Y196.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.519ns logic, 0.301ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.028 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y174.G1    net (fanout=10)       0.365   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.418ns logic, 0.365ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.028 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y174.G1    net (fanout=10)       0.365   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.418ns logic, 0.365ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y193.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X99Y192.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X99Y192.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.358 - 0.288)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y185.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X101Y185.BX    net (fanout=2)        0.415   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X101Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.458ns logic, 0.415ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.358 - 0.288)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y185.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X101Y185.BY    net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X101Y185.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.541ns logic, 0.333ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.418 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y175.G2    net (fanout=13)       0.490   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y175.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.395ns logic, 0.490ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.418 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y175.G2    net (fanout=13)       0.490   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y175.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.395ns logic, 0.490ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.418 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y174.G2    net (fanout=13)       0.490   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.395ns logic, 0.490ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.418 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y174.G2    net (fanout=13)       0.490   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.395ns logic, 0.490ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.390 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y186.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X105Y187.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X105Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.028 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X104Y174.G2    net (fanout=13)       0.451   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X104Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.395ns logic, 0.451ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.028 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X104Y174.G2    net (fanout=13)       0.451   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X104Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.395ns logic, 0.451ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.043 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y169.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X101Y168.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X101Y168.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.418 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y173.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y175.G3    net (fanout=13)       0.489   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y175.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.476ns logic, 0.489ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.418 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y173.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y174.G3    net (fanout=13)       0.489   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.476ns logic, 0.489ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.418 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y173.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y174.G3    net (fanout=13)       0.489   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y174.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.476ns logic, 0.489ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.418 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y173.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y175.G3    net (fanout=13)       0.489   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y175.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.476ns logic, 0.489ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X98Y173.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X98Y173.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X98Y173.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X98Y173.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X96Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X96Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X96Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X96Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.749ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 0)
  Clock Path Skew:      -5.028ns (-1.388 - 3.640)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y64.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y65.SR      net (fanout=3)        0.764   ftop/clkN210/rstInD
    SLICE_X72Y65.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.957ns logic, 0.764ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 0)
  Clock Path Skew:      -3.534ns (-0.622 - 2.912)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y64.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y65.SR      net (fanout=3)        0.611   ftop/clkN210/rstInD
    SLICE_X72Y65.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.709ns logic, 0.611ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y65.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y65.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y65.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4580392 paths analyzed, 61768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.576ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 0)
  Clock Path Skew:      -4.955ns (-1.315 - 3.640)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y64.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y32.SR      net (fanout=3)        2.800   ftop/clkN210/rstInD
    SLICE_X73Y32.CLK     Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.957ns logic, 2.800ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.298ns (Levels of Logic = 16)
  Clock Path Skew:      -0.278ns (0.505 - 0.783)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.YQ      Tcko                  0.524   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X58Y34.G1      net (fanout=78)       2.087   ftop/cp/cpReq<9>
    SLICE_X58Y34.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F27
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X61Y38.F3      net (fanout=1)        0.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X61Y38.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X54Y47.G1      net (fanout=5)        0.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X54Y47.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X69Y53.F2      net (fanout=17)       1.623   ftop/cp/N158
    SLICE_X69Y53.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X61Y46.G4      net (fanout=6)        0.802   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X61Y46.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.298ns (7.226ns logic, 11.072ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rRdPtr_8 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.509ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.700 - 0.757)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rRdPtr_8 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y58.XQ      Tcko                  0.495   ftop/edp1/edp_outBF_rRdPtr<8>
                                                       ftop/edp1/edp_outBF_rRdPtr_8
    SLICE_X21Y63.F4      net (fanout=5)        1.565   ftop/edp1/edp_outBF_rRdPtr<8>
    SLICE_X21Y63.COUT    Topcyf                1.026   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X14Y146.F2     net (fanout=136)      3.494   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X14Y146.X      Tilo                  0.601   ftop/edp1/edp_outFunl_inF_D_OUT<32>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<120>_SW0
    SLICE_X15Y147.SR     net (fanout=1)        0.965   ftop/edp1/edp_tlpBRAM_mRespF/N232
    SLICE_X15Y147.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<120>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120
    -------------------------------------------------  ---------------------------
    Total                                     18.509ns (6.743ns logic, 11.766ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rRdPtr_8 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.413ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.637 - 0.757)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rRdPtr_8 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y58.XQ      Tcko                  0.495   ftop/edp1/edp_outBF_rRdPtr<8>
                                                       ftop/edp1/edp_outBF_rRdPtr_8
    SLICE_X21Y63.F4      net (fanout=5)        1.565   ftop/edp1/edp_outBF_rRdPtr<8>
    SLICE_X21Y63.COUT    Topcyf                1.026   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X20Y150.F3     net (fanout=136)      3.410   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X20Y150.X      Tilo                  0.601   ftop/edp1/edp_outFunl_inF_D_OUT<17>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<105>_SW0
    SLICE_X20Y151.SR     net (fanout=1)        0.953   ftop/edp1/edp_tlpBRAM_mRespF/N266
    SLICE_X20Y151.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<105>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105
    -------------------------------------------------  ---------------------------
    Total                                     18.413ns (6.743ns logic, 11.670ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.486ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.700 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rWrPtr_2 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.XQ      Tcko                  0.495   ftop/edp1/edp_outBF_rWrPtr<2>
                                                       ftop/edp1/edp_outBF_rWrPtr_2
    SLICE_X21Y61.G3      net (fanout=9)        1.299   ftop/edp1/edp_outBF_rWrPtr<2>
    SLICE_X21Y61.COUT    Topcyg                1.009   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X21Y62.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X14Y146.F2     net (fanout=136)      3.494   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X14Y146.X      Tilo                  0.601   ftop/edp1/edp_outFunl_inF_D_OUT<32>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<120>_SW0
    SLICE_X15Y147.SR     net (fanout=1)        0.965   ftop/edp1/edp_tlpBRAM_mRespF/N232
    SLICE_X15Y147.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<120>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120
    -------------------------------------------------  ---------------------------
    Total                                     18.486ns (6.986ns logic, 11.500ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.230ns (Levels of Logic = 17)
  Clock Path Skew:      -0.287ns (0.505 - 0.792)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y29.XQ      Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X65Y47.F2      net (fanout=11)       1.841   ftop/cp/cpReq<21>
    SLICE_X65Y47.X       Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X65Y48.G4      net (fanout=2)        0.643   ftop/cp/wn__h36490<2>
    SLICE_X65Y48.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y44.G4      net (fanout=11)       0.652   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y44.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X58Y45.G1      net (fanout=8)        0.437   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X58Y45.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X55Y43.G4      net (fanout=27)       0.694   ftop/cp/N205
    SLICE_X55Y43.Y       Tilo                  0.561   ftop/cp/N163
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y46.G2      net (fanout=4)        1.098   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y46.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.230ns (7.783ns logic, 10.447ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.228ns (Levels of Logic = 10)
  Clock Path Skew:      -0.278ns (0.505 - 0.783)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.YQ      Tcko                  0.524   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X58Y34.G1      net (fanout=78)       2.087   ftop/cp/cpReq<9>
    SLICE_X58Y34.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F27
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X61Y38.F3      net (fanout=1)        0.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X61Y38.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X54Y47.G1      net (fanout=5)        0.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X54Y47.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X66Y62.G4      net (fanout=17)       2.074   ftop/cp/N158
    SLICE_X66Y62.Y       Tilo                  0.616   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X61Y52.F1      net (fanout=10)       0.990   ftop/cp/N141
    SLICE_X61Y52.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.228ns (6.517ns logic, 11.711ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.390ns (Levels of Logic = 11)
  Clock Path Skew:      -0.104ns (0.637 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rWrPtr_2 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.XQ      Tcko                  0.495   ftop/edp1/edp_outBF_rWrPtr<2>
                                                       ftop/edp1/edp_outBF_rWrPtr_2
    SLICE_X21Y61.G3      net (fanout=9)        1.299   ftop/edp1/edp_outBF_rWrPtr<2>
    SLICE_X21Y61.COUT    Topcyg                1.009   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X21Y62.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X20Y150.F3     net (fanout=136)      3.410   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X20Y150.X      Tilo                  0.601   ftop/edp1/edp_outFunl_inF_D_OUT<17>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<105>_SW0
    SLICE_X20Y151.SR     net (fanout=1)        0.953   ftop/edp1/edp_tlpBRAM_mRespF/N266
    SLICE_X20Y151.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<105>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105
    -------------------------------------------------  ---------------------------
    Total                                     18.390ns (6.986ns logic, 11.404ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.183ns (Levels of Logic = 17)
  Clock Path Skew:      -0.287ns (0.505 - 0.792)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y28.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X65Y47.F4      net (fanout=10)       1.719   ftop/cp/cpReq<22>
    SLICE_X65Y47.X       Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X65Y48.G4      net (fanout=2)        0.643   ftop/cp/wn__h36490<2>
    SLICE_X65Y48.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X58Y44.G4      net (fanout=11)       0.652   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X58Y44.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X58Y45.G1      net (fanout=8)        0.437   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X58Y45.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X55Y43.G4      net (fanout=27)       0.694   ftop/cp/N205
    SLICE_X55Y43.Y       Tilo                  0.561   ftop/cp/N163
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y46.G2      net (fanout=4)        1.098   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y46.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.183ns (7.858ns logic, 10.325ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.264ns (Levels of Logic = 15)
  Clock Path Skew:      -0.172ns (0.505 - 0.677)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y29.XQ      Tcko                  0.521   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X64Y44.G1      net (fanout=3)        1.918   ftop/cp/cpReq<27>
    SLICE_X64Y44.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X64Y45.F1      net (fanout=2)        0.413   ftop/cp/wn___1__h37280<3>
    SLICE_X64Y45.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X51Y47.G4      net (fanout=11)       1.252   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X51Y47.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y50.G3      net (fanout=8)        0.821   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X47Y50.F3      net (fanout=39)       0.325   ftop/cp/N202
    SLICE_X47Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y48.G4      net (fanout=4)        0.890   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.264ns (7.563ns logic, 10.701ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.191ns (Levels of Logic = 16)
  Clock Path Skew:      -0.239ns (0.505 - 0.744)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y20.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_12
    SLICE_X58Y34.G2      net (fanout=11)       1.908   ftop/cp/cpReq<12>
    SLICE_X58Y34.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F27
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X61Y38.F3      net (fanout=1)        0.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X61Y38.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X54Y47.G1      net (fanout=5)        0.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X54Y47.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X69Y53.F2      net (fanout=17)       1.623   ftop/cp/N158
    SLICE_X69Y53.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X61Y46.G4      net (fanout=6)        0.802   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X61Y46.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.191ns (7.298ns logic, 10.893ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rWrPtr_5 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.371ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (0.700 - 0.752)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rWrPtr_5 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.YQ      Tcko                  0.524   ftop/edp1/edp_outBF_rWrPtr<4>
                                                       ftop/edp1/edp_outBF_rWrPtr_5
    SLICE_X21Y62.F1      net (fanout=9)        1.268   ftop/edp1/edp_outBF_rWrPtr<5>
    SLICE_X21Y62.COUT    Topcyf                1.026   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X14Y146.F2     net (fanout=136)      3.494   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X14Y146.X      Tilo                  0.601   ftop/edp1/edp_outFunl_inF_D_OUT<32>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<120>_SW0
    SLICE_X15Y147.SR     net (fanout=1)        0.965   ftop/edp1/edp_tlpBRAM_mRespF/N232
    SLICE_X15Y147.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<120>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_120
    -------------------------------------------------  ---------------------------
    Total                                     18.371ns (6.902ns logic, 11.469ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rRdPtr_8 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.302ns (Levels of Logic = 9)
  Clock Path Skew:      -0.107ns (0.650 - 0.757)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rRdPtr_8 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y58.XQ      Tcko                  0.495   ftop/edp1/edp_outBF_rRdPtr<8>
                                                       ftop/edp1/edp_outBF_rRdPtr_8
    SLICE_X21Y63.F4      net (fanout=5)        1.565   ftop/edp1/edp_outBF_rRdPtr<8>
    SLICE_X21Y63.COUT    Topcyf                1.026   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X19Y151.G3     net (fanout=136)      3.048   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X19Y151.Y      Tilo                  0.561   ftop/edp1/edp_outFunl_inF_D_OUT<97>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<25>_SW0
    SLICE_X19Y150.SR     net (fanout=1)        1.244   ftop/edp1/edp_tlpBRAM_mRespF/N166
    SLICE_X19Y150.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<25>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.302ns (6.703ns logic, 11.599ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/cpReq_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.226ns (Levels of Logic = 9)
  Clock Path Skew:      -0.182ns (0.319 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/cpReq_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.XQ      Tcko                  0.495   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_60
    SLICE_X64Y48.G4      net (fanout=12)       2.127   ftop/cp/cpReq<60>
    SLICE_X64Y48.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00011
    SLICE_X64Y48.F3      net (fanout=12)       0.592   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0001
    SLICE_X64Y48.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36491<1>
                                                       ftop/cp/_theResult_____1__h36491<1>1
    SLICE_X46Y46.G1      net (fanout=12)       1.505   ftop/cp/_theResult_____1__h36491<1>
    SLICE_X46Y46.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y57.F1      net (fanout=12)       2.114   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite477
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite477
    SLICE_X63Y56.F1      net (fanout=1)        0.125   ftop/cp/WILL_FIRE_RL_completeWorkerWrite477
    SLICE_X63Y56.X       Tilo                  0.562   ftop/cp/N1065
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite574_SW0
    SLICE_X64Y52.F3      net (fanout=1)        0.546   ftop/cp/N1065
    SLICE_X64Y52.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite574
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite574
    SLICE_X58Y53.G3      net (fanout=1)        0.744   ftop/cp/WILL_FIRE_RL_completeWorkerWrite574
    SLICE_X58Y53.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706_SW0
    SLICE_X58Y53.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite706_SW0/O
    SLICE_X58Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite706
    SLICE_X59Y32.F4      net (fanout=11)       1.267   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X59Y32.X       Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN66
    SLICE_X73Y30.CE      net (fanout=43)       3.198   ftop/cp/cpReq_EN
    SLICE_X73Y30.CLK     Tceck                 0.155   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_17
    -------------------------------------------------  ---------------------------
    Total                                     18.226ns (5.987ns logic, 12.239ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.113ns (Levels of Logic = 13)
  Clock Path Skew:      -0.287ns (0.505 - 0.792)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y29.XQ      Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X65Y47.F2      net (fanout=11)       1.841   ftop/cp/cpReq<21>
    SLICE_X65Y47.X       Tilo                  0.562   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X65Y48.G4      net (fanout=2)        0.643   ftop/cp/wn__h36490<2>
    SLICE_X65Y48.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X62Y56.G2      net (fanout=11)       1.420   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/N284
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y56.G1      net (fanout=10)       0.648   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y56.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X61Y56.G3      net (fanout=37)       0.376   ftop/cp/N200
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/cp/wrkAct_EN101
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X61Y50.G1      net (fanout=4)        0.840   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y50.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.113ns (7.263ns logic, 10.850ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rWrPtr_5 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.275ns (Levels of Logic = 10)
  Clock Path Skew:      -0.115ns (0.637 - 0.752)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rWrPtr_5 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.YQ      Tcko                  0.524   ftop/edp1/edp_outBF_rWrPtr<4>
                                                       ftop/edp1/edp_outBF_rWrPtr_5
    SLICE_X21Y62.F1      net (fanout=9)        1.268   ftop/edp1/edp_outBF_rWrPtr<5>
    SLICE_X21Y62.COUT    Topcyf                1.026   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X20Y150.F3     net (fanout=136)      3.410   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X20Y150.X      Tilo                  0.601   ftop/edp1/edp_outFunl_inF_D_OUT<17>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<105>_SW0
    SLICE_X20Y151.SR     net (fanout=1)        0.953   ftop/edp1/edp_tlpBRAM_mRespF/N266
    SLICE_X20Y151.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<105>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_105
    -------------------------------------------------  ---------------------------
    Total                                     18.275ns (6.902ns logic, 11.373ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp1/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.279ns (Levels of Logic = 11)
  Clock Path Skew:      -0.091ns (0.650 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp1/edp_outBF_rWrPtr_2 to ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.XQ      Tcko                  0.495   ftop/edp1/edp_outBF_rWrPtr<2>
                                                       ftop/edp1/edp_outBF_rWrPtr_2
    SLICE_X21Y61.G3      net (fanout=9)        1.299   ftop/edp1/edp_outBF_rWrPtr<2>
    SLICE_X21Y61.COUT    Topcyg                1.009   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_lut<1>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X21Y62.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<1>
    SLICE_X21Y62.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<2>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.CIN     net (fanout=1)        0.000   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<3>
    SLICE_X21Y63.COUT    Tbyp                  0.130   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<4>
                                                       ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.G1     net (fanout=9)        1.839   ftop/edp1/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455_cy<5>
    SLICE_X20Y123.Y      Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta58
    SLICE_X14Y128.G2     net (fanout=61)       0.840   ftop/edp1/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X14Y128.Y      Tilo                  0.616   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.F4     net (fanout=40)       0.061   ftop/edp1/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X14Y128.X      Tilo                  0.601   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X9Y139.G2      net (fanout=329)      1.484   ftop/edp1/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X9Y139.Y       Tilo                  0.561   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.F4      net (fanout=20)       0.052   ftop/edp1/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X9Y139.X       Tilo                  0.562   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X6Y162.G3      net (fanout=3)        0.842   ftop/edp1/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X6Y162.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp1/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X6Y176.G2      net (fanout=7)        0.624   ftop/edp1/edp_tlpBRAM_mRespF_DEQ
    SLICE_X6Y176.Y       Tilo                  0.616   ftop/edp1/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp1/edp_tlpBRAM_mRespF/d0d11
    SLICE_X19Y151.G3     net (fanout=136)      3.048   ftop/edp1/edp_tlpBRAM_mRespF/d0d1
    SLICE_X19Y151.Y      Tilo                  0.561   ftop/edp1/edp_outFunl_inF_D_OUT<97>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_or0000<25>_SW0
    SLICE_X19Y150.SR     net (fanout=1)        1.244   ftop/edp1/edp_tlpBRAM_mRespF/N166
    SLICE_X19Y150.CLK    Tsrck                 0.433   ftop/edp1/edp_tlpBRAM_mRespF_D_OUT<25>
                                                       ftop/edp1/edp_tlpBRAM_mRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.279ns (6.946ns logic, 11.333ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.084ns (Levels of Logic = 13)
  Clock Path Skew:      -0.286ns (0.505 - 0.791)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y29.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X64Y47.G1      net (fanout=46)       1.544   ftop/cp/cpReq<36>
    SLICE_X64Y47.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X64Y47.F2      net (fanout=11)       0.610   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X64Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<1>
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y56.G4      net (fanout=11)       1.653   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/N284
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y56.G1      net (fanout=10)       0.648   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y56.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X61Y56.G3      net (fanout=37)       0.376   ftop/cp/N200
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/cp/wrkAct_EN101
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X61Y50.G1      net (fanout=4)        0.840   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X61Y50.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.084ns (7.331ns logic, 10.753ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.079ns (Levels of Logic = 15)
  Clock Path Skew:      -0.287ns (0.505 - 0.792)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y29.XQ      Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X64Y45.G1      net (fanout=11)       2.104   ftop/cp/cpReq<21>
    SLICE_X64Y45.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X64Y45.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X64Y45.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X51Y47.G4      net (fanout=11)       1.252   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X51Y47.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y50.G3      net (fanout=8)        0.821   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X47Y50.F3      net (fanout=39)       0.325   ftop/cp/N202
    SLICE_X47Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y48.G4      net (fanout=4)        0.890   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.079ns (7.563ns logic, 10.516ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.096ns (Levels of Logic = 15)
  Clock Path Skew:      -0.266ns (0.505 - 0.771)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y28.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X64Y44.G3      net (fanout=8)        1.675   ftop/cp/cpReq<24>
    SLICE_X64Y44.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X64Y45.F1      net (fanout=2)        0.413   ftop/cp/wn___1__h37280<3>
    SLICE_X64Y45.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X51Y47.G4      net (fanout=11)       1.252   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X51Y47.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y50.G3      net (fanout=8)        0.821   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X47Y50.F3      net (fanout=39)       0.325   ftop/cp/N202
    SLICE_X47Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y48.G4      net (fanout=4)        0.890   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y52.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y53.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y54.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X69Y41.G3      net (fanout=12)       1.827   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X76Y42.G3      net (fanout=7)        0.676   ftop/cp/cpRespF_ENQ
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X84Y27.F3      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X84Y27.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X84Y26.SR      net (fanout=1)        0.959   ftop/cp/cpRespF/N14
    SLICE_X84Y26.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.096ns (7.638ns logic, 10.458ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.799 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y16.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X58Y15.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X58Y15.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.799 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y16.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X58Y15.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X58Y15.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_11 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.182ns (0.806 - 0.624)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_11 to ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y103.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_11
    SLICE_X84Y104.BY     net (fanout=2)        0.354   ftop/cp_wci_Vm_13_MData<11>
    SLICE_X84Y104.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<11>
                                                       ftop/edp0/wci_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.287ns logic, 0.354ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.648 - 0.514)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.XQ      Tcko                  0.396   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X40Y37.BY      net (fanout=2)        0.328   ftop/cp/td<25>
    SLICE_X40Y37.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.266ns logic, 0.328ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_11 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.182ns (0.806 - 0.624)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_11 to ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y103.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_11
    SLICE_X84Y104.BY     net (fanout=2)        0.354   ftop/cp_wci_Vm_13_MData<11>
    SLICE_X84Y104.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<11>
                                                       ftop/edp0/wci_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.288ns logic, 0.354ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.648 - 0.514)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.XQ      Tcko                  0.396   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X40Y37.BY      net (fanout=2)        0.328   ftop/cp/td<25>
    SLICE_X40Y37.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.267ns logic, 0.328ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_22 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem55.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.611 - 0.477)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_22 to ftop/cp/timeServ_setRefF/Mram_fifoMem55.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.YQ      Tcko                  0.419   ftop/cp/td<23>
                                                       ftop/cp/td_22
    SLICE_X42Y39.BY      net (fanout=2)        0.317   ftop/cp/td<22>
    SLICE_X42Y39.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<54>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem55.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.289ns logic, 0.317ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_22 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem55.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.611 - 0.477)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_22 to ftop/cp/timeServ_setRefF/Mram_fifoMem55.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.YQ      Tcko                  0.419   ftop/cp/td<23>
                                                       ftop/cp/td_22
    SLICE_X42Y39.BY      net (fanout=2)        0.317   ftop/cp/td<22>
    SLICE_X42Y39.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<54>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem55.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.290ns logic, 0.317ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.594 - 0.457)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y111.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X84Y111.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X84Y111.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.594 - 0.457)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y111.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X84Y111.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X84Y111.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_20 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.625 - 0.529)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_20 to ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_20
    SLICE_X22Y14.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<20>
    SLICE_X22Y14.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_20 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.625 - 0.529)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_20 to ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_20
    SLICE_X22Y14.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<20>
    SLICE_X22Y14.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.428 - 0.334)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y29.BY     net (fanout=3)        0.326   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y29.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.428 - 0.334)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y29.BY     net (fanout=3)        0.326   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y29.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.633 - 0.503)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.YQ      Tcko                  0.419   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X40Y34.BY      net (fanout=2)        0.341   ftop/cp/td<14>
    SLICE_X40Y34.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.633 - 0.503)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.YQ      Tcko                  0.419   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X40Y34.BY      net (fanout=2)        0.341   ftop/cp/td<14>
    SLICE_X40Y34.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sma0/wsiM_reqFifo_q_0_27 (FF)
  Destination:          ftop/bias/wsiS_reqFifo/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.397 - 0.326)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/sma0/wsiM_reqFifo_q_0_27 to ftop/bias/wsiS_reqFifo/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y175.XQ     Tcko                  0.396   ftop/sma0_wsiM0_MData<15>
                                                       ftop/sma0/wsiM_reqFifo_q_0_27
    SLICE_X80Y174.BY     net (fanout=2)        0.329   ftop/sma0_wsiM0_MData<15>
    SLICE_X80Y174.CLK    Tdh         (-Th)     0.130   ftop/bias/wsiS_reqFifo/_varindex0000<27>
                                                       ftop/bias/wsiS_reqFifo/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sma0/wsiM_reqFifo_q_0_27 (FF)
  Destination:          ftop/bias/wsiS_reqFifo/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.397 - 0.326)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/sma0/wsiM_reqFifo_q_0_27 to ftop/bias/wsiS_reqFifo/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y175.XQ     Tcko                  0.396   ftop/sma0_wsiM0_MData<15>
                                                       ftop/sma0/wsiM_reqFifo_q_0_27
    SLICE_X80Y174.BY     net (fanout=2)        0.329   ftop/sma0_wsiM0_MData<15>
    SLICE_X80Y174.CLK    Tdh         (-Th)     0.129   ftop/bias/wsiS_reqFifo/_varindex0000<27>
                                                       ftop/bias/wsiS_reqFifo/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_6 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.712 - 0.622)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_6 to ftop/edp0/wci_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y104.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_6
    SLICE_X82Y103.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<6>
    SLICE_X82Y103.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<6>
                                                       ftop/edp0/wci_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_6 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.712 - 0.622)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_6 to ftop/edp0/wci_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y104.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_6
    SLICE_X82Y103.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<6>
    SLICE_X82Y103.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<6>
                                                       ftop/edp0/wci_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<113>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_113/SR
  Location pin: SLICE_X0Y29.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<113>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_113/SR
  Location pin: SLICE_X0Y29.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<113>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_112/SR
  Location pin: SLICE_X0Y29.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<113>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_112/SR
  Location pin: SLICE_X0Y29.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_115/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_115/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_114/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<115>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_114/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<117>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_117/SR
  Location pin: SLICE_X2Y37.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<117>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_117/SR
  Location pin: SLICE_X2Y37.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<117>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_116/SR
  Location pin: SLICE_X2Y37.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<117>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_116/SR
  Location pin: SLICE_X2Y37.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_109/SR
  Location pin: SLICE_X0Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_109/SR
  Location pin: SLICE_X0Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_108/SR
  Location pin: SLICE_X0Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<109>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_108/SR
  Location pin: SLICE_X0Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<127>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_127/SR
  Location pin: SLICE_X4Y52.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<127>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_127/SR
  Location pin: SLICE_X4Y52.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<127>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_126/SR
  Location pin: SLICE_X4Y52.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<127>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_126/SR
  Location pin: SLICE_X4Y52.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.288ns|            0|            0|            2|      4580393|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.749ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.576ns|          N/A|            0|            0|      4580392|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.147|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.895|         |    3.552|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.576|         |         |         |
sys0_clkp      |   18.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.576|         |         |         |
sys0_clkp      |   18.576|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4596652 paths, 0 nets, and 118478 connections

Design statistics:
   Minimum period:  18.576ns{1}   (Maximum frequency:  53.833MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 19 10:43:07 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 897 MB



