$date
	Sun Apr 17 02:36:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$scope module UUT $end
$var wire 4 ! I [3:0] $end
$var reg 3 " O [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 "
b0 !
$end
#100000
b1 !
#150000
b10 !
#200000
b10 "
b11 !
#250000
b100 "
b100 !
#300000
b10 "
b101 !
#350000
b110 !
#400000
b1 "
b111 !
#450000
b100 "
b1000 !
#500000
b10 "
b1001 !
#550000
b1010 !
#600000
b1 "
b1011 !
#650000
b10 "
b1100 !
#700000
b1 "
b1101 !
#750000
b1110 !
#800000
b1111 !
#850000
