Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Aug 28 10:06:03 2023
| Host         : PC-Daniel running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             73          
LUTAR-1    Warning           LUT drives async reset alert                            3           
TIMING-18  Warning           Missing input or output delay                           14          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (177)
5. checking no_input_delay (18)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (177)
--------------------------------------------------
 There are 177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.027        0.000                      0                15481        0.020        0.000                      0                15442        2.000        0.000                       0                  6778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
Clock125                        {0.000 4.000}        8.000           125.000         
  ClockVGA_System_clk_wiz_0_0   {0.000 19.863}       39.726          25.172          
  ClockXCLK_System_clk_wiz_0_0  {0.000 20.822}       41.644          24.013          
  clkfbout_System_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
clk_fpga_0                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock125                                                                                                                                                                          2.000        0.000                       0                     1  
  ClockVGA_System_clk_wiz_0_0        33.905        0.000                      0                  794        0.121        0.000                      0                  794       18.883        0.000                       0                   417  
  ClockXCLK_System_clk_wiz_0_0       39.119        0.000                      0                   46        0.122        0.000                      0                   46       19.842        0.000                       0                    36  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                    37.845        0.000                       0                     3  
clk_fpga_0                            3.027        0.000                      0                14506        0.020        0.000                      0                14506        3.750        0.000                       0                  6321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   ClockVGA_System_clk_wiz_0_0        8.468        0.000                      0                   21                                                                        
                             clk_fpga_0                       998.602        0.000                      0                    4                                                                        
ClockVGA_System_clk_wiz_0_0  clk_fpga_0                        38.281        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.500        0.000                      0                   96        0.615        0.000                      0                   96  
**default**        clk_fpga_0                                  8.508        0.000                      0                    4                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock125
  To Clock:  Clock125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clock125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClockVGA_System_clk_wiz_0_0
  To Clock:  ClockVGA_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.905ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 0.952ns (16.909%)  route 4.678ns (83.091%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.474 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X37Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 f  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.381     1.234    System_i/VideoOut/inst/SYNC_INST/state[2]
    SLICE_X35Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.358 r  System_i/VideoOut/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=27, routed)          1.661     3.019    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X41Y0          LUT4 (Prop_lut4_I2_O)        0.124     3.143 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.829     3.972    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X41Y0          LUT6 (Prop_lut6_I3_O)        0.124     4.096 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.807     4.903    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X41Y1          LUT4 (Prop_lut4_I1_O)        0.124     5.027 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.027    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X41Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.580    38.474    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X41Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.588    39.062    
                         clock uncertainty           -0.160    38.902    
    SLICE_X41Y1          FDRE (Setup_fdre_C_D)        0.029    38.931    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                 33.905    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.980ns (17.320%)  route 4.678ns (82.680%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.474 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X37Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 f  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.381     1.234    System_i/VideoOut/inst/SYNC_INST/state[2]
    SLICE_X35Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.358 r  System_i/VideoOut/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=27, routed)          1.661     3.019    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X41Y0          LUT4 (Prop_lut4_I2_O)        0.124     3.143 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.829     3.972    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X41Y0          LUT6 (Prop_lut6_I3_O)        0.124     4.096 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.807     4.903    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X41Y1          LUT5 (Prop_lut5_I1_O)        0.152     5.055 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.055    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X41Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.580    38.474    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X41Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.588    39.062    
                         clock uncertainty           -0.160    38.902    
    SLICE_X41Y1          FDRE (Setup_fdre_C_D)        0.075    38.977    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.927ns (19.690%)  route 3.781ns (80.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 38.393 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.269     1.121    System_i/VideoOut/inst/SYNC_INST/state[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.152     1.273 r  System_i/VideoOut/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=94, routed)          1.471     2.744    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.319     3.063 r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.041     4.104    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.499    38.393    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.588    38.981    
                         clock uncertainty           -0.160    38.821    
    SLICE_X35Y12         FDRE (Setup_fdre_C_R)       -0.637    38.184    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.927ns (19.690%)  route 3.781ns (80.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 38.393 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.269     1.121    System_i/VideoOut/inst/SYNC_INST/state[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.152     1.273 r  System_i/VideoOut/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=94, routed)          1.471     2.744    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.319     3.063 r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.041     4.104    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.499    38.393    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.588    38.981    
                         clock uncertainty           -0.160    38.821    
    SLICE_X35Y12         FDRE (Setup_fdre_C_R)       -0.637    38.184    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.927ns (19.690%)  route 3.781ns (80.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 38.393 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.269     1.121    System_i/VideoOut/inst/SYNC_INST/state[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.152     1.273 r  System_i/VideoOut/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=94, routed)          1.471     2.744    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.319     3.063 r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.041     4.104    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.499    38.393    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.588    38.981    
                         clock uncertainty           -0.160    38.821    
    SLICE_X35Y12         FDRE (Setup_fdre_C_R)       -0.637    38.184    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.927ns (19.690%)  route 3.781ns (80.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 38.393 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.269     1.121    System_i/VideoOut/inst/SYNC_INST/state[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.152     1.273 r  System_i/VideoOut/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=94, routed)          1.471     2.744    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.319     3.063 r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.041     4.104    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.499    38.393    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X35Y12         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.588    38.981    
                         clock uncertainty           -0.160    38.821    
    SLICE_X35Y12         FDRE (Setup_fdre_C_R)       -0.637    38.184    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.132ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.952ns (17.612%)  route 4.453ns (82.388%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.474 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X37Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 f  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.381     1.234    System_i/VideoOut/inst/SYNC_INST/state[2]
    SLICE_X35Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.358 r  System_i/VideoOut/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=27, routed)          1.661     3.019    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X41Y0          LUT4 (Prop_lut4_I2_O)        0.124     3.143 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.829     3.972    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X41Y0          LUT6 (Prop_lut6_I3_O)        0.124     4.096 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.582     4.678    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I2_O)        0.124     4.802 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.802    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X41Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.580    38.474    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X41Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.588    39.062    
                         clock uncertainty           -0.160    38.902    
    SLICE_X41Y1          FDRE (Setup_fdre_C_D)        0.031    38.933    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 34.132    

Slack (MET) :             34.245ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.378ns (25.897%)  route 3.943ns (74.103%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 38.471 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.720    -0.638    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     0.244 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          1.435     1.679    System_i/VideoOut/inst/SYNC_INST/dout[1]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.803 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.954     2.757    System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_21_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.881 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           1.110     3.991    System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.115 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.444     4.559    System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.683 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     4.683    System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.577    38.471    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y7          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.588    39.059    
                         clock uncertainty           -0.160    38.899    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)        0.029    38.928    System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                 34.245    

Slack (MET) :             34.258ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.927ns (20.468%)  route 3.602ns (79.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.392 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.269     1.121    System_i/VideoOut/inst/SYNC_INST/state[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.152     1.273 r  System_i/VideoOut/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=94, routed)          1.471     2.744    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.319     3.063 r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.862     3.925    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.498    38.392    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X35Y13         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.588    38.980    
                         clock uncertainty           -0.160    38.820    
    SLICE_X35Y13         FDRE (Setup_fdre_C_R)       -0.637    38.183    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.183    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 34.258    

Slack (MET) :             34.258ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (ClockVGA_System_clk_wiz_0_0 rise@39.726ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.927ns (20.468%)  route 3.602ns (79.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.392 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.755    -0.604    System_i/VideoOut/inst/SYNC_INST/vid_io_out_clk
    SLICE_X36Y6          FDRE                                         r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  System_i/VideoOut/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.269     1.121    System_i/VideoOut/inst/SYNC_INST/state[1]
    SLICE_X35Y7          LUT4 (Prop_lut4_I0_O)        0.152     1.273 r  System_i/VideoOut/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=94, routed)          1.471     2.744    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.319     3.063 r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.862     3.925    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                     39.726    39.726 r  
    L16                                               0.000    39.726 r  Clock125 (IN)
                         net (fo=0)                   0.000    39.726    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.147 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.309    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.204 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.803    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.894 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         1.498    38.392    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X35Y13         FDRE                                         r  System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.588    38.980    
                         clock uncertainty           -0.160    38.820    
    SLICE_X35Y13         FDRE (Setup_fdre_C_R)       -0.637    38.183    System_i/VideoTiming/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.183    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 34.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566    -0.495    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.298    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X35Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.835    -0.728    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.233    -0.495    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.076    -0.419    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566    -0.495    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.298    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X33Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834    -0.729    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.076    -0.419    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566    -0.495    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.298    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X33Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834    -0.729    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.076    -0.419    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566    -0.495    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.298    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X35Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.835    -0.728    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.233    -0.495    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.075    -0.420    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566    -0.495    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.298    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X35Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.835    -0.728    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.233    -0.495    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.075    -0.420    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.565    -0.496    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.299    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X35Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834    -0.729    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.075    -0.421    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.565    -0.496    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.299    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X35Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834    -0.729    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.075    -0.421    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.565    -0.496    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.299    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X33Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.833    -0.730    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.075    -0.421    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.592    -0.469    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X39Y5          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.272    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X39Y5          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.861    -0.702    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X39Y5          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.075    -0.394    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockVGA_System_clk_wiz_0_0 rise@0.000ns - ClockVGA_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566    -0.495    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.298    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X33Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockVGA_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834    -0.729    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.075    -0.420    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockVGA_System_clk_wiz_0_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.726
Sources:            { System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.726      37.150     RAMB36_X2Y0      System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.726      37.571     BUFGCTRL_X0Y17   System_i/VideoClock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.726      38.477     MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X43Y13     System_i/Reset_Video/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X42Y12     System_i/Reset_Video/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X43Y15     System_i/Reset_Video/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.726      38.726     SLICE_X43Y15     System_i/Reset_Video/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.726      173.634    MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.863      18.883     SLICE_X42Y13     System_i/Reset_Video/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.863      18.883     SLICE_X42Y13     System_i/Reset_Video/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y13     System_i/Reset_Video/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y13     System_i/Reset_Video/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y12     System_i/Reset_Video/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y12     System_i/Reset_Video/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.863      18.883     SLICE_X42Y13     System_i/Reset_Video/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.863      18.883     SLICE_X42Y13     System_i/Reset_Video/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y13     System_i/Reset_Video/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y13     System_i/Reset_Video/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y12     System_i/Reset_Video/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y12     System_i/Reset_Video/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y14     System_i/Reset_Video/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ClockXCLK_System_clk_wiz_0_0
  To Clock:  ClockXCLK_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.119ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.752ns (72.562%)  route 0.662ns (27.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.753    -0.606    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y37         SRL16E                                       r  System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     1.022 r  System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.662     1.685    System_i/Reset_Camera/U0/EXT_LPF/Q
    SLICE_X42Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.809 r  System_i/Reset_Camera/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.809    System_i/Reset_Camera/U0/EXT_LPF/lpf_int0__0
    SLICE_X42Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    40.928    System_i/Reset_Camera/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         40.928    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 39.119    

Slack (MET) :             39.288ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.670ns (35.902%)  route 1.196ns (64.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.750    -0.609    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X42Y34         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.091 f  System_i/Reset_Camera/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.813     0.723    System_i/Reset_Camera/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.875 r  System_i/Reset_Camera/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.383     1.257    System_i/Reset_Camera/U0/SEQ/pr_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  System_i/Reset_Camera/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDSE                                         r  System_i/Reset_Camera/U0/SEQ/pr_reg/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.305    40.546    System_i/Reset_Camera/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         40.546    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 39.288    

Slack (MET) :             39.318ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.897%)  route 1.036ns (64.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.151 f  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.687     0.537    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     0.661 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     1.009    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    40.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 39.318    

Slack (MET) :             39.318ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.897%)  route 1.036ns (64.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.151 f  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.687     0.537    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     0.661 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     1.009    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    40.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 39.318    

Slack (MET) :             39.318ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.897%)  route 1.036ns (64.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.151 f  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.687     0.537    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     0.661 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     1.009    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    40.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 39.318    

Slack (MET) :             39.318ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.897%)  route 1.036ns (64.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.151 f  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.687     0.537    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     0.661 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     1.009    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    40.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 39.318    

Slack (MET) :             39.318ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.897%)  route 1.036ns (64.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.151 f  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.687     0.537    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     0.661 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     1.009    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    40.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 39.318    

Slack (MET) :             39.318ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.897%)  route 1.036ns (64.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.151 f  System_i/Reset_Camera/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.687     0.537    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     0.661 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     1.009    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.626    41.012    
                         clock uncertainty           -0.161    40.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    40.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 39.318    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.642ns (31.196%)  route 1.416ns (68.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           1.416     1.327    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.451 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.451    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int0[1]
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.651    41.037    
                         clock uncertainty           -0.161    40.876    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.077    40.953    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         40.953    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.507ns  (required time - arrival time)
  Source:                 System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.644ns  (ClockXCLK_System_clk_wiz_0_0 rise@41.644ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.642ns (31.226%)  route 1.414ns (68.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 40.386 - 41.644 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.752    -0.607    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           1.414     1.325    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.449    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                     41.644    41.644 r  
    L16                                               0.000    41.644 r  Clock125 (IN)
                         net (fo=0)                   0.000    41.644    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.064 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.226    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    37.122 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    38.721    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    38.812 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          1.574    40.386    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.651    41.037    
                         clock uncertainty           -0.161    40.876    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.081    40.957    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 39.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.590    -0.471    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.274    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.705    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.471    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.075    -0.396    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.591    -0.470    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.273    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.704    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.470    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.075    -0.395    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.591    -0.470    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.262    System_i/Reset_Camera/U0/EXT_LPF/p_1_in4_in
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.704    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.078    -0.392    System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.590    -0.471    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.267    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.045    -0.222 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.222    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.705    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.247    -0.458    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.092    -0.366    System_i/Reset_Camera/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.591    -0.470    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.342 r  System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.290    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.098    -0.192 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.192    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.704    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.234    -0.470    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.378    System_i/Reset_Camera/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.590    -0.471    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X43Y36         FDSE                                         r  System_i/Reset_Camera/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.330 f  System_i/Reset_Camera/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.139    -0.191    System_i/Reset_Camera/U0/SEQ/Pr_out
    SLICE_X42Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.146 r  System_i/Reset_Camera/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.146    System_i/Reset_Camera/U0/SEQ_n_4
    SLICE_X42Y36         FDRE                                         r  System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.705    System_i/Reset_Camera/U0/slowest_sync_clk
    SLICE_X42Y36         FDRE                                         r  System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121    -0.337    System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.590    -0.471    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134    -0.196    System_i/Reset_Camera/U0/EXT_LPF/p_3_in1_in
    SLICE_X40Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.705    System_i/Reset_Camera/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070    -0.388    System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.998%)  route 0.128ns (38.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.590    -0.471    System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  System_i/Reset_Camera/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.128    -0.179    System_i/Reset_Camera/U0/SEQ/seq_cnt[3]
    SLICE_X42Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.134 r  System_i/Reset_Camera/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    System_i/Reset_Camera/U0/SEQ/p_3_out[0]
    SLICE_X42Y34         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.857    -0.706    System_i/Reset_Camera/U0/SEQ/slowest_sync_clk
    SLICE_X42Y34         FDRE                                         r  System_i/Reset_Camera/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.457    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.121    -0.336    System_i/Reset_Camera/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.590    -0.471    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.223    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.705    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y36         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.234    -0.471    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.017    -0.454    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Destination:            System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by ClockXCLK_System_clk_wiz_0_0  {rise@0.000ns fall@20.822ns period=41.644ns})
  Path Group:             ClockXCLK_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClockXCLK_System_clk_wiz_0_0 rise@0.000ns - ClockXCLK_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.591    -0.470    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.342 r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.222    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ClockXCLK_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock125 (IN)
                         net (fo=0)                   0.000     0.000    System_i/VideoClock/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System_i/VideoClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System_i/VideoClock/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System_i/VideoClock/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.704    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y37         FDRE                                         r  System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.234    -0.470    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.017    -0.453    System_i/Reset_Camera/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockXCLK_System_clk_wiz_0_0
Waveform(ns):       { 0.000 20.822 }
Period(ns):         41.644
Sources:            { System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.644      39.489     BUFGCTRL_X0Y16   System_i/VideoClock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.644      40.395     MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X42Y36     System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X43Y37     System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X43Y37     System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X43Y37     System_i/Reset_Camera/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.644      40.644     SLICE_X41Y36     System_i/Reset_Camera/U0/EXT_LPF/lpf_asr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.644      171.716    MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.822      19.842     SLICE_X42Y37     System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.822      19.842     SLICE_X42Y37     System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X42Y36     System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X42Y36     System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.822      19.842     SLICE_X42Y37     System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.822      19.842     SLICE_X42Y37     System_i/Reset_Camera/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X42Y36     System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X42Y36     System_i/Reset_Camera/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.822      20.322     SLICE_X40Y36     System_i/Reset_Camera/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { System_i/VideoClock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   System_i/VideoClock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  System_i/VideoClock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.042ns (16.304%)  route 5.349ns (83.696%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.682     2.990    System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X12Y1          FDRE                                         r  System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.518     3.508 f  System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=6, routed)           1.730     5.238    System_i/VDMA_Display/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.362 r  System_i/VDMA_Display/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rready_INST_0/O
                         net (fo=2, routed)           0.900     6.262    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124     6.386 f  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_i_4/O
                         net (fo=1, routed)           0.491     6.877    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.001 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_ready_i_i_2/O
                         net (fo=6, routed)           0.829     7.830    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.152     7.982 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i[66]_i_1/O
                         net (fo=67, routed)          1.399     9.381    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/E[0]
    SLICE_X5Y1           FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.552    12.744    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X5Y1           FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.413    12.408    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.042ns (16.304%)  route 5.349ns (83.696%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.682     2.990    System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X12Y1          FDRE                                         r  System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.518     3.508 f  System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=6, routed)           1.730     5.238    System_i/VDMA_Display/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/full
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.362 r  System_i/VDMA_Display/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rready_INST_0/O
                         net (fo=2, routed)           0.900     6.262    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124     6.386 f  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_i_4/O
                         net (fo=1, routed)           0.491     6.877    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.001 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_ready_i_i_2/O
                         net (fo=6, routed)           0.829     7.830    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.152     7.982 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i[66]_i_1/O
                         net (fo=67, routed)          1.399     9.381    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/E[0]
    SLICE_X5Y1           FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.552    12.744    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X5Y1           FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.413    12.408    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.642ns (10.504%)  route 5.470ns (89.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.490     8.067    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     8.191 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.980     9.171    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.547    12.740    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/C
                         clock pessimism              0.130    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    12.286    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.642ns (10.504%)  route 5.470ns (89.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.490     8.067    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     8.191 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.980     9.171    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.547    12.740    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/C
                         clock pessimism              0.130    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    12.286    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.642ns (10.504%)  route 5.470ns (89.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.490     8.067    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     8.191 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.980     9.171    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.547    12.740    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/C
                         clock pessimism              0.130    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    12.286    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.642ns (10.504%)  route 5.470ns (89.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.490     8.067    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     8.191 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.980     9.171    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.547    12.740    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X1Y5           FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/C
                         clock pessimism              0.130    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    12.286    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.642ns (10.537%)  route 5.451ns (89.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.308     7.885    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.124     8.009 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=50, routed)          1.143     9.152    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.543    12.735    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    12.282    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.642ns (10.537%)  route 5.451ns (89.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.308     7.885    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.124     8.009 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=50, routed)          1.143     9.152    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.543    12.735    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    12.282    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.642ns (10.537%)  route 5.451ns (89.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.308     7.885    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.124     8.009 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=50, routed)          1.143     9.152    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.543    12.735    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    12.282    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.642ns (10.537%)  route 5.451ns (89.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.751     3.059    System_i/Reset_ProcessingSystem/U0/slowest_sync_clk
    SLICE_X38Y42         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 f  System_i/Reset_ProcessingSystem/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          4.308     7.885    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.124     8.009 r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=50, routed)          1.143     9.152    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.543    12.735    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X3Y17          FDRE                                         r  System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    12.282    System_i/AXI/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMS32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMS32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X16Y1          RAMS32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMS32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.118    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.180    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.564     0.905    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.180    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y1          RAMD32                                       r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y1          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3  System_i/VDMA_Camera/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3  System_i/VDMA_Camera/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0  System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0  System_i/VDMA_Display/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2  System_i/VDMA_Camera/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2  System_i/VDMA_Camera/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2  System_i/VDMA_Camera/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2  System_i/VDMA_Camera/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y4  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y10  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ClockVGA_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.260ns  (logic 0.478ns (37.944%)  route 0.782ns (62.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.782     1.260    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X31Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)       -0.272     9.728    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.594%)  route 0.825ns (64.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.825     1.281    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X36Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.095     9.905    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.731%)  route 0.857ns (65.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.857     1.313    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X32Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y4          FDRE (Setup_fdre_C_D)       -0.047     9.953    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.730%)  route 0.615ns (56.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.615     1.093    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X33Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)       -0.266     9.734    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.895%)  route 0.747ns (62.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.747     1.203    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X35Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.095     9.905    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.774%)  route 0.634ns (60.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.634     1.053    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X34Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)       -0.222     9.778    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.645%)  route 0.642ns (55.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.642     1.160    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X32Y1          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y1          FDRE (Setup_fdre_C_D)       -0.047     9.953    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.925ns  (logic 0.478ns (51.676%)  route 0.447ns (48.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.447     0.925    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X33Y0          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y0          FDRE (Setup_fdre_C_D)       -0.267     9.733    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.181%)  route 0.469ns (52.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.469     0.888    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X35Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.267     9.733    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             ClockVGA_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.786%)  route 0.589ns (53.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.589     1.107    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X32Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y3          FDRE (Setup_fdre_C_D)       -0.047     9.953    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                  8.846    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.602ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.602ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.180ns  (logic 0.419ns (35.497%)  route 0.761ns (64.503%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE                         0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.761     1.180    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y19         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)       -0.218   999.782    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                998.602    

Slack (MET) :             999.005ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.684%)  route 0.444ns (49.316%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.444     0.900    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y17         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)       -0.095   999.905    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                999.005    

Slack (MET) :             999.143ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.810ns  (logic 0.456ns (56.270%)  route 0.354ns (43.730%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE                         0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.354     0.810    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y19         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)       -0.047   999.953    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                999.143    

Slack (MET) :             999.144ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.763ns  (logic 0.456ns (59.740%)  route 0.307ns (40.260%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.307     0.763    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y17         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)       -0.093   999.907    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                999.144    





---------------------------------------------------------------------------------------------------
From Clock:  ClockVGA_System_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.281ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.281ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.223ns  (logic 0.478ns (39.088%)  route 0.745ns (60.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.745     1.223    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X42Y2          FDRE (Setup_fdre_C_D)       -0.222    39.504    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.504    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 38.281    

Slack (MET) :             38.337ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.294ns  (logic 0.518ns (40.042%)  route 0.776ns (59.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.776     1.294    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)       -0.095    39.631    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 38.337    

Slack (MET) :             38.390ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.832%)  route 0.588ns (55.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.588     1.066    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.270    39.456    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.456    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 38.390    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.775%)  route 0.590ns (55.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.590     1.068    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)       -0.264    39.462    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.462    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.421ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.979%)  route 0.609ns (56.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.609     1.087    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)       -0.218    39.508    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.508    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 38.421    

Slack (MET) :             38.522ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.703%)  route 0.591ns (53.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591     1.109    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)       -0.095    39.631    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 38.522    

Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        0.882ns  (logic 0.419ns (47.507%)  route 0.463ns (52.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.463     0.882    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X41Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)       -0.270    39.456    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.456    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.611ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.020ns  (logic 0.518ns (50.778%)  route 0.502ns (49.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.502     1.020    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X39Y4          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.095    39.631    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 38.611    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        1.017ns  (logic 0.518ns (50.941%)  route 0.499ns (49.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.499     1.017    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y2          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X42Y2          FDRE (Setup_fdre_C_D)       -0.047    39.679    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.679    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 38.662    

Slack (MET) :             38.733ns  (required time - arrival time)
  Source:                 System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClockVGA_System_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (MaxDelay Path 39.726ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.656%)  route 0.444ns (49.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.726ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3                                       0.000     0.000 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.444     0.900    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y3          FDRE                                         r  System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.726    39.726    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)       -0.093    39.633    System_i/VideoOut/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.633    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 38.733    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.773ns (26.344%)  route 2.161ns (73.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.333     5.917    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y4          FDPE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.507    12.699    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y4          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y4          FDPE (Recov_fdpe_C_PRE)     -0.359    12.417    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.718ns (24.389%)  route 2.226ns (75.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.674     2.982    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y3          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     4.272    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X18Y3          LUT3 (Prop_lut3_I2_O)        0.299     4.571 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.355     5.926    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X12Y3          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.507    12.699    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X12Y3          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.319    12.457    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.773ns (28.104%)  route 1.978ns (71.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.150     5.734    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y5          FDPE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.507    12.699    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y5          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X10Y5          FDPE (Recov_fdpe_C_PRE)     -0.361    12.415    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.773ns (28.104%)  route 1.978ns (71.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.150     5.734    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y5          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.507    12.699    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y5          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X10Y5          FDCE (Recov_fdce_C_CLR)     -0.319    12.457    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.773ns (28.104%)  route 1.978ns (71.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.150     5.734    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y5          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.507    12.699    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y5          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X10Y5          FDCE (Recov_fdce_C_CLR)     -0.319    12.457    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.718ns (27.059%)  route 1.935ns (72.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.674     2.982    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y3          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     4.272    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X18Y3          LUT3 (Prop_lut3_I2_O)        0.299     4.571 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.064     5.635    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y2          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.508    12.700    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y2          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.372    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.773ns (29.242%)  route 1.870ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.043     5.626    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X14Y5          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.501    12.693    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y5          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.773ns (29.242%)  route 1.870ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.043     5.626    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X14Y5          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.501    12.693    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y5          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.773ns (29.242%)  route 1.870ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.043     5.626    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X14Y5          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.501    12.693    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y5          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.773ns (29.242%)  route 1.870ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.675     2.983    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y2          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDPE (Prop_fdpe_C_Q)         0.478     3.461 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.828     4.289    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X15Y2          LUT3 (Prop_lut3_I2_O)        0.295     4.584 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.043     5.626    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X14Y5          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        1.501    12.693    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y5          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  6.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.001%)  route 0.378ns (66.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.266     1.467    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y3          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.831     1.201    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y3          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.853    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.001%)  route 0.378ns (66.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.266     1.467    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y3          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.831     1.201    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y3          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.853    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.001%)  route 0.378ns (66.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.266     1.467    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y3          FDPE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.831     1.201    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y3          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.849    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.001%)  route 0.378ns (66.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.266     1.467    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X16Y3          FDPE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.831     1.201    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X16Y3          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.849    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.001%)  route 0.378ns (66.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.266     1.467    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X16Y3          FDPE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.831     1.201    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X16Y3          FDPE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.849    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.208%)  route 0.358ns (65.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     1.447    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y1          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X17Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.829    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.208%)  route 0.358ns (65.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     1.447    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y1          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X17Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.829    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.208%)  route 0.358ns (65.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     1.447    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y1          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X17Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.829    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.208%)  route 0.358ns (65.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     1.447    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y1          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X17Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.829    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.208%)  route 0.358ns (65.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.563     0.904    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y3          FDRE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.111     1.156    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.201 f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     1.447    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y1          FDCE                                         f  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6322, routed)        0.832     1.202    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y1          FDCE                                         r  System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X17Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.829    System_i/AXI/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.508ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.478ns (38.918%)  route 0.750ns (61.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20                                      0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.750     1.228    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y20         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)       -0.264     9.736    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.738%)  route 0.503ns (51.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20                                      0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.503     0.981    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X42Y20         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)       -0.224     9.776    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20                                      0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     0.813    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X39Y20         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)       -0.095     9.905    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.240ns  (required time - arrival time)
  Source:                 System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.667ns  (logic 0.518ns (77.649%)  route 0.149ns (22.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20                                      0.000     0.000 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.149     0.667    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X39Y20         FDRE                                         r  System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)       -0.093     9.907    System_i/OV7670/U0/Sync_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  9.240    





