{"vcs1":{"timestamp_begin":1728757640.441006386, "rt":2.05, "ut":0.88, "st":0.35}}
{"vcselab":{"timestamp_begin":1728757642.590160083, "rt":1.11, "ut":0.34, "st":0.24}}
{"link":{"timestamp_begin":1728757643.790924029, "rt":0.42, "ut":0.15, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728757639.642561265}
{"VCS_COMP_START_TIME": 1728757639.642561265}
{"VCS_COMP_END_TIME": 1728757678.110950395}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332600}}
{"stitch_vcselab": {"peak_mem": 231572}}
