{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554896898907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554896898910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 12:48:18 2019 " "Processing started: Wed Apr 10 12:48:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554896898910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896898910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896898910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554896899973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554896899973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554896909764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896909764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_drawPixel " "Found entity 1: VGA_drawPixel" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554896909775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896909775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554896909784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896909784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554896909793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896909793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "FreqDiv.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FreqDiv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554896909804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896909804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock " "Found entity 1: VGA_clock" {  } { { "VGAClock.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554896909814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896909814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554896909870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_clock VGA_clock:VGAClk " "Elaborating entity \"VGA_clock\" for hierarchy \"VGA_clock:VGAClk\"" {  } { { "FPGA_MiniProject.v" "VGAClk" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554896909877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGAClock.v(9) " "Verilog HDL assignment warning at VGAClock.v(9): truncated value with size 32 to match size of target (2)" {  } { { "VGAClock.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909881 "|FPGA_MiniProject|VGA_clock:VGAClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_drawPixel VGA_drawPixel:VGA " "Elaborating entity \"VGA_drawPixel\" for hierarchy \"VGA_drawPixel:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554896909883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screenPosition VGA_IP.v(29) " "Verilog HDL or VHDL warning at VGA_IP.v(29): object \"screenPosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554896909888 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linePosition VGA_IP.v(30) " "Verilog HDL or VHDL warning at VGA_IP.v(30): object \"linePosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554896909888 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(77) " "Verilog HDL assignment warning at VGA_IP.v(77): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909888 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(78) " "Verilog HDL assignment warning at VGA_IP.v(78): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(79) " "Verilog HDL assignment warning at VGA_IP.v(79): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(80) " "Verilog HDL assignment warning at VGA_IP.v(80): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(82) " "Verilog HDL assignment warning at VGA_IP.v(82): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(92) " "Verilog HDL assignment warning at VGA_IP.v(92): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(102) " "Verilog HDL assignment warning at VGA_IP.v(102): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(112) " "Verilog HDL assignment warning at VGA_IP.v(112): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(122) " "Verilog HDL assignment warning at VGA_IP.v(122): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(134) " "Verilog HDL assignment warning at VGA_IP.v(134): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(137) " "Verilog HDL assignment warning at VGA_IP.v(137): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(162) " "Verilog HDL assignment warning at VGA_IP.v(162): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909889 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(172) " "Verilog HDL assignment warning at VGA_IP.v(172): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909890 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(182) " "Verilog HDL assignment warning at VGA_IP.v(182): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909890 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(193) " "Verilog HDL assignment warning at VGA_IP.v(193): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554896909890 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554896910710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554896910776 "|FPGA_MiniProject|B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554896910776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554896910876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554896911214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554896911530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554896911530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554896911775 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554896911775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554896911775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554896911775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554896911867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 12:48:31 2019 " "Processing ended: Wed Apr 10 12:48:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554896911867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554896911867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554896911867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554896911867 ""}
