// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 assign	out=a&b;

 endmodule

// This needs one of the digests.

module ansitodesign
1F000 with:ansi=OFF
 -> this line will be invisible on the output of the echo.

It works.

Sweevely twice:
	A.adees.scwoo@gmail.com
	
Build Id 8654 04/6/2005 2:14:12
LIBS:
J: agen
=======================================================================
Path variable settings:
 =================================================================================
Ensure directories and file exist: generate.sl files allows multiline comments as they are very useful.
****************************************************************************/

module four_input_adder(co,s,a,b,c,d);

 output [3:0] co; //carry output
 output [3:0] s; //sum output
 input [3:0] a;endmodule
