<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/sspark/Projects/01_memory_network_hw/HW/MemN2N.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="700510fs"></ZoomEndTime>
      <Cursor1Time time="552000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="20" />
   <wave_markers>
   </wave_markers>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/_en_w_init_emb_a">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/_en_w_init_emb_a</obj_property>
      <obj_property name="ObjectShortName">_en_w_init_emb_a</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/_en_w_init_emb_c">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/_en_w_init_emb_c</obj_property>
      <obj_property name="ObjectShortName">_en_w_init_emb_c</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/_en_w_init_emb_q">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/_en_w_init_emb_q</obj_property>
      <obj_property name="ObjectShortName">_en_w_init_emb_q</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/_en_w_init_fc">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/_en_w_init_fc</obj_property>
      <obj_property name="ObjectShortName">_en_w_init_fc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/_en_w_init_fc_w_sm">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/_en_w_init_fc_w_sm</obj_property>
      <obj_property name="ObjectShortName">_en_w_init_fc_w_sm</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/addr_in">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/addr_in[15:12]</obj_property>
      <obj_property name="ObjectShortName">addr_in[15:12]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/addr_in_1">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/addr_in_1[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr_in_1[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/addr_out">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/addr_out[11:0]</obj_property>
      <obj_property name="ObjectShortName">addr_out[11:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/data_in">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/data_in[1023:992]</obj_property>
      <obj_property name="ObjectShortName">data_in[1023:992]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/data_in_1">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/data_in_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in_1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/data_in_2">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/data_in_2[63:32]</obj_property>
      <obj_property name="ObjectShortName">data_in_2[63:32]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/data_out">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/data_out[1023:992]</obj_property>
      <obj_property name="ObjectShortName">data_out[1023:992]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/data_out_1">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/data_out_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="memory_network_top_module/memory_network_i/w_init_i/data_out_2">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/data_out_2[63:32]</obj_property>
      <obj_property name="ObjectShortName">data_out_2[63:32]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/en_w_init">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/en_w_init</obj_property>
      <obj_property name="ObjectShortName">en_w_init</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/en_w_init_emb_a">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/en_w_init_emb_a</obj_property>
      <obj_property name="ObjectShortName">en_w_init_emb_a</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/en_w_init_emb_c">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/en_w_init_emb_c</obj_property>
      <obj_property name="ObjectShortName">en_w_init_emb_c</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/en_w_init_emb_q">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/en_w_init_emb_q</obj_property>
      <obj_property name="ObjectShortName">en_w_init_emb_q</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/en_w_init_fc">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/en_w_init_fc</obj_property>
      <obj_property name="ObjectShortName">en_w_init_fc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="memory_network_top_module/memory_network_i/w_init_i/en_w_init_fc_w_sm">
      <obj_property name="ElementShortName">memory_network_top_module/memory_network_i/w_init_i/en_w_init_fc_w_sm</obj_property>
      <obj_property name="ObjectShortName">en_w_init_fc_w_sm</obj_property>
   </wvobject>
</wave_config>
