$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module error_handler_testbench $end
  $var wire 3 ' ERROR_NONE [2:0] $end
  $var wire 3 ( ERROR_DIVIDE_ZERO [2:0] $end
  $var wire 3 ) ERROR_OVERFLOW [2:0] $end
  $var wire 3 * ERROR_UNDERFLOW [2:0] $end
  $var wire 3 + ERROR_INVALID_OP [2:0] $end
  $var wire 16 # division_result [15:0] $end
  $var wire 9 $ addition_result [8:0] $end
  $var wire 1 % validation_result $end
  $var wire 3 & error_status [2:0] $end
  $scope module ERROR_HANDLER_INSTANCE $end
   $var wire 3 ' ERROR_NONE [2:0] $end
   $var wire 3 ( ERROR_DIVIDE_ZERO [2:0] $end
   $var wire 3 ) ERROR_OVERFLOW [2:0] $end
   $var wire 3 * ERROR_UNDERFLOW [2:0] $end
   $var wire 3 + ERROR_INVALID_OP [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1111111111111111 #
b100101100 $
0%
b100 &
b000 '
b001 (
b010 )
b011 *
b100 +
#1
