# SystemVerilog
SystemVerilog Repository on GitHub: Explore our collection of SystemVerilog code snippets, modules, and projects. This repository showcases a variety of SystemVerilog implementations for digital design, verification, and FPGA programming. Whether you're a beginner or an experienced engineer, find valuable resources, examples, and tools to enhance your SystemVerilog skills and accelerate your projects.
- ⭐ When using this resource, please cite the original publication:
    - [Montesdeoca, G., Asanza, V., Estrada, R., Valeriano, I., Muneeb, M.A. (2023). Softprocessor RISCV-EC for Edge Computing Applications. In: Barolli, L. (eds) Innovative Mobile and Internet Services in Ubiquitous Computing . IMIS 2023. Lecture Notes on Data Engineering and Communications Technologies, vol 177. Springer, Cham. https://doi.org/10.1007/978-3-031-35836-4_23](https://link.springer.com/chapter/10.1007/978-3-031-35836-4_23)

## ➡️ #DigitalSystems #DigitalElectronic #DigitalCircuits #FPGA

- # Repository technical specifications
- **IDE:** Quartus Prime 17.0.0 Build 595 04/25/2017 SJ Standard Edition
- **DEVICE:** FPGA Cyclone V SE 5CSEBA6U23I7
- **Hardware TERASIC:** DE10NANO, DE10STANDARD

## About
- [Summary](https://vasanza.blogspot.com/p/summary.html).

# Keynote
## Clone
- git status
- git clone https://github.com/vasanza/SystemVerilog.git

## Switched to Branch
- git branch -a
- git checkout NameBranch

## New Branch
- git checkout -b NameBranch

## Push
- git pull origin NameBranch
- git status
- git add .
- git status
- git commit -m "message"
- git push origin NameBrach
