fmp_rd_fifo.v,verilog,mylib,../../../../../../../amaneq-skeleton.gen/sources_1/ip/fmp_rd_fifo/sim/fmp_rd_fifo.v,
glbl.v,Verilog,mylib,glbl.v
