$date
  Tue Apr  1 19:38:34 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module reg_tb $end
$var reg 4 ! i[3:0] $end
$var reg 4 " o[3:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$scope module reg0 $end
$var reg 4 % i[3:0] $end
$var reg 1 & clock $end
$var reg 1 ' enable $end
$var reg 4 ( o[3:0] $end
$var reg 4 ) reg_content[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0101 !
b0000 "
0#
0$
b0101 %
0&
0'
b0000 (
b0000 )
#1000000
1#
1&
#2000000
0#
0&
#3000000
1$
1'
#4000000
b0101 "
1#
1&
b0101 (
b0101 )
#5000000
0#
0&
#6000000
b1010 !
b1010 %
#7000000
b1010 "
1#
1&
b1010 (
b1010 )
#8000000
0#
0&
#9000000
b1100 !
0$
b1100 %
0'
#10000000
1#
1&
#11000000
0#
0&
#12000000
