

================================================================
== Vivado HLS Report for 'histogram_opt'
================================================================
* Date:           Thu Dec 24 11:45:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_histogram
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.965 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71| 0.710 us | 0.710 us |   71|   71|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       21|       21|         3|          1|          1|    20|    yes   |
        |- loop0   |       21|       21|         3|          1|          1|    20|    yes   |
        |- Loop 3  |       11|       11|         3|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    165|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     624|    748|    -|
|Memory           |        0|      -|     128|     15|    0|
|Multiplexer      |        -|      -|       -|    349|    -|
|Register         |        -|      -|     309|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    1061|   1277|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |histogram_opt_AXILiteS_s_axi_U  |histogram_opt_AXILiteS_s_axi  |        0|      0|  112|  168|    0|
    |histogram_opt_gmem_m_axi_U      |histogram_opt_gmem_m_axi      |        2|      0|  512|  580|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |        2|      0|  624|  748|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |hist_buf_U  |histogram_opt_hiscud  |        0|  64|   5|    0|    10|   32|     1|          320|
    |in_buf_U    |histogram_opt_in_bkb  |        0|  64|  10|    0|    20|   32|     1|          640|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        0| 128|  15|    0|    30|   64|     2|          960|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |acc_fu_369_p2                       |     +    |      0|  0|  39|          32|           1|
    |i_3_fu_386_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_342_p2                       |     +    |      0|  0|  15|           5|           1|
    |i_fu_325_p2                         |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state15_pp1_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state16_pp1_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op81_store_state15     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op89_load_state16      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_336_p2                 |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln18_fu_353_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_fu_380_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln8_fu_319_p2                  |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 165|         112|          70|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |acc_0_reg_224                      |   9|          2|   32|         64|
    |ap_NS_fsm                          |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_acc_0_phi_fu_229_p4     |   9|          2|   32|         64|
    |ap_phi_mux_acc_1_in_phi_fu_261_p4  |  15|          3|   32|         96|
    |ap_phi_mux_i_0_phi_fu_216_p4       |   9|          2|    5|         10|
    |ap_phi_mux_old_0_phi_fu_251_p4     |   9|          2|   32|         64|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_AW                      |   9|          2|    1|          2|
    |gmem_blk_n_B                       |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |gmem_blk_n_W                       |   9|          2|    1|          2|
    |hist_buf_address0                  |  15|          3|    4|         12|
    |hist_buf_address1                  |  15|          3|    4|         12|
    |hist_buf_d0                        |  15|          3|   32|         96|
    |i_0_reg_212                        |   9|          2|    5|         10|
    |i_1_reg_237                        |   9|          2|    5|         10|
    |i_2_reg_269                        |   9|          2|    4|          8|
    |in_buf_address0                    |  21|          4|    5|         20|
    |old_0_reg_248                      |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 349|         74|  236|        572|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_0_reg_224                    |  32|   0|   32|          0|
    |ap_CS_fsm                        |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_428         |  32|   0|   32|          0|
    |gmem_addr_reg_413                |  30|   0|   32|          2|
    |hist3_reg_397                    |  30|   0|   30|          0|
    |hist_buf_load_1_reg_490          |  32|   0|   32|          0|
    |i_0_reg_212                      |   5|   0|    5|          0|
    |i_0_reg_212_pp0_iter1_reg        |   5|   0|    5|          0|
    |i_1_reg_237                      |   5|   0|    5|          0|
    |i_2_reg_269                      |   4|   0|    4|          0|
    |i_reg_423                        |   5|   0|    5|          0|
    |icmp_ln15_reg_443                |   1|   0|    1|          0|
    |icmp_ln15_reg_443_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_reg_462                |   1|   0|    1|          0|
    |icmp_ln28_reg_476                |   1|   0|    1|          0|
    |icmp_ln28_reg_476_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln8_reg_419                 |   1|   0|    1|          0|
    |icmp_ln8_reg_419_pp0_iter1_reg   |   1|   0|    1|          0|
    |in1_reg_402                      |  30|   0|   30|          0|
    |old_0_reg_248                    |  32|   0|   32|          0|
    |val_reg_457                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 309|   0|  311|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | histogram_opt | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | histogram_opt | return value |
|interrupt               | out |    1| ap_ctrl_hs | histogram_opt | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |      gmem     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

