
hex-mini-drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000976c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08009878  08009878  0000a878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098ec  080098ec  0000b17c  2**0
                  CONTENTS
  4 .ARM          00000000  080098ec  080098ec  0000b17c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080098ec  080098ec  0000b17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098ec  080098ec  0000a8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098f0  080098f0  0000a8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  080098f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013fc  2000017c  08009a70  0000b17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001578  08009a70  0000b578  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ec4  00000000  00000000  0000b1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c4b  00000000  00000000  00025069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001820  00000000  00000000  00028cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c3  00000000  00000000  0002a4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb37  00000000  00000000  0002b79b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e50c  00000000  00000000  000472d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098227  00000000  00000000  000657de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fda05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006620  00000000  00000000  000fda48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00104068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08009860 	.word	0x08009860

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08009860 	.word	0x08009860

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fec2 	bl	8000ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f824 	bl	80001a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 fb12 	bl	8000780 <MX_GPIO_Init>
  MX_ADC1_Init();
 800015c:	f000 f880 	bl	8000260 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000160:	f000 f8d0 	bl	8000304 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000164:	f000 fae2 	bl	800072c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000168:	f000 f930 	bl	80003cc <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 800016c:	f008 fed6 	bl	8008f1c <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 8000170:	f000 f8b4 	bl	80002dc <MX_CRC_Init>
  MX_TIM2_Init();
 8000174:	f000 f9e6 	bl	8000544 <MX_TIM2_Init>
  MX_SPI2_Init();
 8000178:	f000 f8f2 	bl	8000360 <MX_SPI2_Init>
  MX_TIM3_Init();
 800017c:	f000 fa72 	bl	8000664 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000180:	2100      	movs	r1, #0
 8000182:	4805      	ldr	r0, [pc, #20]	@ (8000198 <main+0x4c>)
 8000184:	f004 f88a 	bl	800429c <HAL_TIM_PWM_Start>
  TIM3->CCR1 = TIM3->ARR * 128 / 256;
 8000188:	4b04      	ldr	r3, [pc, #16]	@ (800019c <main+0x50>)
 800018a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800018c:	01db      	lsls	r3, r3, #7
 800018e:	4a03      	ldr	r2, [pc, #12]	@ (800019c <main+0x50>)
 8000190:	0a1b      	lsrs	r3, r3, #8
 8000192:	6353      	str	r3, [r2, #52]	@ 0x34

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000194:	bf00      	nop
 8000196:	e7fd      	b.n	8000194 <main+0x48>
 8000198:	2000030c 	.word	0x2000030c
 800019c:	40000400 	.word	0x40000400

080001a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b094      	sub	sp, #80	@ 0x50
 80001a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001aa:	2228      	movs	r2, #40	@ 0x28
 80001ac:	2100      	movs	r1, #0
 80001ae:	4618      	mov	r0, r3
 80001b0:	f009 fb2a 	bl	8009808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b4:	f107 0314 	add.w	r3, r7, #20
 80001b8:	2200      	movs	r2, #0
 80001ba:	601a      	str	r2, [r3, #0]
 80001bc:	605a      	str	r2, [r3, #4]
 80001be:	609a      	str	r2, [r3, #8]
 80001c0:	60da      	str	r2, [r3, #12]
 80001c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001d0:	2301      	movs	r3, #1
 80001d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001da:	2300      	movs	r3, #0
 80001dc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001de:	2301      	movs	r3, #1
 80001e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e2:	2302      	movs	r3, #2
 80001e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ec:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001f6:	4618      	mov	r0, r3
 80001f8:	f003 fa42 	bl	8003680 <HAL_RCC_OscConfig>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d001      	beq.n	8000206 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000202:	f000 fb1b 	bl	800083c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000206:	230f      	movs	r3, #15
 8000208:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800020a:	2302      	movs	r3, #2
 800020c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000216:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800021c:	f107 0314 	add.w	r3, r7, #20
 8000220:	2102      	movs	r1, #2
 8000222:	4618      	mov	r0, r3
 8000224:	f003 fcae 	bl	8003b84 <HAL_RCC_ClockConfig>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d001      	beq.n	8000232 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800022e:	f000 fb05 	bl	800083c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000232:	2312      	movs	r3, #18
 8000234:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800023a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800023c:	2300      	movs	r3, #0
 800023e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	4618      	mov	r0, r3
 8000244:	f003 fe52 	bl	8003eec <HAL_RCCEx_PeriphCLKConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800024e:	f000 faf5 	bl	800083c <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000252:	f003 fd81 	bl	8003d58 <HAL_RCC_EnableCSS>
}
 8000256:	bf00      	nop
 8000258:	3750      	adds	r7, #80	@ 0x50
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
	...

08000260 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000270:	4b18      	ldr	r3, [pc, #96]	@ (80002d4 <MX_ADC1_Init+0x74>)
 8000272:	4a19      	ldr	r2, [pc, #100]	@ (80002d8 <MX_ADC1_Init+0x78>)
 8000274:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000276:	4b17      	ldr	r3, [pc, #92]	@ (80002d4 <MX_ADC1_Init+0x74>)
 8000278:	2200      	movs	r2, #0
 800027a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <MX_ADC1_Init+0x74>)
 800027e:	2200      	movs	r2, #0
 8000280:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000282:	4b14      	ldr	r3, [pc, #80]	@ (80002d4 <MX_ADC1_Init+0x74>)
 8000284:	2200      	movs	r2, #0
 8000286:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000288:	4b12      	ldr	r3, [pc, #72]	@ (80002d4 <MX_ADC1_Init+0x74>)
 800028a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800028e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000290:	4b10      	ldr	r3, [pc, #64]	@ (80002d4 <MX_ADC1_Init+0x74>)
 8000292:	2200      	movs	r2, #0
 8000294:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000296:	4b0f      	ldr	r3, [pc, #60]	@ (80002d4 <MX_ADC1_Init+0x74>)
 8000298:	2201      	movs	r2, #1
 800029a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800029c:	480d      	ldr	r0, [pc, #52]	@ (80002d4 <MX_ADC1_Init+0x74>)
 800029e:	f000 fe7d 	bl	8000f9c <HAL_ADC_Init>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002a8:	f000 fac8 	bl	800083c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80002ac:	2310      	movs	r3, #16
 80002ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002b0:	2301      	movs	r3, #1
 80002b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002b4:	2300      	movs	r3, #0
 80002b6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	4619      	mov	r1, r3
 80002bc:	4805      	ldr	r0, [pc, #20]	@ (80002d4 <MX_ADC1_Init+0x74>)
 80002be:	f000 ff45 	bl	800114c <HAL_ADC_ConfigChannel>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80002c8:	f000 fab8 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000198 	.word	0x20000198
 80002d8:	40012400 	.word	0x40012400

080002dc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80002e0:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <MX_CRC_Init+0x20>)
 80002e2:	4a07      	ldr	r2, [pc, #28]	@ (8000300 <MX_CRC_Init+0x24>)
 80002e4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80002e6:	4805      	ldr	r0, [pc, #20]	@ (80002fc <MX_CRC_Init+0x20>)
 80002e8:	f001 f977 	bl	80015da <HAL_CRC_Init>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80002f2:	f000 faa3 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80002f6:	bf00      	nop
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	200001c8 	.word	0x200001c8
 8000300:	40023000 	.word	0x40023000

08000304 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000308:	4b12      	ldr	r3, [pc, #72]	@ (8000354 <MX_I2C1_Init+0x50>)
 800030a:	4a13      	ldr	r2, [pc, #76]	@ (8000358 <MX_I2C1_Init+0x54>)
 800030c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800030e:	4b11      	ldr	r3, [pc, #68]	@ (8000354 <MX_I2C1_Init+0x50>)
 8000310:	4a12      	ldr	r2, [pc, #72]	@ (800035c <MX_I2C1_Init+0x58>)
 8000312:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000314:	4b0f      	ldr	r3, [pc, #60]	@ (8000354 <MX_I2C1_Init+0x50>)
 8000316:	2200      	movs	r2, #0
 8000318:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800031a:	4b0e      	ldr	r3, [pc, #56]	@ (8000354 <MX_I2C1_Init+0x50>)
 800031c:	2200      	movs	r2, #0
 800031e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000320:	4b0c      	ldr	r3, [pc, #48]	@ (8000354 <MX_I2C1_Init+0x50>)
 8000322:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000326:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000328:	4b0a      	ldr	r3, [pc, #40]	@ (8000354 <MX_I2C1_Init+0x50>)
 800032a:	2200      	movs	r2, #0
 800032c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800032e:	4b09      	ldr	r3, [pc, #36]	@ (8000354 <MX_I2C1_Init+0x50>)
 8000330:	2200      	movs	r2, #0
 8000332:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000334:	4b07      	ldr	r3, [pc, #28]	@ (8000354 <MX_I2C1_Init+0x50>)
 8000336:	2200      	movs	r2, #0
 8000338:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800033a:	4b06      	ldr	r3, [pc, #24]	@ (8000354 <MX_I2C1_Init+0x50>)
 800033c:	2200      	movs	r2, #0
 800033e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000340:	4804      	ldr	r0, [pc, #16]	@ (8000354 <MX_I2C1_Init+0x50>)
 8000342:	f001 faeb 	bl	800191c <HAL_I2C_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800034c:	f000 fa76 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000350:	bf00      	nop
 8000352:	bd80      	pop	{r7, pc}
 8000354:	200001d0 	.word	0x200001d0
 8000358:	40005400 	.word	0x40005400
 800035c:	000186a0 	.word	0x000186a0

08000360 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000364:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <MX_SPI2_Init+0x64>)
 8000366:	4a18      	ldr	r2, [pc, #96]	@ (80003c8 <MX_SPI2_Init+0x68>)
 8000368:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800036a:	4b16      	ldr	r3, [pc, #88]	@ (80003c4 <MX_SPI2_Init+0x64>)
 800036c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000370:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000372:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <MX_SPI2_Init+0x64>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000378:	4b12      	ldr	r3, [pc, #72]	@ (80003c4 <MX_SPI2_Init+0x64>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800037e:	4b11      	ldr	r3, [pc, #68]	@ (80003c4 <MX_SPI2_Init+0x64>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000384:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <MX_SPI2_Init+0x64>)
 8000386:	2200      	movs	r2, #0
 8000388:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800038a:	4b0e      	ldr	r3, [pc, #56]	@ (80003c4 <MX_SPI2_Init+0x64>)
 800038c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000390:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000392:	4b0c      	ldr	r3, [pc, #48]	@ (80003c4 <MX_SPI2_Init+0x64>)
 8000394:	2200      	movs	r2, #0
 8000396:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000398:	4b0a      	ldr	r3, [pc, #40]	@ (80003c4 <MX_SPI2_Init+0x64>)
 800039a:	2200      	movs	r2, #0
 800039c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800039e:	4b09      	ldr	r3, [pc, #36]	@ (80003c4 <MX_SPI2_Init+0x64>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003a4:	4b07      	ldr	r3, [pc, #28]	@ (80003c4 <MX_SPI2_Init+0x64>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80003aa:	4b06      	ldr	r3, [pc, #24]	@ (80003c4 <MX_SPI2_Init+0x64>)
 80003ac:	220a      	movs	r2, #10
 80003ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003b0:	4804      	ldr	r0, [pc, #16]	@ (80003c4 <MX_SPI2_Init+0x64>)
 80003b2:	f003 fe51 	bl	8004058 <HAL_SPI_Init>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80003bc:	f000 fa3e 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000224 	.word	0x20000224
 80003c8:	40003800 	.word	0x40003800

080003cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b096      	sub	sp, #88	@ 0x58
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]
 80003de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80003e4:	2200      	movs	r2, #0
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]
 80003f2:	605a      	str	r2, [r3, #4]
 80003f4:	609a      	str	r2, [r3, #8]
 80003f6:	60da      	str	r2, [r3, #12]
 80003f8:	611a      	str	r2, [r3, #16]
 80003fa:	615a      	str	r2, [r3, #20]
 80003fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2220      	movs	r2, #32
 8000402:	2100      	movs	r1, #0
 8000404:	4618      	mov	r0, r3
 8000406:	f009 f9ff 	bl	8009808 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800040a:	4b4c      	ldr	r3, [pc, #304]	@ (800053c <MX_TIM1_Init+0x170>)
 800040c:	4a4c      	ldr	r2, [pc, #304]	@ (8000540 <MX_TIM1_Init+0x174>)
 800040e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000410:	4b4a      	ldr	r3, [pc, #296]	@ (800053c <MX_TIM1_Init+0x170>)
 8000412:	2200      	movs	r2, #0
 8000414:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000416:	4b49      	ldr	r3, [pc, #292]	@ (800053c <MX_TIM1_Init+0x170>)
 8000418:	2200      	movs	r2, #0
 800041a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024-1;
 800041c:	4b47      	ldr	r3, [pc, #284]	@ (800053c <MX_TIM1_Init+0x170>)
 800041e:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8000422:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000424:	4b45      	ldr	r3, [pc, #276]	@ (800053c <MX_TIM1_Init+0x170>)
 8000426:	2200      	movs	r2, #0
 8000428:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800042a:	4b44      	ldr	r3, [pc, #272]	@ (800053c <MX_TIM1_Init+0x170>)
 800042c:	2200      	movs	r2, #0
 800042e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000430:	4b42      	ldr	r3, [pc, #264]	@ (800053c <MX_TIM1_Init+0x170>)
 8000432:	2280      	movs	r2, #128	@ 0x80
 8000434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000436:	4841      	ldr	r0, [pc, #260]	@ (800053c <MX_TIM1_Init+0x170>)
 8000438:	f003 fe92 	bl	8004160 <HAL_TIM_Base_Init>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000442:	f000 f9fb 	bl	800083c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000446:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800044a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800044c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000450:	4619      	mov	r1, r3
 8000452:	483a      	ldr	r0, [pc, #232]	@ (800053c <MX_TIM1_Init+0x170>)
 8000454:	f004 f886 	bl	8004564 <HAL_TIM_ConfigClockSource>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800045e:	f000 f9ed 	bl	800083c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000462:	4836      	ldr	r0, [pc, #216]	@ (800053c <MX_TIM1_Init+0x170>)
 8000464:	f003 fecb 	bl	80041fe <HAL_TIM_PWM_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800046e:	f000 f9e5 	bl	800083c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000472:	2300      	movs	r3, #0
 8000474:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000476:	2300      	movs	r3, #0
 8000478:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800047a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800047e:	4619      	mov	r1, r3
 8000480:	482e      	ldr	r0, [pc, #184]	@ (800053c <MX_TIM1_Init+0x170>)
 8000482:	f004 fce7 	bl	8004e54 <HAL_TIMEx_MasterConfigSynchronization>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800048c:	f000 f9d6 	bl	800083c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000490:	2360      	movs	r3, #96	@ 0x60
 8000492:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 512;
 8000494:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000498:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800049a:	2300      	movs	r3, #0
 800049c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800049e:	2300      	movs	r3, #0
 80004a0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004a2:	2300      	movs	r3, #0
 80004a4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004a6:	2300      	movs	r3, #0
 80004a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004aa:	2300      	movs	r3, #0
 80004ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004b2:	2200      	movs	r2, #0
 80004b4:	4619      	mov	r1, r3
 80004b6:	4821      	ldr	r0, [pc, #132]	@ (800053c <MX_TIM1_Init+0x170>)
 80004b8:	f003 ff92 	bl	80043e0 <HAL_TIM_PWM_ConfigChannel>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80004c2:	f000 f9bb 	bl	800083c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80004c6:	2300      	movs	r3, #0
 80004c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004ce:	2204      	movs	r2, #4
 80004d0:	4619      	mov	r1, r3
 80004d2:	481a      	ldr	r0, [pc, #104]	@ (800053c <MX_TIM1_Init+0x170>)
 80004d4:	f003 ff84 	bl	80043e0 <HAL_TIM_PWM_ConfigChannel>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80004de:	f000 f9ad 	bl	800083c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004e6:	2208      	movs	r2, #8
 80004e8:	4619      	mov	r1, r3
 80004ea:	4814      	ldr	r0, [pc, #80]	@ (800053c <MX_TIM1_Init+0x170>)
 80004ec:	f003 ff78 	bl	80043e0 <HAL_TIM_PWM_ConfigChannel>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80004f6:	f000 f9a1 	bl	800083c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004fa:	2300      	movs	r3, #0
 80004fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000502:	2300      	movs	r3, #0
 8000504:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800050a:	2300      	movs	r3, #0
 800050c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800050e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000512:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000514:	2300      	movs	r3, #0
 8000516:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	4619      	mov	r1, r3
 800051c:	4807      	ldr	r0, [pc, #28]	@ (800053c <MX_TIM1_Init+0x170>)
 800051e:	f004 fcf7 	bl	8004f10 <HAL_TIMEx_ConfigBreakDeadTime>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8000528:	f000 f988 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800052c:	4803      	ldr	r0, [pc, #12]	@ (800053c <MX_TIM1_Init+0x170>)
 800052e:	f000 fb51 	bl	8000bd4 <HAL_TIM_MspPostInit>

}
 8000532:	bf00      	nop
 8000534:	3758      	adds	r7, #88	@ 0x58
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	2000027c 	.word	0x2000027c
 8000540:	40012c00 	.word	0x40012c00

08000544 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b092      	sub	sp, #72	@ 0x48
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800054a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8000558:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
 8000564:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000566:	f107 0320 	add.w	r3, r7, #32
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000570:	1d3b      	adds	r3, r7, #4
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]
 800057c:	611a      	str	r2, [r3, #16]
 800057e:	615a      	str	r2, [r3, #20]
 8000580:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000582:	4b37      	ldr	r3, [pc, #220]	@ (8000660 <MX_TIM2_Init+0x11c>)
 8000584:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000588:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800058a:	4b35      	ldr	r3, [pc, #212]	@ (8000660 <MX_TIM2_Init+0x11c>)
 800058c:	2200      	movs	r2, #0
 800058e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000590:	4b33      	ldr	r3, [pc, #204]	@ (8000660 <MX_TIM2_Init+0x11c>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000596:	4b32      	ldr	r3, [pc, #200]	@ (8000660 <MX_TIM2_Init+0x11c>)
 8000598:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800059c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800059e:	4b30      	ldr	r3, [pc, #192]	@ (8000660 <MX_TIM2_Init+0x11c>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000660 <MX_TIM2_Init+0x11c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005aa:	482d      	ldr	r0, [pc, #180]	@ (8000660 <MX_TIM2_Init+0x11c>)
 80005ac:	f003 fdd8 	bl	8004160 <HAL_TIM_Base_Init>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80005b6:	f000 f941 	bl	800083c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005c4:	4619      	mov	r1, r3
 80005c6:	4826      	ldr	r0, [pc, #152]	@ (8000660 <MX_TIM2_Init+0x11c>)
 80005c8:	f003 ffcc 	bl	8004564 <HAL_TIM_ConfigClockSource>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80005d2:	f000 f933 	bl	800083c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005d6:	4822      	ldr	r0, [pc, #136]	@ (8000660 <MX_TIM2_Init+0x11c>)
 80005d8:	f003 fe11 	bl	80041fe <HAL_TIM_PWM_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80005e2:	f000 f92b 	bl	800083c <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80005e6:	2300      	movs	r3, #0
 80005e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80005ea:	2300      	movs	r3, #0
 80005ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Filter = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.Commutation_Delay = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 80005f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005fa:	4619      	mov	r1, r3
 80005fc:	4818      	ldr	r0, [pc, #96]	@ (8000660 <MX_TIM2_Init+0x11c>)
 80005fe:	f004 fb77 	bl	8004cf0 <HAL_TIMEx_HallSensor_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8000608:	f000 f918 	bl	800083c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800060c:	2350      	movs	r3, #80	@ 0x50
 800060e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000614:	f107 0320 	add.w	r3, r7, #32
 8000618:	4619      	mov	r1, r3
 800061a:	4811      	ldr	r0, [pc, #68]	@ (8000660 <MX_TIM2_Init+0x11c>)
 800061c:	f004 fc1a 	bl	8004e54 <HAL_TIMEx_MasterConfigSynchronization>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000626:	f000 f909 	bl	800083c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800062a:	2360      	movs	r3, #96	@ 0x60
 800062c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000632:	2302      	movs	r3, #2
 8000634:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	220c      	movs	r2, #12
 800063e:	4619      	mov	r1, r3
 8000640:	4807      	ldr	r0, [pc, #28]	@ (8000660 <MX_TIM2_Init+0x11c>)
 8000642:	f003 fecd 	bl	80043e0 <HAL_TIM_PWM_ConfigChannel>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <MX_TIM2_Init+0x10c>
  {
    Error_Handler();
 800064c:	f000 f8f6 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000650:	4803      	ldr	r0, [pc, #12]	@ (8000660 <MX_TIM2_Init+0x11c>)
 8000652:	f000 fabf 	bl	8000bd4 <HAL_TIM_MspPostInit>

}
 8000656:	bf00      	nop
 8000658:	3748      	adds	r7, #72	@ 0x48
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200002c4 	.word	0x200002c4

08000664 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	@ 0x28
 8000668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800066a:	f107 0320 	add.w	r3, r7, #32
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]
 8000682:	615a      	str	r2, [r3, #20]
 8000684:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000686:	4b27      	ldr	r3, [pc, #156]	@ (8000724 <MX_TIM3_Init+0xc0>)
 8000688:	4a27      	ldr	r2, [pc, #156]	@ (8000728 <MX_TIM3_Init+0xc4>)
 800068a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800068c:	4b25      	ldr	r3, [pc, #148]	@ (8000724 <MX_TIM3_Init+0xc0>)
 800068e:	2200      	movs	r2, #0
 8000690:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000692:	4b24      	ldr	r3, [pc, #144]	@ (8000724 <MX_TIM3_Init+0xc0>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000698:	4b22      	ldr	r3, [pc, #136]	@ (8000724 <MX_TIM3_Init+0xc0>)
 800069a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800069e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006a0:	4b20      	ldr	r3, [pc, #128]	@ (8000724 <MX_TIM3_Init+0xc0>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <MX_TIM3_Init+0xc0>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006ac:	481d      	ldr	r0, [pc, #116]	@ (8000724 <MX_TIM3_Init+0xc0>)
 80006ae:	f003 fda6 	bl	80041fe <HAL_TIM_PWM_Init>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80006b8:	f000 f8c0 	bl	800083c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006bc:	2300      	movs	r3, #0
 80006be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006c0:	2300      	movs	r3, #0
 80006c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	4619      	mov	r1, r3
 80006ca:	4816      	ldr	r0, [pc, #88]	@ (8000724 <MX_TIM3_Init+0xc0>)
 80006cc:	f004 fbc2 	bl	8004e54 <HAL_TIMEx_MasterConfigSynchronization>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80006d6:	f000 f8b1 	bl	800083c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006da:	2360      	movs	r3, #96	@ 0x60
 80006dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80006e2:	2302      	movs	r3, #2
 80006e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2200      	movs	r2, #0
 80006ee:	4619      	mov	r1, r3
 80006f0:	480c      	ldr	r0, [pc, #48]	@ (8000724 <MX_TIM3_Init+0xc0>)
 80006f2:	f003 fe75 	bl	80043e0 <HAL_TIM_PWM_ConfigChannel>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80006fc:	f000 f89e 	bl	800083c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2204      	movs	r2, #4
 8000704:	4619      	mov	r1, r3
 8000706:	4807      	ldr	r0, [pc, #28]	@ (8000724 <MX_TIM3_Init+0xc0>)
 8000708:	f003 fe6a 	bl	80043e0 <HAL_TIM_PWM_ConfigChannel>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000712:	f000 f893 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000716:	4803      	ldr	r0, [pc, #12]	@ (8000724 <MX_TIM3_Init+0xc0>)
 8000718:	f000 fa5c 	bl	8000bd4 <HAL_TIM_MspPostInit>

}
 800071c:	bf00      	nop
 800071e:	3728      	adds	r7, #40	@ 0x28
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2000030c 	.word	0x2000030c
 8000728:	40000400 	.word	0x40000400

0800072c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000730:	4b11      	ldr	r3, [pc, #68]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000732:	4a12      	ldr	r2, [pc, #72]	@ (800077c <MX_USART1_UART_Init+0x50>)
 8000734:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	@ (8000778 <MX_USART1_UART_Init+0x4c>)
 8000764:	f004 fc25 	bl	8004fb2 <HAL_UART_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800076e:	f000 f865 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000354 	.word	0x20000354
 800077c:	40013800 	.word	0x40013800

08000780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	f107 0310 	add.w	r3, r7, #16
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000794:	4b26      	ldr	r3, [pc, #152]	@ (8000830 <MX_GPIO_Init+0xb0>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	4a25      	ldr	r2, [pc, #148]	@ (8000830 <MX_GPIO_Init+0xb0>)
 800079a:	f043 0310 	orr.w	r3, r3, #16
 800079e:	6193      	str	r3, [r2, #24]
 80007a0:	4b23      	ldr	r3, [pc, #140]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f003 0310 	and.w	r3, r3, #16
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ac:	4b20      	ldr	r3, [pc, #128]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	4a1f      	ldr	r2, [pc, #124]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007b2:	f043 0320 	orr.w	r3, r3, #32
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f003 0320 	and.w	r3, r3, #32
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	4a19      	ldr	r2, [pc, #100]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007ca:	f043 0304 	orr.w	r3, r3, #4
 80007ce:	6193      	str	r3, [r2, #24]
 80007d0:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f003 0304 	and.w	r3, r3, #4
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007dc:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4a13      	ldr	r2, [pc, #76]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007e2:	f043 0308 	orr.w	r3, r3, #8
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_GPIO_Init+0xb0>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f003 0308 	and.w	r3, r3, #8
 80007f0:	603b      	str	r3, [r7, #0]
 80007f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80007f4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80007f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000802:	f107 0310 	add.w	r3, r7, #16
 8000806:	4619      	mov	r1, r3
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <MX_GPIO_Init+0xb4>)
 800080a:	f000 ff03 	bl	8001614 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800080e:	2304      	movs	r3, #4
 8000810:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2300      	movs	r3, #0
 8000818:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	f107 0310 	add.w	r3, r7, #16
 800081e:	4619      	mov	r1, r3
 8000820:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_GPIO_Init+0xb8>)
 8000822:	f000 fef7 	bl	8001614 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000826:	bf00      	nop
 8000828:	3720      	adds	r7, #32
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40021000 	.word	0x40021000
 8000834:	40011000 	.word	0x40011000
 8000838:	40010c00 	.word	0x40010c00

0800083c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000840:	b672      	cpsid	i
}
 8000842:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <Error_Handler+0x8>

08000848 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800084e:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <HAL_MspInit+0x5c>)
 8000850:	699b      	ldr	r3, [r3, #24]
 8000852:	4a14      	ldr	r2, [pc, #80]	@ (80008a4 <HAL_MspInit+0x5c>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6193      	str	r3, [r2, #24]
 800085a:	4b12      	ldr	r3, [pc, #72]	@ (80008a4 <HAL_MspInit+0x5c>)
 800085c:	699b      	ldr	r3, [r3, #24]
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000866:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <HAL_MspInit+0x5c>)
 8000868:	69db      	ldr	r3, [r3, #28]
 800086a:	4a0e      	ldr	r2, [pc, #56]	@ (80008a4 <HAL_MspInit+0x5c>)
 800086c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000870:	61d3      	str	r3, [r2, #28]
 8000872:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <HAL_MspInit+0x5c>)
 8000874:	69db      	ldr	r3, [r3, #28]
 8000876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <HAL_MspInit+0x60>)
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	4a04      	ldr	r2, [pc, #16]	@ (80008a8 <HAL_MspInit+0x60>)
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr
 80008a4:	40021000 	.word	0x40021000
 80008a8:	40010000 	.word	0x40010000

080008ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b4:	f107 0310 	add.w	r3, r7, #16
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a14      	ldr	r2, [pc, #80]	@ (8000918 <HAL_ADC_MspInit+0x6c>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d121      	bne.n	8000910 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008cc:	4b13      	ldr	r3, [pc, #76]	@ (800091c <HAL_ADC_MspInit+0x70>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	4a12      	ldr	r2, [pc, #72]	@ (800091c <HAL_ADC_MspInit+0x70>)
 80008d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008d6:	6193      	str	r3, [r2, #24]
 80008d8:	4b10      	ldr	r3, [pc, #64]	@ (800091c <HAL_ADC_MspInit+0x70>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <HAL_ADC_MspInit+0x70>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	4a0c      	ldr	r2, [pc, #48]	@ (800091c <HAL_ADC_MspInit+0x70>)
 80008ea:	f043 0304 	orr.w	r3, r3, #4
 80008ee:	6193      	str	r3, [r2, #24]
 80008f0:	4b0a      	ldr	r3, [pc, #40]	@ (800091c <HAL_ADC_MspInit+0x70>)
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	f003 0304 	and.w	r3, r3, #4
 80008f8:	60bb      	str	r3, [r7, #8]
 80008fa:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80008fc:	237c      	movs	r3, #124	@ 0x7c
 80008fe:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000900:	2303      	movs	r3, #3
 8000902:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000904:	f107 0310 	add.w	r3, r7, #16
 8000908:	4619      	mov	r1, r3
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <HAL_ADC_MspInit+0x74>)
 800090c:	f000 fe82 	bl	8001614 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000910:	bf00      	nop
 8000912:	3720      	adds	r7, #32
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40012400 	.word	0x40012400
 800091c:	40021000 	.word	0x40021000
 8000920:	40010800 	.word	0x40010800

08000924 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a09      	ldr	r2, [pc, #36]	@ (8000958 <HAL_CRC_MspInit+0x34>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d10b      	bne.n	800094e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <HAL_CRC_MspInit+0x38>)
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	4a08      	ldr	r2, [pc, #32]	@ (800095c <HAL_CRC_MspInit+0x38>)
 800093c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000940:	6153      	str	r3, [r2, #20]
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <HAL_CRC_MspInit+0x38>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800094e:	bf00      	nop
 8000950:	3714      	adds	r7, #20
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr
 8000958:	40023000 	.word	0x40023000
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	@ 0x28
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a1d      	ldr	r2, [pc, #116]	@ (80009f0 <HAL_I2C_MspInit+0x90>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d132      	bne.n	80009e6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000980:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <HAL_I2C_MspInit+0x94>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a1b      	ldr	r2, [pc, #108]	@ (80009f4 <HAL_I2C_MspInit+0x94>)
 8000986:	f043 0308 	orr.w	r3, r3, #8
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <HAL_I2C_MspInit+0x94>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0308 	and.w	r3, r3, #8
 8000994:	613b      	str	r3, [r7, #16]
 8000996:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000998:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800099c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800099e:	2312      	movs	r3, #18
 80009a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009a2:	2303      	movs	r3, #3
 80009a4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	4812      	ldr	r0, [pc, #72]	@ (80009f8 <HAL_I2C_MspInit+0x98>)
 80009ae:	f000 fe31 	bl	8001614 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80009b2:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <HAL_I2C_MspInit+0x9c>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80009b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ba:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
 80009c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c2:	f043 0302 	orr.w	r3, r3, #2
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80009c8:	4a0c      	ldr	r2, [pc, #48]	@ (80009fc <HAL_I2C_MspInit+0x9c>)
 80009ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009cc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009ce:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <HAL_I2C_MspInit+0x94>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	4a08      	ldr	r2, [pc, #32]	@ (80009f4 <HAL_I2C_MspInit+0x94>)
 80009d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009d8:	61d3      	str	r3, [r2, #28]
 80009da:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <HAL_I2C_MspInit+0x94>)
 80009dc:	69db      	ldr	r3, [r3, #28]
 80009de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009e6:	bf00      	nop
 80009e8:	3728      	adds	r7, #40	@ 0x28
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40005400 	.word	0x40005400
 80009f4:	40021000 	.word	0x40021000
 80009f8:	40010c00 	.word	0x40010c00
 80009fc:	40010000 	.word	0x40010000

08000a00 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0310 	add.w	r3, r7, #16
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000a8c <HAL_SPI_MspInit+0x8c>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d131      	bne.n	8000a84 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a20:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <HAL_SPI_MspInit+0x90>)
 8000a22:	69db      	ldr	r3, [r3, #28]
 8000a24:	4a1a      	ldr	r2, [pc, #104]	@ (8000a90 <HAL_SPI_MspInit+0x90>)
 8000a26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a2a:	61d3      	str	r3, [r2, #28]
 8000a2c:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <HAL_SPI_MspInit+0x90>)
 8000a2e:	69db      	ldr	r3, [r3, #28]
 8000a30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a38:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <HAL_SPI_MspInit+0x90>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <HAL_SPI_MspInit+0x90>)
 8000a3e:	f043 0308 	orr.w	r3, r3, #8
 8000a42:	6193      	str	r3, [r2, #24]
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_SPI_MspInit+0x90>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	f003 0308 	and.w	r3, r3, #8
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000a50:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000a54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5e:	f107 0310 	add.w	r3, r7, #16
 8000a62:	4619      	mov	r1, r3
 8000a64:	480b      	ldr	r0, [pc, #44]	@ (8000a94 <HAL_SPI_MspInit+0x94>)
 8000a66:	f000 fdd5 	bl	8001614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <HAL_SPI_MspInit+0x94>)
 8000a80:	f000 fdc8 	bl	8001614 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000a84:	bf00      	nop
 8000a86:	3720      	adds	r7, #32
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40003800 	.word	0x40003800
 8000a90:	40021000 	.word	0x40021000
 8000a94:	40010c00 	.word	0x40010c00

08000a98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	@ 0x30
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a34      	ldr	r2, [pc, #208]	@ (8000b84 <HAL_TIM_Base_MspInit+0xec>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d10c      	bne.n	8000ad2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ab8:	4b33      	ldr	r3, [pc, #204]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	4a32      	ldr	r2, [pc, #200]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000abe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b30      	ldr	r3, [pc, #192]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000acc:	61bb      	str	r3, [r7, #24]
 8000ace:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000ad0:	e053      	b.n	8000b7a <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM2)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ada:	d14e      	bne.n	8000b7a <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000adc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000ade:	69db      	ldr	r3, [r3, #28]
 8000ae0:	4a29      	ldr	r2, [pc, #164]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	61d3      	str	r3, [r2, #28]
 8000ae8:	4b27      	ldr	r3, [pc, #156]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000aea:	69db      	ldr	r3, [r3, #28]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	4b24      	ldr	r3, [pc, #144]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a23      	ldr	r2, [pc, #140]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6193      	str	r3, [r2, #24]
 8000b00:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0304 	and.w	r3, r3, #4
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	4a1d      	ldr	r2, [pc, #116]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000b12:	f043 0308 	orr.w	r3, r3, #8
 8000b16:	6193      	str	r3, [r2, #24]
 8000b18:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <HAL_TIM_Base_MspInit+0xf0>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	f003 0308 	and.w	r3, r3, #8
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b24:	2303      	movs	r3, #3
 8000b26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b30:	f107 031c 	add.w	r3, r7, #28
 8000b34:	4619      	mov	r1, r3
 8000b36:	4815      	ldr	r0, [pc, #84]	@ (8000b8c <HAL_TIM_Base_MspInit+0xf4>)
 8000b38:	f000 fd6c 	bl	8001614 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b42:	2300      	movs	r3, #0
 8000b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b4a:	f107 031c 	add.w	r3, r7, #28
 8000b4e:	4619      	mov	r1, r3
 8000b50:	480f      	ldr	r0, [pc, #60]	@ (8000b90 <HAL_TIM_Base_MspInit+0xf8>)
 8000b52:	f000 fd5f 	bl	8001614 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8000b56:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <HAL_TIM_Base_MspInit+0xfc>)
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b66:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b74:	4a07      	ldr	r2, [pc, #28]	@ (8000b94 <HAL_TIM_Base_MspInit+0xfc>)
 8000b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b78:	6053      	str	r3, [r2, #4]
}
 8000b7a:	bf00      	nop
 8000b7c:	3730      	adds	r7, #48	@ 0x30
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40012c00 	.word	0x40012c00
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	40010c00 	.word	0x40010c00
 8000b94:	40010000 	.word	0x40010000

08000b98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a09      	ldr	r2, [pc, #36]	@ (8000bcc <HAL_TIM_PWM_MspInit+0x34>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d10b      	bne.n	8000bc2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000baa:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x38>)
 8000bac:	69db      	ldr	r3, [r3, #28]
 8000bae:	4a08      	ldr	r2, [pc, #32]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x38>)
 8000bb0:	f043 0302 	orr.w	r3, r3, #2
 8000bb4:	61d3      	str	r3, [r2, #28]
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x38>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	f003 0302 	and.w	r3, r3, #2
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bc2:	bf00      	nop
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	40000400 	.word	0x40000400
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08e      	sub	sp, #56	@ 0x38
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 031c 	add.w	r3, r7, #28
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a55      	ldr	r2, [pc, #340]	@ (8000d44 <HAL_TIM_MspPostInit+0x170>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d143      	bne.n	8000c7c <HAL_TIM_MspPostInit+0xa8>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf4:	4b54      	ldr	r3, [pc, #336]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a53      	ldr	r2, [pc, #332]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000bfa:	f043 0304 	orr.w	r3, r3, #4
 8000bfe:	6193      	str	r3, [r2, #24]
 8000c00:	4b51      	ldr	r3, [pc, #324]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	f003 0304 	and.w	r3, r3, #4
 8000c08:	61bb      	str	r3, [r7, #24]
 8000c0a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0c:	4b4e      	ldr	r3, [pc, #312]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	4a4d      	ldr	r2, [pc, #308]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c12:	f043 0308 	orr.w	r3, r3, #8
 8000c16:	6193      	str	r3, [r2, #24]
 8000c18:	4b4b      	ldr	r3, [pc, #300]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	f003 0308 	and.w	r3, r3, #8
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	697b      	ldr	r3, [r7, #20]
    PB1     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000c24:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8000c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	4844      	ldr	r0, [pc, #272]	@ (8000d4c <HAL_TIM_MspPostInit+0x178>)
 8000c3a:	f000 fceb 	bl	8001614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2302      	movs	r3, #2
 8000c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	483f      	ldr	r0, [pc, #252]	@ (8000d50 <HAL_TIM_MspPostInit+0x17c>)
 8000c52:	f000 fcdf 	bl	8001614 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8000c56:	4b3f      	ldr	r3, [pc, #252]	@ (8000d54 <HAL_TIM_MspPostInit+0x180>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c66:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c74:	4a37      	ldr	r2, [pc, #220]	@ (8000d54 <HAL_TIM_MspPostInit+0x180>)
 8000c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c78:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c7a:	e05f      	b.n	8000d3c <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM2)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c84:	d12b      	bne.n	8000cde <HAL_TIM_MspPostInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	4b30      	ldr	r3, [pc, #192]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c88:	699b      	ldr	r3, [r3, #24]
 8000c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c8c:	f043 0308 	orr.w	r3, r3, #8
 8000c90:	6193      	str	r3, [r2, #24]
 8000c92:	4b2d      	ldr	r3, [pc, #180]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000c94:	699b      	ldr	r3, [r3, #24]
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	613b      	str	r3, [r7, #16]
 8000c9c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f107 031c 	add.w	r3, r7, #28
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4827      	ldr	r0, [pc, #156]	@ (8000d50 <HAL_TIM_MspPostInit+0x17c>)
 8000cb4:	f000 fcae 	bl	8001614 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8000cb8:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <HAL_TIM_MspPostInit+0x180>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8000cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000cc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8000cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cc8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000ccc:	633b      	str	r3, [r7, #48]	@ 0x30
 8000cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8000cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8000d54 <HAL_TIM_MspPostInit+0x180>)
 8000cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cda:	6053      	str	r3, [r2, #4]
}
 8000cdc:	e02e      	b.n	8000d3c <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM3)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8000d58 <HAL_TIM_MspPostInit+0x184>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d129      	bne.n	8000d3c <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce8:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a16      	ldr	r2, [pc, #88]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000cee:	f043 0308 	orr.w	r3, r3, #8
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <HAL_TIM_MspPostInit+0x174>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d00:	2330      	movs	r3, #48	@ 0x30
 8000d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d04:	2302      	movs	r3, #2
 8000d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0c:	f107 031c 	add.w	r3, r7, #28
 8000d10:	4619      	mov	r1, r3
 8000d12:	480f      	ldr	r0, [pc, #60]	@ (8000d50 <HAL_TIM_MspPostInit+0x17c>)
 8000d14:	f000 fc7e 	bl	8001614 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8000d18:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <HAL_TIM_MspPostInit+0x180>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d20:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d28:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000d2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d36:	4a07      	ldr	r2, [pc, #28]	@ (8000d54 <HAL_TIM_MspPostInit+0x180>)
 8000d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d3a:	6053      	str	r3, [r2, #4]
}
 8000d3c:	bf00      	nop
 8000d3e:	3738      	adds	r7, #56	@ 0x38
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40012c00 	.word	0x40012c00
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40010800 	.word	0x40010800
 8000d50:	40010c00 	.word	0x40010c00
 8000d54:	40010000 	.word	0x40010000
 8000d58:	40000400 	.word	0x40000400

08000d5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08a      	sub	sp, #40	@ 0x28
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a22      	ldr	r2, [pc, #136]	@ (8000e00 <HAL_UART_MspInit+0xa4>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d13d      	bne.n	8000df8 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d7c:	4b21      	ldr	r3, [pc, #132]	@ (8000e04 <HAL_UART_MspInit+0xa8>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a20      	ldr	r2, [pc, #128]	@ (8000e04 <HAL_UART_MspInit+0xa8>)
 8000d82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b1e      	ldr	r3, [pc, #120]	@ (8000e04 <HAL_UART_MspInit+0xa8>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d94:	4b1b      	ldr	r3, [pc, #108]	@ (8000e04 <HAL_UART_MspInit+0xa8>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4a1a      	ldr	r2, [pc, #104]	@ (8000e04 <HAL_UART_MspInit+0xa8>)
 8000d9a:	f043 0308 	orr.w	r3, r3, #8
 8000d9e:	6193      	str	r3, [r2, #24]
 8000da0:	4b18      	ldr	r3, [pc, #96]	@ (8000e04 <HAL_UART_MspInit+0xa8>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f003 0308 	and.w	r3, r3, #8
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dac:	2340      	movs	r3, #64	@ 0x40
 8000dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4812      	ldr	r0, [pc, #72]	@ (8000e08 <HAL_UART_MspInit+0xac>)
 8000dc0:	f000 fc28 	bl	8001614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dc4:	2380      	movs	r3, #128	@ 0x80
 8000dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480c      	ldr	r0, [pc, #48]	@ (8000e08 <HAL_UART_MspInit+0xac>)
 8000dd8:	f000 fc1c 	bl	8001614 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <HAL_UART_MspInit+0xb0>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dec:	f043 0304 	orr.w	r3, r3, #4
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000df2:	4a06      	ldr	r2, [pc, #24]	@ (8000e0c <HAL_UART_MspInit+0xb0>)
 8000df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000df8:	bf00      	nop
 8000dfa:	3728      	adds	r7, #40	@ 0x28
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40013800 	.word	0x40013800
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40010c00 	.word	0x40010c00
 8000e0c:	40010000 	.word	0x40010000

08000e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000e14:	f003 f832 	bl	8003e7c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <NMI_Handler+0x8>

08000e1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <HardFault_Handler+0x4>

08000e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <MemManage_Handler+0x4>

08000e2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <BusFault_Handler+0x4>

08000e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <UsageFault_Handler+0x4>

08000e3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e64:	f000 f87e 	bl	8000f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e70:	4802      	ldr	r0, [pc, #8]	@ (8000e7c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000e72:	f000 ffbc 	bl	8001dee <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20001068 	.word	0x20001068

08000e80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e8c:	f7ff fff8 	bl	8000e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e90:	480b      	ldr	r0, [pc, #44]	@ (8000ec0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e92:	490c      	ldr	r1, [pc, #48]	@ (8000ec4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e94:	4a0c      	ldr	r2, [pc, #48]	@ (8000ec8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e98:	e002      	b.n	8000ea0 <LoopCopyDataInit>

08000e9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9e:	3304      	adds	r3, #4

08000ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea4:	d3f9      	bcc.n	8000e9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea6:	4a09      	ldr	r2, [pc, #36]	@ (8000ecc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ea8:	4c09      	ldr	r4, [pc, #36]	@ (8000ed0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eac:	e001      	b.n	8000eb2 <LoopFillZerobss>

08000eae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb0:	3204      	adds	r2, #4

08000eb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb4:	d3fb      	bcc.n	8000eae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eb6:	f008 fcaf 	bl	8009818 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eba:	f7ff f947 	bl	800014c <main>
  bx lr
 8000ebe:	4770      	bx	lr
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec4:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8000ec8:	080098f4 	.word	0x080098f4
  ldr r2, =_sbss
 8000ecc:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8000ed0:	20001578 	.word	0x20001578

08000ed4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC1_2_IRQHandler>
	...

08000ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000edc:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <HAL_Init+0x28>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <HAL_Init+0x28>)
 8000ee2:	f043 0310 	orr.w	r3, r3, #16
 8000ee6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 fb35 	bl	8001558 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	200f      	movs	r0, #15
 8000ef0:	f000 f808 	bl	8000f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef4:	f7ff fca8 	bl	8000848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40022000 	.word	0x40022000

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f0c:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <HAL_InitTick+0x54>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <HAL_InitTick+0x58>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 fb4d 	bl	80015c2 <HAL_SYSTICK_Config>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00e      	b.n	8000f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	d80a      	bhi.n	8000f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f40:	f000 fb15 	bl	800156e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f44:	4a06      	ldr	r2, [pc, #24]	@ (8000f60 <HAL_InitTick+0x5c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000004 	.word	0x20000004

08000f64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_IncTick+0x1c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4413      	add	r3, r2
 8000f74:	4a03      	ldr	r2, [pc, #12]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	20000008 	.word	0x20000008
 8000f84:	2000039c 	.word	0x2000039c

08000f88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f8c:	4b02      	ldr	r3, [pc, #8]	@ (8000f98 <HAL_GetTick+0x10>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	2000039c 	.word	0x2000039c

08000f9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e0be      	b.n	800113c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d109      	bne.n	8000fe0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff fc66 	bl	80008ac <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f000 f9ab 	bl	800133c <ADC_ConversionStop_Disable>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fee:	f003 0310 	and.w	r3, r3, #16
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f040 8099 	bne.w	800112a <HAL_ADC_Init+0x18e>
 8000ff8:	7dfb      	ldrb	r3, [r7, #23]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f040 8095 	bne.w	800112a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001004:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001008:	f023 0302 	bic.w	r3, r3, #2
 800100c:	f043 0202 	orr.w	r2, r3, #2
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800101c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	7b1b      	ldrb	r3, [r3, #12]
 8001022:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001024:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	4313      	orrs	r3, r2
 800102a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001034:	d003      	beq.n	800103e <HAL_ADC_Init+0xa2>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d102      	bne.n	8001044 <HAL_ADC_Init+0xa8>
 800103e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001042:	e000      	b.n	8001046 <HAL_ADC_Init+0xaa>
 8001044:	2300      	movs	r3, #0
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	7d1b      	ldrb	r3, [r3, #20]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d119      	bne.n	8001088 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	7b1b      	ldrb	r3, [r3, #12]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d109      	bne.n	8001070 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	3b01      	subs	r3, #1
 8001062:	035a      	lsls	r2, r3, #13
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4313      	orrs	r3, r2
 8001068:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800106c:	613b      	str	r3, [r7, #16]
 800106e:	e00b      	b.n	8001088 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001074:	f043 0220 	orr.w	r2, r3, #32
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001080:	f043 0201 	orr.w	r2, r3, #1
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	430a      	orrs	r2, r1
 800109a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <HAL_ADC_Init+0x1a8>)
 80010a4:	4013      	ands	r3, r2
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	6812      	ldr	r2, [r2, #0]
 80010aa:	68b9      	ldr	r1, [r7, #8]
 80010ac:	430b      	orrs	r3, r1
 80010ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010b8:	d003      	beq.n	80010c2 <HAL_ADC_Init+0x126>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d104      	bne.n	80010cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	691b      	ldr	r3, [r3, #16]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	051b      	lsls	r3, r3, #20
 80010ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	430a      	orrs	r2, r1
 80010de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	689a      	ldr	r2, [r3, #8]
 80010e6:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <HAL_ADC_Init+0x1ac>)
 80010e8:	4013      	ands	r3, r2
 80010ea:	68ba      	ldr	r2, [r7, #8]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d10b      	bne.n	8001108 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010fa:	f023 0303 	bic.w	r3, r3, #3
 80010fe:	f043 0201 	orr.w	r2, r3, #1
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001106:	e018      	b.n	800113a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800110c:	f023 0312 	bic.w	r3, r3, #18
 8001110:	f043 0210 	orr.w	r2, r3, #16
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111c:	f043 0201 	orr.w	r2, r3, #1
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001128:	e007      	b.n	800113a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800112e:	f043 0210 	orr.w	r2, r3, #16
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800113a:	7dfb      	ldrb	r3, [r7, #23]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	ffe1f7fd 	.word	0xffe1f7fd
 8001148:	ff1f0efe 	.word	0xff1f0efe

0800114c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001156:	2300      	movs	r3, #0
 8001158:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800115a:	2300      	movs	r3, #0
 800115c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001164:	2b01      	cmp	r3, #1
 8001166:	d101      	bne.n	800116c <HAL_ADC_ConfigChannel+0x20>
 8001168:	2302      	movs	r3, #2
 800116a:	e0dc      	b.n	8001326 <HAL_ADC_ConfigChannel+0x1da>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d81c      	bhi.n	80011b6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	4613      	mov	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	3b05      	subs	r3, #5
 800118e:	221f      	movs	r2, #31
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	4019      	ands	r1, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685a      	ldr	r2, [r3, #4]
 80011a0:	4613      	mov	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4413      	add	r3, r2
 80011a6:	3b05      	subs	r3, #5
 80011a8:	fa00 f203 	lsl.w	r2, r0, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	430a      	orrs	r2, r1
 80011b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80011b4:	e03c      	b.n	8001230 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b0c      	cmp	r3, #12
 80011bc:	d81c      	bhi.n	80011f8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	4613      	mov	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	4413      	add	r3, r2
 80011ce:	3b23      	subs	r3, #35	@ 0x23
 80011d0:	221f      	movs	r2, #31
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	4019      	ands	r1, r3
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	6818      	ldr	r0, [r3, #0]
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	4613      	mov	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	3b23      	subs	r3, #35	@ 0x23
 80011ea:	fa00 f203 	lsl.w	r2, r0, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	430a      	orrs	r2, r1
 80011f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80011f6:	e01b      	b.n	8001230 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	3b41      	subs	r3, #65	@ 0x41
 800120a:	221f      	movs	r2, #31
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	4019      	ands	r1, r3
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685a      	ldr	r2, [r3, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	3b41      	subs	r3, #65	@ 0x41
 8001224:	fa00 f203 	lsl.w	r2, r0, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	430a      	orrs	r2, r1
 800122e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b09      	cmp	r3, #9
 8001236:	d91c      	bls.n	8001272 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	68d9      	ldr	r1, [r3, #12]
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	4613      	mov	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4413      	add	r3, r2
 8001248:	3b1e      	subs	r3, #30
 800124a:	2207      	movs	r2, #7
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	4019      	ands	r1, r3
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	6898      	ldr	r0, [r3, #8]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4613      	mov	r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4413      	add	r3, r2
 8001262:	3b1e      	subs	r3, #30
 8001264:	fa00 f203 	lsl.w	r2, r0, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	430a      	orrs	r2, r1
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	e019      	b.n	80012a6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6919      	ldr	r1, [r3, #16]
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4613      	mov	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4413      	add	r3, r2
 8001282:	2207      	movs	r2, #7
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	43db      	mvns	r3, r3
 800128a:	4019      	ands	r1, r3
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	6898      	ldr	r0, [r3, #8]
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4613      	mov	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	4413      	add	r3, r2
 800129a:	fa00 f203 	lsl.w	r2, r0, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b10      	cmp	r3, #16
 80012ac:	d003      	beq.n	80012b6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012b2:	2b11      	cmp	r3, #17
 80012b4:	d132      	bne.n	800131c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001330 <HAL_ADC_ConfigChannel+0x1e4>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d125      	bne.n	800130c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d126      	bne.n	800131c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80012dc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b10      	cmp	r3, #16
 80012e4:	d11a      	bne.n	800131c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012e6:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <HAL_ADC_ConfigChannel+0x1e8>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a13      	ldr	r2, [pc, #76]	@ (8001338 <HAL_ADC_ConfigChannel+0x1ec>)
 80012ec:	fba2 2303 	umull	r2, r3, r2, r3
 80012f0:	0c9a      	lsrs	r2, r3, #18
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012fc:	e002      	b.n	8001304 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	3b01      	subs	r3, #1
 8001302:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f9      	bne.n	80012fe <HAL_ADC_ConfigChannel+0x1b2>
 800130a:	e007      	b.n	800131c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001310:	f043 0220 	orr.w	r2, r3, #32
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001324:	7bfb      	ldrb	r3, [r7, #15]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	40012400 	.word	0x40012400
 8001334:	20000000 	.word	0x20000000
 8001338:	431bde83 	.word	0x431bde83

0800133c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b01      	cmp	r3, #1
 8001354:	d12e      	bne.n	80013b4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f022 0201 	bic.w	r2, r2, #1
 8001364:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001366:	f7ff fe0f 	bl	8000f88 <HAL_GetTick>
 800136a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800136c:	e01b      	b.n	80013a6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800136e:	f7ff fe0b 	bl	8000f88 <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d914      	bls.n	80013a6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b01      	cmp	r3, #1
 8001388:	d10d      	bne.n	80013a6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800138e:	f043 0210 	orr.w	r2, r3, #16
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800139a:	f043 0201 	orr.w	r2, r3, #1
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e007      	b.n	80013b6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d0dc      	beq.n	800136e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013dc:	4013      	ands	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013f2:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	60d3      	str	r3, [r2, #12]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4906      	ldr	r1, [pc, #24]	@ (8001458 <__NVIC_EnableIRQ+0x34>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr
 8001458:	e000e100 	.word	0xe000e100

0800145c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db0a      	blt.n	8001486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <__NVIC_SetPriority+0x4c>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	440b      	add	r3, r1
 8001480:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001484:	e00a      	b.n	800149c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4908      	ldr	r1, [pc, #32]	@ (80014ac <__NVIC_SetPriority+0x50>)
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3b04      	subs	r3, #4
 8001494:	0112      	lsls	r2, r2, #4
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	440b      	add	r3, r1
 800149a:	761a      	strb	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	@ 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f1c3 0307 	rsb	r3, r3, #7
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	bf28      	it	cs
 80014ce:	2304      	movcs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3304      	adds	r3, #4
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d902      	bls.n	80014e0 <NVIC_EncodePriority+0x30>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3b03      	subs	r3, #3
 80014de:	e000      	b.n	80014e2 <NVIC_EncodePriority+0x32>
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	401a      	ands	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43d9      	mvns	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	4313      	orrs	r3, r2
         );
}
 800150a:	4618      	mov	r0, r3
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr

08001514 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3b01      	subs	r3, #1
 8001520:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001524:	d301      	bcc.n	800152a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001526:	2301      	movs	r3, #1
 8001528:	e00f      	b.n	800154a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152a:	4a0a      	ldr	r2, [pc, #40]	@ (8001554 <SysTick_Config+0x40>)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001532:	210f      	movs	r1, #15
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f7ff ff90 	bl	800145c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <SysTick_Config+0x40>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001542:	4b04      	ldr	r3, [pc, #16]	@ (8001554 <SysTick_Config+0x40>)
 8001544:	2207      	movs	r2, #7
 8001546:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	e000e010 	.word	0xe000e010

08001558 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff2d 	bl	80013c0 <__NVIC_SetPriorityGrouping>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156e:	b580      	push	{r7, lr}
 8001570:	b086      	sub	sp, #24
 8001572:	af00      	add	r7, sp, #0
 8001574:	4603      	mov	r3, r0
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001580:	f7ff ff42 	bl	8001408 <__NVIC_GetPriorityGrouping>
 8001584:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	6978      	ldr	r0, [r7, #20]
 800158c:	f7ff ff90 	bl	80014b0 <NVIC_EncodePriority>
 8001590:	4602      	mov	r2, r0
 8001592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001596:	4611      	mov	r1, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff5f 	bl	800145c <__NVIC_SetPriority>
}
 800159e:	bf00      	nop
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff ff35 	bl	8001424 <__NVIC_EnableIRQ>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7ff ffa2 	bl	8001514 <SysTick_Config>
 80015d0:	4603      	mov	r3, r0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d101      	bne.n	80015ec <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e00e      	b.n	800160a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	795b      	ldrb	r3, [r3, #5]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d105      	bne.n	8001602 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff f991 	bl	8000924 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001614:	b480      	push	{r7}
 8001616:	b08b      	sub	sp, #44	@ 0x2c
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800161e:	2300      	movs	r3, #0
 8001620:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001626:	e169      	b.n	80018fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001628:	2201      	movs	r2, #1
 800162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	69fa      	ldr	r2, [r7, #28]
 8001638:	4013      	ands	r3, r2
 800163a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	429a      	cmp	r2, r3
 8001642:	f040 8158 	bne.w	80018f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	4a9a      	ldr	r2, [pc, #616]	@ (80018b4 <HAL_GPIO_Init+0x2a0>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d05e      	beq.n	800170e <HAL_GPIO_Init+0xfa>
 8001650:	4a98      	ldr	r2, [pc, #608]	@ (80018b4 <HAL_GPIO_Init+0x2a0>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d875      	bhi.n	8001742 <HAL_GPIO_Init+0x12e>
 8001656:	4a98      	ldr	r2, [pc, #608]	@ (80018b8 <HAL_GPIO_Init+0x2a4>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d058      	beq.n	800170e <HAL_GPIO_Init+0xfa>
 800165c:	4a96      	ldr	r2, [pc, #600]	@ (80018b8 <HAL_GPIO_Init+0x2a4>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d86f      	bhi.n	8001742 <HAL_GPIO_Init+0x12e>
 8001662:	4a96      	ldr	r2, [pc, #600]	@ (80018bc <HAL_GPIO_Init+0x2a8>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d052      	beq.n	800170e <HAL_GPIO_Init+0xfa>
 8001668:	4a94      	ldr	r2, [pc, #592]	@ (80018bc <HAL_GPIO_Init+0x2a8>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d869      	bhi.n	8001742 <HAL_GPIO_Init+0x12e>
 800166e:	4a94      	ldr	r2, [pc, #592]	@ (80018c0 <HAL_GPIO_Init+0x2ac>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d04c      	beq.n	800170e <HAL_GPIO_Init+0xfa>
 8001674:	4a92      	ldr	r2, [pc, #584]	@ (80018c0 <HAL_GPIO_Init+0x2ac>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d863      	bhi.n	8001742 <HAL_GPIO_Init+0x12e>
 800167a:	4a92      	ldr	r2, [pc, #584]	@ (80018c4 <HAL_GPIO_Init+0x2b0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d046      	beq.n	800170e <HAL_GPIO_Init+0xfa>
 8001680:	4a90      	ldr	r2, [pc, #576]	@ (80018c4 <HAL_GPIO_Init+0x2b0>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d85d      	bhi.n	8001742 <HAL_GPIO_Init+0x12e>
 8001686:	2b12      	cmp	r3, #18
 8001688:	d82a      	bhi.n	80016e0 <HAL_GPIO_Init+0xcc>
 800168a:	2b12      	cmp	r3, #18
 800168c:	d859      	bhi.n	8001742 <HAL_GPIO_Init+0x12e>
 800168e:	a201      	add	r2, pc, #4	@ (adr r2, 8001694 <HAL_GPIO_Init+0x80>)
 8001690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001694:	0800170f 	.word	0x0800170f
 8001698:	080016e9 	.word	0x080016e9
 800169c:	080016fb 	.word	0x080016fb
 80016a0:	0800173d 	.word	0x0800173d
 80016a4:	08001743 	.word	0x08001743
 80016a8:	08001743 	.word	0x08001743
 80016ac:	08001743 	.word	0x08001743
 80016b0:	08001743 	.word	0x08001743
 80016b4:	08001743 	.word	0x08001743
 80016b8:	08001743 	.word	0x08001743
 80016bc:	08001743 	.word	0x08001743
 80016c0:	08001743 	.word	0x08001743
 80016c4:	08001743 	.word	0x08001743
 80016c8:	08001743 	.word	0x08001743
 80016cc:	08001743 	.word	0x08001743
 80016d0:	08001743 	.word	0x08001743
 80016d4:	08001743 	.word	0x08001743
 80016d8:	080016f1 	.word	0x080016f1
 80016dc:	08001705 	.word	0x08001705
 80016e0:	4a79      	ldr	r2, [pc, #484]	@ (80018c8 <HAL_GPIO_Init+0x2b4>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d013      	beq.n	800170e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016e6:	e02c      	b.n	8001742 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	623b      	str	r3, [r7, #32]
          break;
 80016ee:	e029      	b.n	8001744 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	3304      	adds	r3, #4
 80016f6:	623b      	str	r3, [r7, #32]
          break;
 80016f8:	e024      	b.n	8001744 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	3308      	adds	r3, #8
 8001700:	623b      	str	r3, [r7, #32]
          break;
 8001702:	e01f      	b.n	8001744 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	330c      	adds	r3, #12
 800170a:	623b      	str	r3, [r7, #32]
          break;
 800170c:	e01a      	b.n	8001744 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d102      	bne.n	800171c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001716:	2304      	movs	r3, #4
 8001718:	623b      	str	r3, [r7, #32]
          break;
 800171a:	e013      	b.n	8001744 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d105      	bne.n	8001730 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001724:	2308      	movs	r3, #8
 8001726:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69fa      	ldr	r2, [r7, #28]
 800172c:	611a      	str	r2, [r3, #16]
          break;
 800172e:	e009      	b.n	8001744 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001730:	2308      	movs	r3, #8
 8001732:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69fa      	ldr	r2, [r7, #28]
 8001738:	615a      	str	r2, [r3, #20]
          break;
 800173a:	e003      	b.n	8001744 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800173c:	2300      	movs	r3, #0
 800173e:	623b      	str	r3, [r7, #32]
          break;
 8001740:	e000      	b.n	8001744 <HAL_GPIO_Init+0x130>
          break;
 8001742:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	2bff      	cmp	r3, #255	@ 0xff
 8001748:	d801      	bhi.n	800174e <HAL_GPIO_Init+0x13a>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	e001      	b.n	8001752 <HAL_GPIO_Init+0x13e>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3304      	adds	r3, #4
 8001752:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	2bff      	cmp	r3, #255	@ 0xff
 8001758:	d802      	bhi.n	8001760 <HAL_GPIO_Init+0x14c>
 800175a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	e002      	b.n	8001766 <HAL_GPIO_Init+0x152>
 8001760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001762:	3b08      	subs	r3, #8
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	210f      	movs	r1, #15
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	fa01 f303 	lsl.w	r3, r1, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	401a      	ands	r2, r3
 8001778:	6a39      	ldr	r1, [r7, #32]
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	fa01 f303 	lsl.w	r3, r1, r3
 8001780:	431a      	orrs	r2, r3
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	f000 80b1 	beq.w	80018f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001794:	4b4d      	ldr	r3, [pc, #308]	@ (80018cc <HAL_GPIO_Init+0x2b8>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	4a4c      	ldr	r2, [pc, #304]	@ (80018cc <HAL_GPIO_Init+0x2b8>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6193      	str	r3, [r2, #24]
 80017a0:	4b4a      	ldr	r3, [pc, #296]	@ (80018cc <HAL_GPIO_Init+0x2b8>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017ac:	4a48      	ldr	r2, [pc, #288]	@ (80018d0 <HAL_GPIO_Init+0x2bc>)
 80017ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b0:	089b      	lsrs	r3, r3, #2
 80017b2:	3302      	adds	r3, #2
 80017b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017bc:	f003 0303 	and.w	r3, r3, #3
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	220f      	movs	r2, #15
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	4013      	ands	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a40      	ldr	r2, [pc, #256]	@ (80018d4 <HAL_GPIO_Init+0x2c0>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d013      	beq.n	8001800 <HAL_GPIO_Init+0x1ec>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a3f      	ldr	r2, [pc, #252]	@ (80018d8 <HAL_GPIO_Init+0x2c4>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d00d      	beq.n	80017fc <HAL_GPIO_Init+0x1e8>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a3e      	ldr	r2, [pc, #248]	@ (80018dc <HAL_GPIO_Init+0x2c8>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d007      	beq.n	80017f8 <HAL_GPIO_Init+0x1e4>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a3d      	ldr	r2, [pc, #244]	@ (80018e0 <HAL_GPIO_Init+0x2cc>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d101      	bne.n	80017f4 <HAL_GPIO_Init+0x1e0>
 80017f0:	2303      	movs	r3, #3
 80017f2:	e006      	b.n	8001802 <HAL_GPIO_Init+0x1ee>
 80017f4:	2304      	movs	r3, #4
 80017f6:	e004      	b.n	8001802 <HAL_GPIO_Init+0x1ee>
 80017f8:	2302      	movs	r3, #2
 80017fa:	e002      	b.n	8001802 <HAL_GPIO_Init+0x1ee>
 80017fc:	2301      	movs	r3, #1
 80017fe:	e000      	b.n	8001802 <HAL_GPIO_Init+0x1ee>
 8001800:	2300      	movs	r3, #0
 8001802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001804:	f002 0203 	and.w	r2, r2, #3
 8001808:	0092      	lsls	r2, r2, #2
 800180a:	4093      	lsls	r3, r2
 800180c:	68fa      	ldr	r2, [r7, #12]
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001812:	492f      	ldr	r1, [pc, #188]	@ (80018d0 <HAL_GPIO_Init+0x2bc>)
 8001814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001816:	089b      	lsrs	r3, r3, #2
 8001818:	3302      	adds	r3, #2
 800181a:	68fa      	ldr	r2, [r7, #12]
 800181c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d006      	beq.n	800183a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800182c:	4b2d      	ldr	r3, [pc, #180]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	492c      	ldr	r1, [pc, #176]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	4313      	orrs	r3, r2
 8001836:	608b      	str	r3, [r1, #8]
 8001838:	e006      	b.n	8001848 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800183a:	4b2a      	ldr	r3, [pc, #168]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	43db      	mvns	r3, r3
 8001842:	4928      	ldr	r1, [pc, #160]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 8001844:	4013      	ands	r3, r2
 8001846:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d006      	beq.n	8001862 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001854:	4b23      	ldr	r3, [pc, #140]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 8001856:	68da      	ldr	r2, [r3, #12]
 8001858:	4922      	ldr	r1, [pc, #136]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	4313      	orrs	r3, r2
 800185e:	60cb      	str	r3, [r1, #12]
 8001860:	e006      	b.n	8001870 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001862:	4b20      	ldr	r3, [pc, #128]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	43db      	mvns	r3, r3
 800186a:	491e      	ldr	r1, [pc, #120]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 800186c:	4013      	ands	r3, r2
 800186e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d006      	beq.n	800188a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800187c:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	4918      	ldr	r1, [pc, #96]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	4313      	orrs	r3, r2
 8001886:	604b      	str	r3, [r1, #4]
 8001888:	e006      	b.n	8001898 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800188a:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	43db      	mvns	r3, r3
 8001892:	4914      	ldr	r1, [pc, #80]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 8001894:	4013      	ands	r3, r2
 8001896:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d021      	beq.n	80018e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018a4:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	490e      	ldr	r1, [pc, #56]	@ (80018e4 <HAL_GPIO_Init+0x2d0>)
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	600b      	str	r3, [r1, #0]
 80018b0:	e021      	b.n	80018f6 <HAL_GPIO_Init+0x2e2>
 80018b2:	bf00      	nop
 80018b4:	10320000 	.word	0x10320000
 80018b8:	10310000 	.word	0x10310000
 80018bc:	10220000 	.word	0x10220000
 80018c0:	10210000 	.word	0x10210000
 80018c4:	10120000 	.word	0x10120000
 80018c8:	10110000 	.word	0x10110000
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40010000 	.word	0x40010000
 80018d4:	40010800 	.word	0x40010800
 80018d8:	40010c00 	.word	0x40010c00
 80018dc:	40011000 	.word	0x40011000
 80018e0:	40011400 	.word	0x40011400
 80018e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <HAL_GPIO_Init+0x304>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	43db      	mvns	r3, r3
 80018f0:	4909      	ldr	r1, [pc, #36]	@ (8001918 <HAL_GPIO_Init+0x304>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	3301      	adds	r3, #1
 80018fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001902:	fa22 f303 	lsr.w	r3, r2, r3
 8001906:	2b00      	cmp	r3, #0
 8001908:	f47f ae8e 	bne.w	8001628 <HAL_GPIO_Init+0x14>
  }
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	372c      	adds	r7, #44	@ 0x2c
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	40010400 	.word	0x40010400

0800191c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e12b      	b.n	8001b86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d106      	bne.n	8001948 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff f80c 	bl	8000960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2224      	movs	r2, #36	@ 0x24
 800194c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0201 	bic.w	r2, r2, #1
 800195e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800196e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800197e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001980:	f002 fa54 	bl	8003e2c <HAL_RCC_GetPCLK1Freq>
 8001984:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4a81      	ldr	r2, [pc, #516]	@ (8001b90 <HAL_I2C_Init+0x274>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d807      	bhi.n	80019a0 <HAL_I2C_Init+0x84>
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4a80      	ldr	r2, [pc, #512]	@ (8001b94 <HAL_I2C_Init+0x278>)
 8001994:	4293      	cmp	r3, r2
 8001996:	bf94      	ite	ls
 8001998:	2301      	movls	r3, #1
 800199a:	2300      	movhi	r3, #0
 800199c:	b2db      	uxtb	r3, r3
 800199e:	e006      	b.n	80019ae <HAL_I2C_Init+0x92>
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4a7d      	ldr	r2, [pc, #500]	@ (8001b98 <HAL_I2C_Init+0x27c>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	bf94      	ite	ls
 80019a8:	2301      	movls	r3, #1
 80019aa:	2300      	movhi	r3, #0
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e0e7      	b.n	8001b86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4a78      	ldr	r2, [pc, #480]	@ (8001b9c <HAL_I2C_Init+0x280>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	0c9b      	lsrs	r3, r3, #18
 80019c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	68ba      	ldr	r2, [r7, #8]
 80019d2:	430a      	orrs	r2, r1
 80019d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	4a6a      	ldr	r2, [pc, #424]	@ (8001b90 <HAL_I2C_Init+0x274>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d802      	bhi.n	80019f0 <HAL_I2C_Init+0xd4>
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	3301      	adds	r3, #1
 80019ee:	e009      	b.n	8001a04 <HAL_I2C_Init+0xe8>
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80019f6:	fb02 f303 	mul.w	r3, r2, r3
 80019fa:	4a69      	ldr	r2, [pc, #420]	@ (8001ba0 <HAL_I2C_Init+0x284>)
 80019fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001a00:	099b      	lsrs	r3, r3, #6
 8001a02:	3301      	adds	r3, #1
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	430b      	orrs	r3, r1
 8001a0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a16:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	495c      	ldr	r1, [pc, #368]	@ (8001b90 <HAL_I2C_Init+0x274>)
 8001a20:	428b      	cmp	r3, r1
 8001a22:	d819      	bhi.n	8001a58 <HAL_I2C_Init+0x13c>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	1e59      	subs	r1, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a32:	1c59      	adds	r1, r3, #1
 8001a34:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001a38:	400b      	ands	r3, r1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00a      	beq.n	8001a54 <HAL_I2C_Init+0x138>
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	1e59      	subs	r1, r3, #1
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a52:	e051      	b.n	8001af8 <HAL_I2C_Init+0x1dc>
 8001a54:	2304      	movs	r3, #4
 8001a56:	e04f      	b.n	8001af8 <HAL_I2C_Init+0x1dc>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d111      	bne.n	8001a84 <HAL_I2C_Init+0x168>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	1e58      	subs	r0, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6859      	ldr	r1, [r3, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	440b      	add	r3, r1
 8001a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a72:	3301      	adds	r3, #1
 8001a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	bf0c      	ite	eq
 8001a7c:	2301      	moveq	r3, #1
 8001a7e:	2300      	movne	r3, #0
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	e012      	b.n	8001aaa <HAL_I2C_Init+0x18e>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	1e58      	subs	r0, r3, #1
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6859      	ldr	r1, [r3, #4]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	440b      	add	r3, r1
 8001a92:	0099      	lsls	r1, r3, #2
 8001a94:	440b      	add	r3, r1
 8001a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	bf0c      	ite	eq
 8001aa4:	2301      	moveq	r3, #1
 8001aa6:	2300      	movne	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_I2C_Init+0x196>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e022      	b.n	8001af8 <HAL_I2C_Init+0x1dc>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10e      	bne.n	8001ad8 <HAL_I2C_Init+0x1bc>
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	1e58      	subs	r0, r3, #1
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6859      	ldr	r1, [r3, #4]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	440b      	add	r3, r1
 8001ac8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001acc:	3301      	adds	r3, #1
 8001ace:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ad2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ad6:	e00f      	b.n	8001af8 <HAL_I2C_Init+0x1dc>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1e58      	subs	r0, r3, #1
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6859      	ldr	r1, [r3, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	440b      	add	r3, r1
 8001ae6:	0099      	lsls	r1, r3, #2
 8001ae8:	440b      	add	r3, r1
 8001aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001aee:	3301      	adds	r3, #1
 8001af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001af4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	6809      	ldr	r1, [r1, #0]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	69da      	ldr	r2, [r3, #28]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a1b      	ldr	r3, [r3, #32]
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001b26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6911      	ldr	r1, [r2, #16]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	68d2      	ldr	r2, [r2, #12]
 8001b32:	4311      	orrs	r1, r2
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	6812      	ldr	r2, [r2, #0]
 8001b38:	430b      	orrs	r3, r1
 8001b3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	695a      	ldr	r2, [r3, #20]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f042 0201 	orr.w	r2, r2, #1
 8001b66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2220      	movs	r2, #32
 8001b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	000186a0 	.word	0x000186a0
 8001b94:	001e847f 	.word	0x001e847f
 8001b98:	003d08ff 	.word	0x003d08ff
 8001b9c:	431bde83 	.word	0x431bde83
 8001ba0:	10624dd3 	.word	0x10624dd3

08001ba4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba6:	b08b      	sub	sp, #44	@ 0x2c
 8001ba8:	af06      	add	r7, sp, #24
 8001baa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e0f1      	b.n	8001d9a <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 32a9 	ldrb.w	r3, [r3, #681]	@ 0x2a9
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d106      	bne.n	8001bd0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f007 fb72 	bl	80092b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 faed 	bl	80051bc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	687e      	ldr	r6, [r7, #4]
 8001bea:	466d      	mov	r5, sp
 8001bec:	f106 0410 	add.w	r4, r6, #16
 8001bf0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bf2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bf4:	6823      	ldr	r3, [r4, #0]
 8001bf6:	602b      	str	r3, [r5, #0]
 8001bf8:	1d33      	adds	r3, r6, #4
 8001bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bfc:	6838      	ldr	r0, [r7, #0]
 8001bfe:	f003 fab7 	bl	8005170 <USB_CoreInit>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e0c2      	b.n	8001d9a <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2100      	movs	r1, #0
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 fae8 	bl	80051f0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c20:	2300      	movs	r3, #0
 8001c22:	73fb      	strb	r3, [r7, #15]
 8001c24:	e040      	b.n	8001ca8 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	6879      	ldr	r1, [r7, #4]
 8001c2a:	1c5a      	adds	r2, r3, #1
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4413      	add	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	440b      	add	r3, r1
 8001c36:	3301      	adds	r3, #1
 8001c38:	2201      	movs	r2, #1
 8001c3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	4613      	mov	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4413      	add	r3, r2
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	440b      	add	r3, r1
 8001c4c:	7bfa      	ldrb	r2, [r7, #15]
 8001c4e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	440b      	add	r3, r1
 8001c60:	3303      	adds	r3, #3
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c66:	7bfa      	ldrb	r2, [r7, #15]
 8001c68:	6879      	ldr	r1, [r7, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	440b      	add	r3, r1
 8001c74:	3338      	adds	r3, #56	@ 0x38
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c7a:	7bfa      	ldrb	r2, [r7, #15]
 8001c7c:	6879      	ldr	r1, [r7, #4]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4413      	add	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	440b      	add	r3, r1
 8001c88:	333c      	adds	r3, #60	@ 0x3c
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c8e:	7bfa      	ldrb	r2, [r7, #15]
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	440b      	add	r3, r1
 8001c9c:	3340      	adds	r3, #64	@ 0x40
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	7bfa      	ldrb	r2, [r7, #15]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d3b9      	bcc.n	8001c26 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	73fb      	strb	r3, [r7, #15]
 8001cb6:	e044      	b.n	8001d42 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001cb8:	7bfa      	ldrb	r2, [r7, #15]
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	f203 1369 	addw	r3, r3, #361	@ 0x169
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001cce:	7bfa      	ldrb	r2, [r7, #15]
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001ce0:	7bfa      	ldrb	r2, [r7, #15]
 8001ce2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	f203 136b 	addw	r3, r3, #363	@ 0x16b
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	440b      	add	r3, r1
 8001d08:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d10:	7bfa      	ldrb	r2, [r7, #15]
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	440b      	add	r3, r1
 8001d1e:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d26:	7bfa      	ldrb	r2, [r7, #15]
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	440b      	add	r3, r1
 8001d34:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	73fb      	strb	r3, [r7, #15]
 8001d42:	7bfa      	ldrb	r2, [r7, #15]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d3b5      	bcc.n	8001cb8 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	687e      	ldr	r6, [r7, #4]
 8001d54:	466d      	mov	r5, sp
 8001d56:	f106 0410 	add.w	r4, r6, #16
 8001d5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	602b      	str	r3, [r5, #0]
 8001d62:	1d33      	adds	r3, r6, #4
 8001d64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d66:	6838      	ldr	r0, [r7, #0]
 8001d68:	f003 fa4e 	bl	8005208 <USB_DevInit>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2202      	movs	r2, #2
 8001d76:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e00d      	b.n	8001d9a <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f005 fccf 	bl	8007736 <USB_DevDisconnect>

  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001da2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <HAL_PCD_Start+0x16>
 8001db4:	2302      	movs	r3, #2
 8001db6:	e016      	b.n	8001de6 <HAL_PCD_Start+0x44>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f003 f9e3 	bl	8005190 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001dca:	2101      	movs	r1, #1
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f007 fce4 	bl	800979a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f005 fca3 	bl	8007722 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b088      	sub	sp, #32
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f005 fca5 	bl	800774a <USB_ReadInterrupts>
 8001e00:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 fb1b 	bl	8002448 <PCD_EP_ISR_Handler>

    return;
 8001e12:	e119      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d013      	beq.n	8001e46 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e30:	b292      	uxth	r2, r2
 8001e32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f007 fab7 	bl	80093aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 f905 	bl	800204e <HAL_PCD_SetAddress>

    return;
 8001e44:	e100      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d00c      	beq.n	8001e6a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001e62:	b292      	uxth	r2, r2
 8001e64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e68:	e0ee      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d00c      	beq.n	8001e8e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e86:	b292      	uxth	r2, r2
 8001e88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e8c:	e0dc      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d027      	beq.n	8001ee8 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0204 	bic.w	r2, r2, #4
 8001eaa:	b292      	uxth	r2, r2
 8001eac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0208 	bic.w	r2, r2, #8
 8001ec2:	b292      	uxth	r2, r2
 8001ec4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f007 faa7 	bl	800941c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ee0:	b292      	uxth	r2, r2
 8001ee2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001ee6:	e0af      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 8083 	beq.w	8001ffa <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	77fb      	strb	r3, [r7, #31]
 8001ef8:	e010      	b.n	8001f1c <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	461a      	mov	r2, r3
 8001f00:	7ffb      	ldrb	r3, [r7, #31]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	441a      	add	r2, r3
 8001f06:	7ffb      	ldrb	r3, [r7, #31]
 8001f08:	8812      	ldrh	r2, [r2, #0]
 8001f0a:	b292      	uxth	r2, r2
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	3320      	adds	r3, #32
 8001f10:	443b      	add	r3, r7
 8001f12:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001f16:	7ffb      	ldrb	r3, [r7, #31]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	77fb      	strb	r3, [r7, #31]
 8001f1c:	7ffb      	ldrb	r3, [r7, #31]
 8001f1e:	2b07      	cmp	r3, #7
 8001f20:	d9eb      	bls.n	8001efa <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f042 0201 	orr.w	r2, r2, #1
 8001f34:	b292      	uxth	r2, r2
 8001f36:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0201 	bic.w	r2, r2, #1
 8001f4c:	b292      	uxth	r2, r2
 8001f4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001f52:	bf00      	nop
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f6      	beq.n	8001f54 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f78:	b292      	uxth	r2, r2
 8001f7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	77fb      	strb	r3, [r7, #31]
 8001f82:	e00f      	b.n	8001fa4 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001f84:	7ffb      	ldrb	r3, [r7, #31]
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	4611      	mov	r1, r2
 8001f8c:	7ffa      	ldrb	r2, [r7, #31]
 8001f8e:	0092      	lsls	r2, r2, #2
 8001f90:	440a      	add	r2, r1
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	3320      	adds	r3, #32
 8001f96:	443b      	add	r3, r7
 8001f98:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001f9c:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001f9e:	7ffb      	ldrb	r3, [r7, #31]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	77fb      	strb	r3, [r7, #31]
 8001fa4:	7ffb      	ldrb	r3, [r7, #31]
 8001fa6:	2b07      	cmp	r3, #7
 8001fa8:	d9ec      	bls.n	8001f84 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f042 0208 	orr.w	r2, r2, #8
 8001fbc:	b292      	uxth	r2, r2
 8001fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fd4:	b292      	uxth	r2, r2
 8001fd6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f042 0204 	orr.w	r2, r2, #4
 8001fec:	b292      	uxth	r2, r2
 8001fee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f007 f9f8 	bl	80093e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001ff8:	e026      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00f      	beq.n	8002024 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800200c:	b29a      	uxth	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002016:	b292      	uxth	r2, r2
 8002018:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f007 f9b6 	bl	800938e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002022:	e011      	b.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00c      	beq.n	8002048 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002036:	b29a      	uxth	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002040:	b292      	uxth	r2, r2
 8002042:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002046:	bf00      	nop
  }
}
 8002048:	3720      	adds	r7, #32
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
 8002056:	460b      	mov	r3, r1
 8002058:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_PCD_SetAddress+0x1a>
 8002064:	2302      	movs	r3, #2
 8002066:	e013      	b.n	8002090 <HAL_PCD_SetAddress+0x42>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  hpcd->USB_Address = address;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	78fa      	ldrb	r2, [r7, #3]
 8002074:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	4611      	mov	r1, r2
 8002080:	4618      	mov	r0, r3
 8002082:	f005 fb3b 	bl	80076fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	4608      	mov	r0, r1
 80020a2:	4611      	mov	r1, r2
 80020a4:	461a      	mov	r2, r3
 80020a6:	4603      	mov	r3, r0
 80020a8:	70fb      	strb	r3, [r7, #3]
 80020aa:	460b      	mov	r3, r1
 80020ac:	803b      	strh	r3, [r7, #0]
 80020ae:	4613      	mov	r3, r2
 80020b0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	da0e      	bge.n	80020dc <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2201      	movs	r2, #1
 80020d8:	705a      	strb	r2, [r3, #1]
 80020da:	e00e      	b.n	80020fa <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	f003 0207 	and.w	r2, r3, #7
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	b2da      	uxtb	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002106:	883a      	ldrh	r2, [r7, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	78ba      	ldrb	r2, [r7, #2]
 8002110:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002112:	78bb      	ldrb	r3, [r7, #2]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d102      	bne.n	800211e <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_PCD_EP_Open+0x94>
 8002128:	2302      	movs	r3, #2
 800212a:	e00e      	b.n	800214a <HAL_PCD_EP_Open+0xb2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68f9      	ldr	r1, [r7, #12]
 800213a:	4618      	mov	r0, r3
 800213c:	f003 f884 	bl	8005248 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return ret;
 8002148:	7afb      	ldrb	r3, [r7, #11]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b084      	sub	sp, #16
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
 800215a:	460b      	mov	r3, r1
 800215c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800215e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002162:	2b00      	cmp	r3, #0
 8002164:	da0e      	bge.n	8002184 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2201      	movs	r2, #1
 8002180:	705a      	strb	r2, [r3, #1]
 8002182:	e00e      	b.n	80021a2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	f003 0207 	and.w	r2, r3, #7
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80021a2:	78fb      	ldrb	r3, [r7, #3]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_PCD_EP_Close+0x6a>
 80021b8:	2302      	movs	r3, #2
 80021ba:	e00e      	b.n	80021da <HAL_PCD_EP_Close+0x88>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68f9      	ldr	r1, [r7, #12]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f003 fbfc 	bl	80059c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	603b      	str	r3, [r7, #0]
 80021ee:	460b      	mov	r3, r1
 80021f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021f2:	7afb      	ldrb	r3, [r7, #11]
 80021f4:	f003 0207 	and.w	r2, r3, #7
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002204:	68fa      	ldr	r2, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	2200      	movs	r2, #0
 800221a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2200      	movs	r2, #0
 8002220:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002222:	7afb      	ldrb	r3, [r7, #11]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	b2da      	uxtb	r2, r3
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6979      	ldr	r1, [r7, #20]
 8002234:	4618      	mov	r0, r3
 8002236:	f003 fdb3 	bl	8005da0 <USB_EPStartXfer>

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002250:	78fb      	ldrb	r3, [r7, #3]
 8002252:	f003 0207 	and.w	r2, r3, #7
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	440b      	add	r3, r1
 8002262:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr

08002272 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	60f8      	str	r0, [r7, #12]
 800227a:	607a      	str	r2, [r7, #4]
 800227c:	603b      	str	r3, [r7, #0]
 800227e:	460b      	mov	r3, r1
 8002280:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002282:	7afb      	ldrb	r3, [r7, #11]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	4413      	add	r3, r2
 8002296:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2200      	movs	r2, #0
 80022b6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	2201      	movs	r2, #1
 80022bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022be:	7afb      	ldrb	r3, [r7, #11]
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	6979      	ldr	r1, [r7, #20]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f003 fd65 	bl	8005da0 <USB_EPStartXfer>

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	460b      	mov	r3, r1
 80022ea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80022ec:	78fb      	ldrb	r3, [r7, #3]
 80022ee:	f003 0207 	and.w	r2, r3, #7
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d901      	bls.n	80022fe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e04c      	b.n	8002398 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002302:	2b00      	cmp	r3, #0
 8002304:	da0e      	bge.n	8002324 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	4613      	mov	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4413      	add	r3, r2
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2201      	movs	r2, #1
 8002320:	705a      	strb	r2, [r3, #1]
 8002322:	e00c      	b.n	800233e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2201      	movs	r2, #1
 8002342:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_PCD_EP_SetStall+0x7e>
 800235a:	2302      	movs	r3, #2
 800235c:	e01c      	b.n	8002398 <HAL_PCD_EP_SetStall+0xb8>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68f9      	ldr	r1, [r7, #12]
 800236c:	4618      	mov	r0, r3
 800236e:	f005 f8c8 	bl	8007502 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002372:	78fb      	ldrb	r3, [r7, #3]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	2b00      	cmp	r3, #0
 800237a:	d108      	bne.n	800238e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8002386:	4619      	mov	r1, r3
 8002388:	4610      	mov	r0, r2
 800238a:	f005 f9ed 	bl	8007768 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	460b      	mov	r3, r1
 80023aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023ac:	78fb      	ldrb	r3, [r7, #3]
 80023ae:	f003 020f 	and.w	r2, r3, #15
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d901      	bls.n	80023be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e040      	b.n	8002440 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	da0e      	bge.n	80023e4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023c6:	78fb      	ldrb	r3, [r7, #3]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	4613      	mov	r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	4413      	add	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	705a      	strb	r2, [r3, #1]
 80023e2:	e00e      	b.n	8002402 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023e4:	78fb      	ldrb	r3, [r7, #3]
 80023e6:	f003 0207 	and.w	r2, r3, #7
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	4413      	add	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002408:	78fb      	ldrb	r3, [r7, #3]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	b2da      	uxtb	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800241a:	2b01      	cmp	r3, #1
 800241c:	d101      	bne.n	8002422 <HAL_PCD_EP_ClrStall+0x82>
 800241e:	2302      	movs	r3, #2
 8002420:	e00e      	b.n	8002440 <HAL_PCD_EP_ClrStall+0xa0>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68f9      	ldr	r1, [r7, #12]
 8002430:	4618      	mov	r0, r3
 8002432:	f005 f8b6 	bl	80075a2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b096      	sub	sp, #88	@ 0x58
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002450:	e3be      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
  {
    wIstr = hpcd->Instance->ISTR;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800245a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800245e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002462:	b2db      	uxtb	r3, r3
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800246c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002470:	2b00      	cmp	r3, #0
 8002472:	f040 8178 	bne.w	8002766 <PCD_EP_ISR_Handler+0x31e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002476:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800247a:	f003 0310 	and.w	r3, r3, #16
 800247e:	2b00      	cmp	r3, #0
 8002480:	d151      	bne.n	8002526 <PCD_EP_ISR_Handler+0xde>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	b29b      	uxth	r3, r3
 800248a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800248e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002492:	81fb      	strh	r3, [r7, #14]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	89fb      	ldrh	r3, [r7, #14]
 800249a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800249e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3328      	adds	r3, #40	@ 0x28
 80024aa:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	461a      	mov	r2, r3
 80024b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	4413      	add	r3, r2
 80024c0:	3302      	adds	r3, #2
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	4413      	add	r3, r2
 80024ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80024d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024de:	69db      	ldr	r3, [r3, #28]
 80024e0:	441a      	add	r2, r3
 80024e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024e4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80024e6:	2100      	movs	r1, #0
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f006 ff36 	bl	800935a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 836a 	beq.w	8002bd0 <PCD_EP_ISR_Handler+0x788>
 80024fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	2b00      	cmp	r3, #0
 8002502:	f040 8365 	bne.w	8002bd0 <PCD_EP_ISR_Handler+0x788>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800250c:	b2db      	uxtb	r3, r3
 800250e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002512:	b2da      	uxtb	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002524:	e354      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800252c:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	881b      	ldrh	r3, [r3, #0]
 8002534:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002538:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800253c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002540:	2b00      	cmp	r3, #0
 8002542:	d034      	beq.n	80025ae <PCD_EP_ISR_Handler+0x166>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800254c:	b29b      	uxth	r3, r3
 800254e:	461a      	mov	r2, r3
 8002550:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4413      	add	r3, r2
 8002558:	3306      	adds	r3, #6
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	4413      	add	r3, r2
 8002562:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800256c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800256e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f503 712c 	add.w	r1, r3, #688	@ 0x2b0
 800257a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800257c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800257e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002580:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002582:	b29b      	uxth	r3, r3
 8002584:	f005 f940 	bl	8007808 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	b29a      	uxth	r2, r3
 8002590:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002594:	4013      	ands	r3, r2
 8002596:	823b      	strh	r3, [r7, #16]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	8a3a      	ldrh	r2, [r7, #16]
 800259e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025a2:	b292      	uxth	r2, r2
 80025a4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f006 feaa 	bl	8009300 <HAL_PCD_SetupStageCallback>
 80025ac:	e310      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025ae:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f280 830c 	bge.w	8002bd0 <PCD_EP_ISR_Handler+0x788>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	b29a      	uxth	r2, r3
 80025c0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80025c4:	4013      	ands	r3, r2
 80025c6:	83fb      	strh	r3, [r7, #30]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	8bfa      	ldrh	r2, [r7, #30]
 80025ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025d2:	b292      	uxth	r2, r2
 80025d4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025de:	b29b      	uxth	r3, r3
 80025e0:	461a      	mov	r2, r3
 80025e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	4413      	add	r3, r2
 80025ea:	3306      	adds	r3, #6
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002600:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d019      	beq.n	800263e <PCD_EP_ISR_Handler+0x1f6>
 800260a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d015      	beq.n	800263e <PCD_EP_ISR_Handler+0x1f6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002618:	6959      	ldr	r1, [r3, #20]
 800261a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800261c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800261e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002620:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002622:	b29b      	uxth	r3, r3
 8002624:	f005 f8f0 	bl	8007808 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800262a:	695a      	ldr	r2, [r3, #20]
 800262c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	441a      	add	r2, r3
 8002632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002634:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002636:	2100      	movs	r1, #0
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f006 fe73 	bl	8009324 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002648:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800264c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002650:	2b00      	cmp	r3, #0
 8002652:	f040 82bd 	bne.w	8002bd0 <PCD_EP_ISR_Handler+0x788>
 8002656:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800265a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800265e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002662:	f000 82b5 	beq.w	8002bd0 <PCD_EP_ISR_Handler+0x788>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002674:	b29b      	uxth	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	4413      	add	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	b29b      	uxth	r3, r3
 800268c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002690:	b29a      	uxth	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	801a      	strh	r2, [r3, #0]
 8002696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	2b3e      	cmp	r3, #62	@ 0x3e
 800269c:	d91d      	bls.n	80026da <PCD_EP_ISR_Handler+0x292>
 800269e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	095b      	lsrs	r3, r3, #5
 80026a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80026a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	f003 031f 	and.w	r3, r3, #31
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d102      	bne.n	80026b8 <PCD_EP_ISR_Handler+0x270>
 80026b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026b4:	3b01      	subs	r3, #1
 80026b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	881b      	ldrh	r3, [r3, #0]
 80026bc:	b29a      	uxth	r2, r3
 80026be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	029b      	lsls	r3, r3, #10
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	4313      	orrs	r3, r2
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	801a      	strh	r2, [r3, #0]
 80026d8:	e026      	b.n	8002728 <PCD_EP_ISR_Handler+0x2e0>
 80026da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10a      	bne.n	80026f8 <PCD_EP_ISR_Handler+0x2b0>
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	881b      	ldrh	r3, [r3, #0]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	801a      	strh	r2, [r3, #0]
 80026f6:	e017      	b.n	8002728 <PCD_EP_ISR_Handler+0x2e0>
 80026f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	085b      	lsrs	r3, r3, #1
 80026fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	2b00      	cmp	r3, #0
 800270a:	d002      	beq.n	8002712 <PCD_EP_ISR_Handler+0x2ca>
 800270c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800270e:	3301      	adds	r3, #1
 8002710:	647b      	str	r3, [r7, #68]	@ 0x44
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	b29a      	uxth	r2, r3
 8002718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800271a:	b29b      	uxth	r3, r3
 800271c:	029b      	lsls	r3, r3, #10
 800271e:	b29b      	uxth	r3, r3
 8002720:	4313      	orrs	r3, r2
 8002722:	b29a      	uxth	r2, r3
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	881b      	ldrh	r3, [r3, #0]
 800272e:	b29b      	uxth	r3, r3
 8002730:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002738:	827b      	strh	r3, [r7, #18]
 800273a:	8a7b      	ldrh	r3, [r7, #18]
 800273c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002740:	827b      	strh	r3, [r7, #18]
 8002742:	8a7b      	ldrh	r3, [r7, #18]
 8002744:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002748:	827b      	strh	r3, [r7, #18]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	8a7b      	ldrh	r3, [r7, #18]
 8002750:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002754:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002758:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800275c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002760:	b29b      	uxth	r3, r3
 8002762:	8013      	strh	r3, [r2, #0]
 8002764:	e234      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	461a      	mov	r2, r3
 800276c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800277a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800277e:	2b00      	cmp	r3, #0
 8002780:	f280 80fc 	bge.w	800297c <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	461a      	mov	r2, r3
 800278a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	881b      	ldrh	r3, [r3, #0]
 8002794:	b29a      	uxth	r2, r3
 8002796:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800279a:	4013      	ands	r3, r2
 800279c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80027b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80027b6:	b292      	uxth	r2, r2
 80027b8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80027ba:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80027be:	4613      	mov	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4413      	add	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	4413      	add	r3, r2
 80027ce:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80027d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d2:	7b1b      	ldrb	r3, [r3, #12]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d125      	bne.n	8002824 <PCD_EP_ISR_Handler+0x3dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	461a      	mov	r2, r3
 80027e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	4413      	add	r3, r2
 80027ec:	3306      	adds	r3, #6
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6812      	ldr	r2, [r2, #0]
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002800:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002804:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 8092 	beq.w	8002932 <PCD_EP_ISR_Handler+0x4ea>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6818      	ldr	r0, [r3, #0]
 8002812:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002814:	6959      	ldr	r1, [r3, #20]
 8002816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002818:	88da      	ldrh	r2, [r3, #6]
 800281a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800281e:	f004 fff3 	bl	8007808 <USB_ReadPMA>
 8002822:	e086      	b.n	8002932 <PCD_EP_ISR_Handler+0x4ea>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002826:	78db      	ldrb	r3, [r3, #3]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d10a      	bne.n	8002842 <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800282c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002830:	461a      	mov	r2, r3
 8002832:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 f9d9 	bl	8002bec <HAL_PCD_EP_DB_Receive>
 800283a:	4603      	mov	r3, r0
 800283c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002840:	e077      	b.n	8002932 <PCD_EP_ISR_Handler+0x4ea>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	b29b      	uxth	r3, r3
 8002854:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800285c:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	441a      	add	r2, r3
 800286e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002872:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002876:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800287a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800287e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002882:	b29b      	uxth	r3, r3
 8002884:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	b29b      	uxth	r3, r3
 8002898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d024      	beq.n	80028ea <PCD_EP_ISR_Handler+0x4a2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	461a      	mov	r2, r3
 80028ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4413      	add	r3, r2
 80028b4:	3302      	adds	r3, #2
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6812      	ldr	r2, [r2, #0]
 80028bc:	4413      	add	r3, r2
 80028be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028c8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80028cc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d02e      	beq.n	8002932 <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6818      	ldr	r0, [r3, #0]
 80028d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028da:	6959      	ldr	r1, [r3, #20]
 80028dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028de:	891a      	ldrh	r2, [r3, #8]
 80028e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80028e4:	f004 ff90 	bl	8007808 <USB_ReadPMA>
 80028e8:	e023      	b.n	8002932 <PCD_EP_ISR_Handler+0x4ea>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	461a      	mov	r2, r3
 80028f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4413      	add	r3, r2
 80028fe:	3306      	adds	r3, #6
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	4413      	add	r3, r2
 8002908:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800290c:	881b      	ldrh	r3, [r3, #0]
 800290e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002912:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002916:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800291a:	2b00      	cmp	r3, #0
 800291c:	d009      	beq.n	8002932 <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002924:	6959      	ldr	r1, [r3, #20]
 8002926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002928:	895a      	ldrh	r2, [r3, #10]
 800292a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800292e:	f004 ff6b 	bl	8007808 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002934:	69da      	ldr	r2, [r3, #28]
 8002936:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800293a:	441a      	add	r2, r3
 800293c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800293e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002942:	695a      	ldr	r2, [r3, #20]
 8002944:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002948:	441a      	add	r2, r3
 800294a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800294c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800294e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d005      	beq.n	8002962 <PCD_EP_ISR_Handler+0x51a>
 8002956:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800295a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	429a      	cmp	r2, r3
 8002960:	d206      	bcs.n	8002970 <PCD_EP_ISR_Handler+0x528>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	4619      	mov	r1, r3
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f006 fcdb 	bl	8009324 <HAL_PCD_DataOutStageCallback>
 800296e:	e005      	b.n	800297c <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002976:	4618      	mov	r0, r3
 8002978:	f003 fa12 	bl	8005da0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800297c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 8123 	beq.w	8002bd0 <PCD_EP_ISR_Handler+0x788>
      {
        ep = &hpcd->IN_ep[epindex];
 800298a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800298e:	1c5a      	adds	r2, r3, #1
 8002990:	4613      	mov	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4413      	add	r3, r2
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	4413      	add	r3, r2
 800299c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	461a      	mov	r2, r3
 80029a4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80029b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029b8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	441a      	add	r2, r3
 80029ca:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80029ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80029da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029dc:	78db      	ldrb	r3, [r3, #3]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	f040 80a2 	bne.w	8002b28 <PCD_EP_ISR_Handler+0x6e0>
        {
          ep->xfer_len = 0U;
 80029e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029e6:	2200      	movs	r2, #0
 80029e8:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80029ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ec:	7b1b      	ldrb	r3, [r3, #12]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f000 8093 	beq.w	8002b1a <PCD_EP_ISR_Handler+0x6d2>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80029f4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d046      	beq.n	8002a8e <PCD_EP_ISR_Handler+0x646>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a02:	785b      	ldrb	r3, [r3, #1]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d126      	bne.n	8002a56 <PCD_EP_ISR_Handler+0x60e>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	461a      	mov	r2, r3
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1c:	4413      	add	r3, r2
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	011a      	lsls	r2, r3, #4
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	4413      	add	r3, r2
 8002a2a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002a2e:	623b      	str	r3, [r7, #32]
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	801a      	strh	r2, [r3, #0]
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	801a      	strh	r2, [r3, #0]
 8002a54:	e061      	b.n	8002b1a <PCD_EP_ISR_Handler+0x6d2>
 8002a56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a58:	785b      	ldrb	r3, [r3, #1]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d15d      	bne.n	8002b1a <PCD_EP_ISR_Handler+0x6d2>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	461a      	mov	r2, r3
 8002a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a72:	4413      	add	r3, r2
 8002a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	011a      	lsls	r2, r3, #4
 8002a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a7e:	4413      	add	r3, r2
 8002a80:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a88:	2200      	movs	r2, #0
 8002a8a:	801a      	strh	r2, [r3, #0]
 8002a8c:	e045      	b.n	8002b1a <PCD_EP_ISR_Handler+0x6d2>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a96:	785b      	ldrb	r3, [r3, #1]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d126      	bne.n	8002aea <PCD_EP_ISR_Handler+0x6a2>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ab0:	4413      	add	r3, r2
 8002ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ab4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	011a      	lsls	r2, r3, #4
 8002aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002abc:	4413      	add	r3, r2
 8002abe:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad2:	801a      	strh	r2, [r3, #0]
 8002ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae6:	801a      	strh	r2, [r3, #0]
 8002ae8:	e017      	b.n	8002b1a <PCD_EP_ISR_Handler+0x6d2>
 8002aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aec:	785b      	ldrb	r3, [r3, #1]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d113      	bne.n	8002b1a <PCD_EP_ISR_Handler+0x6d2>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	461a      	mov	r2, r3
 8002afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b00:	4413      	add	r3, r2
 8002b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	011a      	lsls	r2, r3, #4
 8002b0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b0c:	4413      	add	r3, r2
 8002b0e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002b12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b16:	2200      	movs	r2, #0
 8002b18:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002b1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f006 fc1a 	bl	800935a <HAL_PCD_DataInStageCallback>
 8002b26:	e053      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002b28:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d146      	bne.n	8002bc2 <PCD_EP_ISR_Handler+0x77a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	461a      	mov	r2, r3
 8002b40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4413      	add	r3, r2
 8002b48:	3302      	adds	r3, #2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6812      	ldr	r2, [r2, #0]
 8002b50:	4413      	add	r3, r2
 8002b52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b5c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8002b60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b62:	699a      	ldr	r2, [r3, #24]
 8002b64:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d907      	bls.n	8002b7c <PCD_EP_ISR_Handler+0x734>
            {
              ep->xfer_len -= TxPctSize;
 8002b6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6e:	699a      	ldr	r2, [r3, #24]
 8002b70:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002b74:	1ad2      	subs	r2, r2, r3
 8002b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b78:	619a      	str	r2, [r3, #24]
 8002b7a:	e002      	b.n	8002b82 <PCD_EP_ISR_Handler+0x73a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002b7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b7e:	2200      	movs	r2, #0
 8002b80:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002b82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <PCD_EP_ISR_Handler+0x750>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002b8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f006 fbe2 	bl	800935a <HAL_PCD_DataInStageCallback>
 8002b96:	e01b      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b9a:	695a      	ldr	r2, [r3, #20]
 8002b9c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002ba0:	441a      	add	r2, r3
 8002ba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002ba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba8:	69da      	ldr	r2, [r3, #28]
 8002baa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002bae:	441a      	add	r2, r3
 8002bb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bb2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f003 f8f0 	bl	8005da0 <USB_EPStartXfer>
 8002bc0:	e006      	b.n	8002bd0 <PCD_EP_ISR_Handler+0x788>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002bc2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f91b 	bl	8002e06 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	b21b      	sxth	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f6ff ac38 	blt.w	8002452 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3758      	adds	r7, #88	@ 0x58
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b088      	sub	sp, #32
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002bfa:	88fb      	ldrh	r3, [r7, #6]
 8002bfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d07e      	beq.n	8002d02 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	461a      	mov	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	4413      	add	r3, r2
 8002c18:	3302      	adds	r3, #2
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	4413      	add	r3, r2
 8002c22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c26:	881b      	ldrh	r3, [r3, #0]
 8002c28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c2c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	699a      	ldr	r2, [r3, #24]
 8002c32:	8b7b      	ldrh	r3, [r7, #26]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d306      	bcc.n	8002c46 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	699a      	ldr	r2, [r3, #24]
 8002c3c:	8b7b      	ldrh	r3, [r7, #26]
 8002c3e:	1ad2      	subs	r2, r2, r3
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	619a      	str	r2, [r3, #24]
 8002c44:	e002      	b.n	8002c4c <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d123      	bne.n	8002c9c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	881b      	ldrh	r3, [r3, #0]
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c6e:	833b      	strh	r3, [r7, #24]
 8002c70:	8b3b      	ldrh	r3, [r7, #24]
 8002c72:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002c76:	833b      	strh	r3, [r7, #24]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	441a      	add	r2, r3
 8002c86:	8b3b      	ldrh	r3, [r7, #24]
 8002c88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d01f      	beq.n	8002ce6 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	461a      	mov	r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cc0:	82fb      	strh	r3, [r7, #22]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	441a      	add	r2, r3
 8002cd0:	8afb      	ldrh	r3, [r7, #22]
 8002cd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002cd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002cda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cde:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002ce6:	8b7b      	ldrh	r3, [r7, #26]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 8087 	beq.w	8002dfc <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6818      	ldr	r0, [r3, #0]
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	6959      	ldr	r1, [r3, #20]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	891a      	ldrh	r2, [r3, #8]
 8002cfa:	8b7b      	ldrh	r3, [r7, #26]
 8002cfc:	f004 fd84 	bl	8007808 <USB_ReadPMA>
 8002d00:	e07c      	b.n	8002dfc <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	4413      	add	r3, r2
 8002d16:	3306      	adds	r3, #6
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	6812      	ldr	r2, [r2, #0]
 8002d1e:	4413      	add	r3, r2
 8002d20:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d2a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	699a      	ldr	r2, [r3, #24]
 8002d30:	8b7b      	ldrh	r3, [r7, #26]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d306      	bcc.n	8002d44 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	699a      	ldr	r2, [r3, #24]
 8002d3a:	8b7b      	ldrh	r3, [r7, #26]
 8002d3c:	1ad2      	subs	r2, r2, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	619a      	str	r2, [r3, #24]
 8002d42:	e002      	b.n	8002d4a <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2200      	movs	r2, #0
 8002d48:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d123      	bne.n	8002d9a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	461a      	mov	r2, r3
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	881b      	ldrh	r3, [r3, #0]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d6c:	83fb      	strh	r3, [r7, #30]
 8002d6e:	8bfb      	ldrh	r3, [r7, #30]
 8002d70:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002d74:	83fb      	strh	r3, [r7, #30]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	441a      	add	r2, r3
 8002d84:	8bfb      	ldrh	r3, [r7, #30]
 8002d86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d11f      	bne.n	8002de4 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	461a      	mov	r2, r3
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dbe:	83bb      	strh	r3, [r7, #28]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	441a      	add	r2, r3
 8002dce:	8bbb      	ldrh	r3, [r7, #28]
 8002dd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002dd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002dd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ddc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002de4:	8b7b      	ldrh	r3, [r7, #26]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d008      	beq.n	8002dfc <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6818      	ldr	r0, [r3, #0]
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	6959      	ldr	r1, [r3, #20]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	895a      	ldrh	r2, [r3, #10]
 8002df6:	8b7b      	ldrh	r3, [r7, #26]
 8002df8:	f004 fd06 	bl	8007808 <USB_ReadPMA>
    }
  }

  return count;
 8002dfc:	8b7b      	ldrh	r3, [r7, #26]
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3720      	adds	r7, #32
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b0a4      	sub	sp, #144	@ 0x90
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	60f8      	str	r0, [r7, #12]
 8002e0e:	60b9      	str	r1, [r7, #8]
 8002e10:	4613      	mov	r3, r2
 8002e12:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002e14:	88fb      	ldrh	r3, [r7, #6]
 8002e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 81dd 	beq.w	80031da <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	4413      	add	r3, r2
 8002e34:	3302      	adds	r3, #2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e48:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	699a      	ldr	r2, [r3, #24]
 8002e50:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d907      	bls.n	8002e68 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	699a      	ldr	r2, [r3, #24]
 8002e5c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002e60:	1ad2      	subs	r2, r2, r3
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	619a      	str	r2, [r3, #24]
 8002e66:	e002      	b.n	8002e6e <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	f040 80b9 	bne.w	8002fea <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	785b      	ldrb	r3, [r3, #1]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d126      	bne.n	8002ece <HAL_PCD_EP_DB_Transmit+0xc8>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	461a      	mov	r2, r3
 8002e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e94:	4413      	add	r3, r2
 8002e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	011a      	lsls	r2, r3, #4
 8002e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea0:	4413      	add	r3, r2
 8002ea2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eaa:	881b      	ldrh	r3, [r3, #0]
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb6:	801a      	strh	r2, [r3, #0]
 8002eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ec2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ec6:	b29a      	uxth	r2, r3
 8002ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eca:	801a      	strh	r2, [r3, #0]
 8002ecc:	e01a      	b.n	8002f04 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	785b      	ldrb	r3, [r3, #1]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d116      	bne.n	8002f04 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eea:	4413      	add	r3, r2
 8002eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	011a      	lsls	r2, r3, #4
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef6:	4413      	add	r3, r2
 8002ef8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002efc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f00:	2200      	movs	r2, #0
 8002f02:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	785b      	ldrb	r3, [r3, #1]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d126      	bne.n	8002f60 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	61fb      	str	r3, [r7, #28]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	461a      	mov	r2, r3
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	4413      	add	r3, r2
 8002f28:	61fb      	str	r3, [r7, #28]
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	011a      	lsls	r2, r3, #4
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	4413      	add	r3, r2
 8002f34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002f38:	61bb      	str	r3, [r7, #24]
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	801a      	strh	r2, [r3, #0]
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	801a      	strh	r2, [r3, #0]
 8002f5e:	e017      	b.n	8002f90 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	785b      	ldrb	r3, [r3, #1]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d113      	bne.n	8002f90 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	461a      	mov	r2, r3
 8002f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f76:	4413      	add	r3, r2
 8002f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	011a      	lsls	r2, r3, #4
 8002f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f82:	4413      	add	r3, r2
 8002f84:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002f88:	623b      	str	r3, [r7, #32]
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	4619      	mov	r1, r3
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f006 f9df 	bl	800935a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002f9c:	88fb      	ldrh	r3, [r7, #6]
 8002f9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 82fc 	beq.w	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	461a      	mov	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fc2:	82fb      	strh	r3, [r7, #22]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	441a      	add	r2, r3
 8002fd2:	8afb      	ldrh	r3, [r7, #22]
 8002fd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002fd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002fdc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	8013      	strh	r3, [r2, #0]
 8002fe8:	e2da      	b.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d021      	beq.n	8003038 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	b29b      	uxth	r3, r3
 8003006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800300a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800300e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	441a      	add	r2, r3
 8003020:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003024:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003028:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800302c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003034:	b29b      	uxth	r3, r3
 8003036:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800303e:	2b01      	cmp	r3, #1
 8003040:	f040 82ae 	bne.w	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	695a      	ldr	r2, [r3, #20]
 8003048:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800304c:	441a      	add	r2, r3
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800305a:	441a      	add	r2, r3
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	6a1a      	ldr	r2, [r3, #32]
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	429a      	cmp	r2, r3
 800306a:	d30b      	bcc.n	8003084 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	6a1a      	ldr	r2, [r3, #32]
 8003078:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800307c:	1ad2      	subs	r2, r2, r3
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	621a      	str	r2, [r3, #32]
 8003082:	e017      	b.n	80030b4 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d108      	bne.n	800309e <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800308c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003090:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800309c:	e00a      	b.n	80030b4 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	2200      	movs	r2, #0
 80030b2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	785b      	ldrb	r3, [r3, #1]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d165      	bne.n	8003188 <HAL_PCD_EP_DB_Transmit+0x382>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	461a      	mov	r2, r3
 80030ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d0:	4413      	add	r3, r2
 80030d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	011a      	lsls	r2, r3, #4
 80030da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030dc:	4413      	add	r3, r2
 80030de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f2:	801a      	strh	r2, [r3, #0]
 80030f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80030fa:	d91d      	bls.n	8003138 <HAL_PCD_EP_DB_Transmit+0x332>
 80030fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003100:	095b      	lsrs	r3, r3, #5
 8003102:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003104:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003108:	f003 031f 	and.w	r3, r3, #31
 800310c:	2b00      	cmp	r3, #0
 800310e:	d102      	bne.n	8003116 <HAL_PCD_EP_DB_Transmit+0x310>
 8003110:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003112:	3b01      	subs	r3, #1
 8003114:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	b29a      	uxth	r2, r3
 800311c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800311e:	b29b      	uxth	r3, r3
 8003120:	029b      	lsls	r3, r3, #10
 8003122:	b29b      	uxth	r3, r3
 8003124:	4313      	orrs	r3, r2
 8003126:	b29b      	uxth	r3, r3
 8003128:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800312c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003130:	b29a      	uxth	r2, r3
 8003132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003134:	801a      	strh	r2, [r3, #0]
 8003136:	e044      	b.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003138:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10a      	bne.n	8003156 <HAL_PCD_EP_DB_Transmit+0x350>
 8003140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003142:	881b      	ldrh	r3, [r3, #0]
 8003144:	b29b      	uxth	r3, r3
 8003146:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800314a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800314e:	b29a      	uxth	r2, r3
 8003150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003152:	801a      	strh	r2, [r3, #0]
 8003154:	e035      	b.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003156:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800315a:	085b      	lsrs	r3, r3, #1
 800315c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800315e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <HAL_PCD_EP_DB_Transmit+0x36a>
 800316a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800316c:	3301      	adds	r3, #1
 800316e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	b29a      	uxth	r2, r3
 8003176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003178:	b29b      	uxth	r3, r3
 800317a:	029b      	lsls	r3, r3, #10
 800317c:	b29b      	uxth	r3, r3
 800317e:	4313      	orrs	r3, r2
 8003180:	b29a      	uxth	r2, r3
 8003182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003184:	801a      	strh	r2, [r3, #0]
 8003186:	e01c      	b.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	785b      	ldrb	r3, [r3, #1]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d118      	bne.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	647b      	str	r3, [r7, #68]	@ 0x44
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800319e:	b29b      	uxth	r3, r3
 80031a0:	461a      	mov	r2, r3
 80031a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a4:	4413      	add	r3, r2
 80031a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	011a      	lsls	r2, r3, #4
 80031ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031b0:	4413      	add	r3, r2
 80031b2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80031b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80031b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031bc:	b29a      	uxth	r2, r3
 80031be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031c0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	6959      	ldr	r1, [r3, #20]
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	891a      	ldrh	r2, [r3, #8]
 80031ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	f004 fad3 	bl	800777e <USB_WritePMA>
 80031d8:	e1e2      	b.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	461a      	mov	r2, r3
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	4413      	add	r3, r2
 80031ee:	3306      	adds	r3, #6
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	4413      	add	r3, r2
 80031f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003202:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800320e:	429a      	cmp	r2, r3
 8003210:	d307      	bcc.n	8003222 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	699a      	ldr	r2, [r3, #24]
 8003216:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800321a:	1ad2      	subs	r2, r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	619a      	str	r2, [r3, #24]
 8003220:	e002      	b.n	8003228 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	2200      	movs	r2, #0
 8003226:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	2b00      	cmp	r3, #0
 800322e:	f040 80c0 	bne.w	80033b2 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	785b      	ldrb	r3, [r3, #1]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d126      	bne.n	8003288 <HAL_PCD_EP_DB_Transmit+0x482>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003248:	b29b      	uxth	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800324e:	4413      	add	r3, r2
 8003250:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	011a      	lsls	r2, r3, #4
 8003258:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800325a:	4413      	add	r3, r2
 800325c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003260:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003264:	881b      	ldrh	r3, [r3, #0]
 8003266:	b29b      	uxth	r3, r3
 8003268:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800326c:	b29a      	uxth	r2, r3
 800326e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003270:	801a      	strh	r2, [r3, #0]
 8003272:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	b29b      	uxth	r3, r3
 8003278:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800327c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003280:	b29a      	uxth	r2, r3
 8003282:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003284:	801a      	strh	r2, [r3, #0]
 8003286:	e01a      	b.n	80032be <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	785b      	ldrb	r3, [r3, #1]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d116      	bne.n	80032be <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	667b      	str	r3, [r7, #100]	@ 0x64
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800329e:	b29b      	uxth	r3, r3
 80032a0:	461a      	mov	r2, r3
 80032a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032a4:	4413      	add	r3, r2
 80032a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	011a      	lsls	r2, r3, #4
 80032ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032b0:	4413      	add	r3, r2
 80032b2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80032b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80032b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032ba:	2200      	movs	r2, #0
 80032bc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	785b      	ldrb	r3, [r3, #1]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d12b      	bne.n	8003324 <HAL_PCD_EP_DB_Transmit+0x51e>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032da:	b29b      	uxth	r3, r3
 80032dc:	461a      	mov	r2, r3
 80032de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032e0:	4413      	add	r3, r2
 80032e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	011a      	lsls	r2, r3, #4
 80032ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032ec:	4413      	add	r3, r2
 80032ee:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80032f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032fa:	881b      	ldrh	r3, [r3, #0]
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003302:	b29a      	uxth	r2, r3
 8003304:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003308:	801a      	strh	r2, [r3, #0]
 800330a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800330e:	881b      	ldrh	r3, [r3, #0]
 8003310:	b29b      	uxth	r3, r3
 8003312:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003316:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800331a:	b29a      	uxth	r2, r3
 800331c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003320:	801a      	strh	r2, [r3, #0]
 8003322:	e017      	b.n	8003354 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	785b      	ldrb	r3, [r3, #1]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d113      	bne.n	8003354 <HAL_PCD_EP_DB_Transmit+0x54e>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003334:	b29b      	uxth	r3, r3
 8003336:	461a      	mov	r2, r3
 8003338:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800333a:	4413      	add	r3, r2
 800333c:	677b      	str	r3, [r7, #116]	@ 0x74
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	011a      	lsls	r2, r3, #4
 8003344:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003346:	4413      	add	r3, r2
 8003348:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800334c:	673b      	str	r3, [r7, #112]	@ 0x70
 800334e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003350:	2200      	movs	r2, #0
 8003352:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	4619      	mov	r1, r3
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f005 fffd 	bl	800935a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003360:	88fb      	ldrh	r3, [r7, #6]
 8003362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003366:	2b00      	cmp	r3, #0
 8003368:	f040 811a 	bne.w	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	461a      	mov	r2, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	b29b      	uxth	r3, r3
 800337e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003386:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	441a      	add	r2, r3
 8003398:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800339c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	8013      	strh	r3, [r2, #0]
 80033b0:	e0f6      	b.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80033b2:	88fb      	ldrh	r3, [r7, #6]
 80033b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d121      	bne.n	8003400 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033d6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	441a      	add	r2, r3
 80033e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80033ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003406:	2b01      	cmp	r3, #1
 8003408:	f040 80ca 	bne.w	80035a0 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	695a      	ldr	r2, [r3, #20]
 8003410:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003414:	441a      	add	r2, r3
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	69da      	ldr	r2, [r3, #28]
 800341e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003422:	441a      	add	r2, r3
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	6a1a      	ldr	r2, [r3, #32]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	429a      	cmp	r2, r3
 8003432:	d30b      	bcc.n	800344c <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	6a1a      	ldr	r2, [r3, #32]
 8003440:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003444:	1ad2      	subs	r2, r2, r3
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	621a      	str	r2, [r3, #32]
 800344a:	e017      	b.n	800347c <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d108      	bne.n	8003466 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003454:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003458:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003464:	e00a      	b.n	800347c <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2200      	movs	r2, #0
 8003472:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	657b      	str	r3, [r7, #84]	@ 0x54
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	785b      	ldrb	r3, [r3, #1]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d165      	bne.n	8003556 <HAL_PCD_EP_DB_Transmit+0x750>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003498:	b29b      	uxth	r3, r3
 800349a:	461a      	mov	r2, r3
 800349c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800349e:	4413      	add	r3, r2
 80034a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	011a      	lsls	r2, r3, #4
 80034a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034aa:	4413      	add	r3, r2
 80034ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80034b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80034b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034bc:	b29a      	uxth	r2, r3
 80034be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034c0:	801a      	strh	r2, [r3, #0]
 80034c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80034c8:	d91d      	bls.n	8003506 <HAL_PCD_EP_DB_Transmit+0x700>
 80034ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d102      	bne.n	80034e4 <HAL_PCD_EP_DB_Transmit+0x6de>
 80034de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034e0:	3b01      	subs	r3, #1
 80034e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034e6:	881b      	ldrh	r3, [r3, #0]
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	029b      	lsls	r3, r3, #10
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	4313      	orrs	r3, r2
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034fe:	b29a      	uxth	r2, r3
 8003500:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003502:	801a      	strh	r2, [r3, #0]
 8003504:	e041      	b.n	800358a <HAL_PCD_EP_DB_Transmit+0x784>
 8003506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10a      	bne.n	8003524 <HAL_PCD_EP_DB_Transmit+0x71e>
 800350e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	b29b      	uxth	r3, r3
 8003514:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003518:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800351c:	b29a      	uxth	r2, r3
 800351e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003520:	801a      	strh	r2, [r3, #0]
 8003522:	e032      	b.n	800358a <HAL_PCD_EP_DB_Transmit+0x784>
 8003524:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003528:	085b      	lsrs	r3, r3, #1
 800352a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800352c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b00      	cmp	r3, #0
 8003536:	d002      	beq.n	800353e <HAL_PCD_EP_DB_Transmit+0x738>
 8003538:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800353a:	3301      	adds	r3, #1
 800353c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800353e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	b29a      	uxth	r2, r3
 8003544:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003546:	b29b      	uxth	r3, r3
 8003548:	029b      	lsls	r3, r3, #10
 800354a:	b29b      	uxth	r3, r3
 800354c:	4313      	orrs	r3, r2
 800354e:	b29a      	uxth	r2, r3
 8003550:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003552:	801a      	strh	r2, [r3, #0]
 8003554:	e019      	b.n	800358a <HAL_PCD_EP_DB_Transmit+0x784>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	785b      	ldrb	r3, [r3, #1]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d115      	bne.n	800358a <HAL_PCD_EP_DB_Transmit+0x784>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003566:	b29b      	uxth	r3, r3
 8003568:	461a      	mov	r2, r3
 800356a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800356c:	4413      	add	r3, r2
 800356e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	011a      	lsls	r2, r3, #4
 8003576:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003578:	4413      	add	r3, r2
 800357a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800357e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003580:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003584:	b29a      	uxth	r2, r3
 8003586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003588:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6818      	ldr	r0, [r3, #0]
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	6959      	ldr	r1, [r3, #20]
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	895a      	ldrh	r2, [r3, #10]
 8003596:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800359a:	b29b      	uxth	r3, r3
 800359c:	f004 f8ef 	bl	800777e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	461a      	mov	r2, r3
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	881b      	ldrh	r3, [r3, #0]
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035ba:	82bb      	strh	r3, [r7, #20]
 80035bc:	8abb      	ldrh	r3, [r7, #20]
 80035be:	f083 0310 	eor.w	r3, r3, #16
 80035c2:	82bb      	strh	r3, [r7, #20]
 80035c4:	8abb      	ldrh	r3, [r7, #20]
 80035c6:	f083 0320 	eor.w	r3, r3, #32
 80035ca:	82bb      	strh	r3, [r7, #20]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	441a      	add	r2, r3
 80035da:	8abb      	ldrh	r3, [r7, #20]
 80035dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3790      	adds	r7, #144	@ 0x90
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b087      	sub	sp, #28
 80035fe:	af00      	add	r7, sp, #0
 8003600:	60f8      	str	r0, [r7, #12]
 8003602:	607b      	str	r3, [r7, #4]
 8003604:	460b      	mov	r3, r1
 8003606:	817b      	strh	r3, [r7, #10]
 8003608:	4613      	mov	r3, r2
 800360a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800360c:	897b      	ldrh	r3, [r7, #10]
 800360e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00b      	beq.n	8003630 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003618:	897b      	ldrh	r3, [r7, #10]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	1c5a      	adds	r2, r3, #1
 8003620:	4613      	mov	r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	4413      	add	r3, r2
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	4413      	add	r3, r2
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	e009      	b.n	8003644 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003630:	897a      	ldrh	r2, [r7, #10]
 8003632:	4613      	mov	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4413      	add	r3, r2
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4413      	add	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003644:	893b      	ldrh	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d107      	bne.n	800365a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	2200      	movs	r2, #0
 800364e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	b29a      	uxth	r2, r3
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	80da      	strh	r2, [r3, #6]
 8003658:	e00b      	b.n	8003672 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	2201      	movs	r2, #1
 800365e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	b29a      	uxth	r2, r3
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	0c1b      	lsrs	r3, r3, #16
 800366c:	b29a      	uxth	r2, r3
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	bc80      	pop	{r7}
 800367c:	4770      	bx	lr
	...

08003680 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e272      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 8087 	beq.w	80037ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036a0:	4b92      	ldr	r3, [pc, #584]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 030c 	and.w	r3, r3, #12
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d00c      	beq.n	80036c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036ac:	4b8f      	ldr	r3, [pc, #572]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f003 030c 	and.w	r3, r3, #12
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d112      	bne.n	80036de <HAL_RCC_OscConfig+0x5e>
 80036b8:	4b8c      	ldr	r3, [pc, #560]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036c4:	d10b      	bne.n	80036de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c6:	4b89      	ldr	r3, [pc, #548]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d06c      	beq.n	80037ac <HAL_RCC_OscConfig+0x12c>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d168      	bne.n	80037ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e24c      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e6:	d106      	bne.n	80036f6 <HAL_RCC_OscConfig+0x76>
 80036e8:	4b80      	ldr	r3, [pc, #512]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a7f      	ldr	r2, [pc, #508]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80036ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	e02e      	b.n	8003754 <HAL_RCC_OscConfig+0xd4>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10c      	bne.n	8003718 <HAL_RCC_OscConfig+0x98>
 80036fe:	4b7b      	ldr	r3, [pc, #492]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a7a      	ldr	r2, [pc, #488]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003704:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003708:	6013      	str	r3, [r2, #0]
 800370a:	4b78      	ldr	r3, [pc, #480]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a77      	ldr	r2, [pc, #476]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003710:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003714:	6013      	str	r3, [r2, #0]
 8003716:	e01d      	b.n	8003754 <HAL_RCC_OscConfig+0xd4>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003720:	d10c      	bne.n	800373c <HAL_RCC_OscConfig+0xbc>
 8003722:	4b72      	ldr	r3, [pc, #456]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a71      	ldr	r2, [pc, #452]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003728:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800372c:	6013      	str	r3, [r2, #0]
 800372e:	4b6f      	ldr	r3, [pc, #444]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a6e      	ldr	r2, [pc, #440]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e00b      	b.n	8003754 <HAL_RCC_OscConfig+0xd4>
 800373c:	4b6b      	ldr	r3, [pc, #428]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a6a      	ldr	r2, [pc, #424]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	4b68      	ldr	r3, [pc, #416]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a67      	ldr	r2, [pc, #412]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 800374e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003752:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d013      	beq.n	8003784 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375c:	f7fd fc14 	bl	8000f88 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003764:	f7fd fc10 	bl	8000f88 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b64      	cmp	r3, #100	@ 0x64
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e200      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003776:	4b5d      	ldr	r3, [pc, #372]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d0f0      	beq.n	8003764 <HAL_RCC_OscConfig+0xe4>
 8003782:	e014      	b.n	80037ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003784:	f7fd fc00 	bl	8000f88 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800378c:	f7fd fbfc 	bl	8000f88 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b64      	cmp	r3, #100	@ 0x64
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e1ec      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800379e:	4b53      	ldr	r3, [pc, #332]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x10c>
 80037aa:	e000      	b.n	80037ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d063      	beq.n	8003882 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037ba:	4b4c      	ldr	r3, [pc, #304]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 030c 	and.w	r3, r3, #12
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00b      	beq.n	80037de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037c6:	4b49      	ldr	r3, [pc, #292]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b08      	cmp	r3, #8
 80037d0:	d11c      	bne.n	800380c <HAL_RCC_OscConfig+0x18c>
 80037d2:	4b46      	ldr	r3, [pc, #280]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d116      	bne.n	800380c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037de:	4b43      	ldr	r3, [pc, #268]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d005      	beq.n	80037f6 <HAL_RCC_OscConfig+0x176>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d001      	beq.n	80037f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e1c0      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f6:	4b3d      	ldr	r3, [pc, #244]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	4939      	ldr	r1, [pc, #228]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003806:	4313      	orrs	r3, r2
 8003808:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800380a:	e03a      	b.n	8003882 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d020      	beq.n	8003856 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003814:	4b36      	ldr	r3, [pc, #216]	@ (80038f0 <HAL_RCC_OscConfig+0x270>)
 8003816:	2201      	movs	r2, #1
 8003818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381a:	f7fd fbb5 	bl	8000f88 <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003822:	f7fd fbb1 	bl	8000f88 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e1a1      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003834:	4b2d      	ldr	r3, [pc, #180]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0f0      	beq.n	8003822 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003840:	4b2a      	ldr	r3, [pc, #168]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	4927      	ldr	r1, [pc, #156]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003850:	4313      	orrs	r3, r2
 8003852:	600b      	str	r3, [r1, #0]
 8003854:	e015      	b.n	8003882 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003856:	4b26      	ldr	r3, [pc, #152]	@ (80038f0 <HAL_RCC_OscConfig+0x270>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385c:	f7fd fb94 	bl	8000f88 <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003864:	f7fd fb90 	bl	8000f88 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e180      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003876:	4b1d      	ldr	r3, [pc, #116]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f0      	bne.n	8003864 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0308 	and.w	r3, r3, #8
 800388a:	2b00      	cmp	r3, #0
 800388c:	d03a      	beq.n	8003904 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d019      	beq.n	80038ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003896:	4b17      	ldr	r3, [pc, #92]	@ (80038f4 <HAL_RCC_OscConfig+0x274>)
 8003898:	2201      	movs	r2, #1
 800389a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800389c:	f7fd fb74 	bl	8000f88 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038a4:	f7fd fb70 	bl	8000f88 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e160      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b6:	4b0d      	ldr	r3, [pc, #52]	@ (80038ec <HAL_RCC_OscConfig+0x26c>)
 80038b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0f0      	beq.n	80038a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038c2:	2001      	movs	r0, #1
 80038c4:	f000 faee 	bl	8003ea4 <RCC_Delay>
 80038c8:	e01c      	b.n	8003904 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ca:	4b0a      	ldr	r3, [pc, #40]	@ (80038f4 <HAL_RCC_OscConfig+0x274>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d0:	f7fd fb5a 	bl	8000f88 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038d6:	e00f      	b.n	80038f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d8:	f7fd fb56 	bl	8000f88 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d908      	bls.n	80038f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e146      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000
 80038f0:	42420000 	.word	0x42420000
 80038f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f8:	4b92      	ldr	r3, [pc, #584]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1e9      	bne.n	80038d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80a6 	beq.w	8003a5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003912:	2300      	movs	r3, #0
 8003914:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003916:	4b8b      	ldr	r3, [pc, #556]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10d      	bne.n	800393e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003922:	4b88      	ldr	r3, [pc, #544]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	4a87      	ldr	r2, [pc, #540]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800392c:	61d3      	str	r3, [r2, #28]
 800392e:	4b85      	ldr	r3, [pc, #532]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003936:	60bb      	str	r3, [r7, #8]
 8003938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800393a:	2301      	movs	r3, #1
 800393c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393e:	4b82      	ldr	r3, [pc, #520]	@ (8003b48 <HAL_RCC_OscConfig+0x4c8>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003946:	2b00      	cmp	r3, #0
 8003948:	d118      	bne.n	800397c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800394a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b48 <HAL_RCC_OscConfig+0x4c8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b48 <HAL_RCC_OscConfig+0x4c8>)
 8003950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003956:	f7fd fb17 	bl	8000f88 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800395e:	f7fd fb13 	bl	8000f88 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b64      	cmp	r3, #100	@ 0x64
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e103      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003970:	4b75      	ldr	r3, [pc, #468]	@ (8003b48 <HAL_RCC_OscConfig+0x4c8>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0f0      	beq.n	800395e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d106      	bne.n	8003992 <HAL_RCC_OscConfig+0x312>
 8003984:	4b6f      	ldr	r3, [pc, #444]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	4a6e      	ldr	r2, [pc, #440]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 800398a:	f043 0301 	orr.w	r3, r3, #1
 800398e:	6213      	str	r3, [r2, #32]
 8003990:	e02d      	b.n	80039ee <HAL_RCC_OscConfig+0x36e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10c      	bne.n	80039b4 <HAL_RCC_OscConfig+0x334>
 800399a:	4b6a      	ldr	r3, [pc, #424]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	4a69      	ldr	r2, [pc, #420]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039a0:	f023 0301 	bic.w	r3, r3, #1
 80039a4:	6213      	str	r3, [r2, #32]
 80039a6:	4b67      	ldr	r3, [pc, #412]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	4a66      	ldr	r2, [pc, #408]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039ac:	f023 0304 	bic.w	r3, r3, #4
 80039b0:	6213      	str	r3, [r2, #32]
 80039b2:	e01c      	b.n	80039ee <HAL_RCC_OscConfig+0x36e>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	2b05      	cmp	r3, #5
 80039ba:	d10c      	bne.n	80039d6 <HAL_RCC_OscConfig+0x356>
 80039bc:	4b61      	ldr	r3, [pc, #388]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	4a60      	ldr	r2, [pc, #384]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039c2:	f043 0304 	orr.w	r3, r3, #4
 80039c6:	6213      	str	r3, [r2, #32]
 80039c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	4a5d      	ldr	r2, [pc, #372]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039ce:	f043 0301 	orr.w	r3, r3, #1
 80039d2:	6213      	str	r3, [r2, #32]
 80039d4:	e00b      	b.n	80039ee <HAL_RCC_OscConfig+0x36e>
 80039d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	4a5a      	ldr	r2, [pc, #360]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039dc:	f023 0301 	bic.w	r3, r3, #1
 80039e0:	6213      	str	r3, [r2, #32]
 80039e2:	4b58      	ldr	r3, [pc, #352]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	4a57      	ldr	r2, [pc, #348]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 80039e8:	f023 0304 	bic.w	r3, r3, #4
 80039ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d015      	beq.n	8003a22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f6:	f7fd fac7 	bl	8000f88 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fc:	e00a      	b.n	8003a14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039fe:	f7fd fac3 	bl	8000f88 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e0b1      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a14:	4b4b      	ldr	r3, [pc, #300]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ee      	beq.n	80039fe <HAL_RCC_OscConfig+0x37e>
 8003a20:	e014      	b.n	8003a4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a22:	f7fd fab1 	bl	8000f88 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a28:	e00a      	b.n	8003a40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a2a:	f7fd faad 	bl	8000f88 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e09b      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a40:	4b40      	ldr	r3, [pc, #256]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1ee      	bne.n	8003a2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a4c:	7dfb      	ldrb	r3, [r7, #23]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d105      	bne.n	8003a5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a52:	4b3c      	ldr	r3, [pc, #240]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	4a3b      	ldr	r2, [pc, #236]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003a58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 8087 	beq.w	8003b76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a68:	4b36      	ldr	r3, [pc, #216]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f003 030c 	and.w	r3, r3, #12
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d061      	beq.n	8003b38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69db      	ldr	r3, [r3, #28]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d146      	bne.n	8003b0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7c:	4b33      	ldr	r3, [pc, #204]	@ (8003b4c <HAL_RCC_OscConfig+0x4cc>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a82:	f7fd fa81 	bl	8000f88 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a88:	e008      	b.n	8003a9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8a:	f7fd fa7d 	bl	8000f88 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d901      	bls.n	8003a9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e06d      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a9c:	4b29      	ldr	r3, [pc, #164]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d1f0      	bne.n	8003a8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ab0:	d108      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ab2:	4b24      	ldr	r3, [pc, #144]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	4921      	ldr	r1, [pc, #132]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a19      	ldr	r1, [r3, #32]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	430b      	orrs	r3, r1
 8003ad6:	491b      	ldr	r1, [pc, #108]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003adc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b4c <HAL_RCC_OscConfig+0x4cc>)
 8003ade:	2201      	movs	r2, #1
 8003ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae2:	f7fd fa51 	bl	8000f88 <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ae8:	e008      	b.n	8003afc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aea:	f7fd fa4d 	bl	8000f88 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e03d      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003afc:	4b11      	ldr	r3, [pc, #68]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0f0      	beq.n	8003aea <HAL_RCC_OscConfig+0x46a>
 8003b08:	e035      	b.n	8003b76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b0a:	4b10      	ldr	r3, [pc, #64]	@ (8003b4c <HAL_RCC_OscConfig+0x4cc>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b10:	f7fd fa3a 	bl	8000f88 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b18:	f7fd fa36 	bl	8000f88 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e026      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b2a:	4b06      	ldr	r3, [pc, #24]	@ (8003b44 <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x498>
 8003b36:	e01e      	b.n	8003b76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d107      	bne.n	8003b50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e019      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
 8003b44:	40021000 	.word	0x40021000
 8003b48:	40007000 	.word	0x40007000
 8003b4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b50:	4b0b      	ldr	r3, [pc, #44]	@ (8003b80 <HAL_RCC_OscConfig+0x500>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d106      	bne.n	8003b72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d001      	beq.n	8003b76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e000      	b.n	8003b78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3718      	adds	r7, #24
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000

08003b84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d101      	bne.n	8003b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e0d0      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b98:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0307 	and.w	r3, r3, #7
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d910      	bls.n	8003bc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ba6:	4b67      	ldr	r3, [pc, #412]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f023 0207 	bic.w	r2, r3, #7
 8003bae:	4965      	ldr	r1, [pc, #404]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb6:	4b63      	ldr	r3, [pc, #396]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d001      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e0b8      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d020      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003be0:	4b59      	ldr	r3, [pc, #356]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	4a58      	ldr	r2, [pc, #352]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003be6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003bea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0308 	and.w	r3, r3, #8
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d005      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bf8:	4b53      	ldr	r3, [pc, #332]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	4a52      	ldr	r2, [pc, #328]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003bfe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c04:	4b50      	ldr	r3, [pc, #320]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	494d      	ldr	r1, [pc, #308]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d040      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d107      	bne.n	8003c3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2a:	4b47      	ldr	r3, [pc, #284]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d115      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e07f      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c42:	4b41      	ldr	r3, [pc, #260]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e073      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c52:	4b3d      	ldr	r3, [pc, #244]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e06b      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c62:	4b39      	ldr	r3, [pc, #228]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f023 0203 	bic.w	r2, r3, #3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	4936      	ldr	r1, [pc, #216]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c74:	f7fd f988 	bl	8000f88 <HAL_GetTick>
 8003c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c7a:	e00a      	b.n	8003c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c7c:	f7fd f984 	bl	8000f88 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e053      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c92:	4b2d      	ldr	r3, [pc, #180]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f003 020c 	and.w	r2, r3, #12
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d1eb      	bne.n	8003c7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b27      	ldr	r3, [pc, #156]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d210      	bcs.n	8003cd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b24      	ldr	r3, [pc, #144]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 0207 	bic.w	r2, r3, #7
 8003cba:	4922      	ldr	r1, [pc, #136]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc2:	4b20      	ldr	r3, [pc, #128]	@ (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0307 	and.w	r3, r3, #7
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e032      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0304 	and.w	r3, r3, #4
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ce0:	4b19      	ldr	r3, [pc, #100]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	4916      	ldr	r1, [pc, #88]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0308 	and.w	r3, r3, #8
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d009      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cfe:	4b12      	ldr	r3, [pc, #72]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	490e      	ldr	r1, [pc, #56]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d12:	f000 f82d 	bl	8003d70 <HAL_RCC_GetSysClockFreq>
 8003d16:	4602      	mov	r2, r0
 8003d18:	4b0b      	ldr	r3, [pc, #44]	@ (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	091b      	lsrs	r3, r3, #4
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	490a      	ldr	r1, [pc, #40]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c8>)
 8003d24:	5ccb      	ldrb	r3, [r1, r3]
 8003d26:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2a:	4a09      	ldr	r2, [pc, #36]	@ (8003d50 <HAL_RCC_ClockConfig+0x1cc>)
 8003d2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d2e:	4b09      	ldr	r3, [pc, #36]	@ (8003d54 <HAL_RCC_ClockConfig+0x1d0>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd f8e6 	bl	8000f04 <HAL_InitTick>

  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40022000 	.word	0x40022000
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	080098c0 	.word	0x080098c0
 8003d50:	20000000 	.word	0x20000000
 8003d54:	20000004 	.word	0x20000004

08003d58 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003d5c:	4b03      	ldr	r3, [pc, #12]	@ (8003d6c <HAL_RCC_EnableCSS+0x14>)
 8003d5e:	2201      	movs	r2, #1
 8003d60:	601a      	str	r2, [r3, #0]
}
 8003d62:	bf00      	nop
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	4242004c 	.word	0x4242004c

08003d70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	2300      	movs	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f003 030c 	and.w	r3, r3, #12
 8003d96:	2b04      	cmp	r3, #4
 8003d98:	d002      	beq.n	8003da0 <HAL_RCC_GetSysClockFreq+0x30>
 8003d9a:	2b08      	cmp	r3, #8
 8003d9c:	d003      	beq.n	8003da6 <HAL_RCC_GetSysClockFreq+0x36>
 8003d9e:	e027      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003da0:	4b19      	ldr	r3, [pc, #100]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003da2:	613b      	str	r3, [r7, #16]
      break;
 8003da4:	e027      	b.n	8003df6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	0c9b      	lsrs	r3, r3, #18
 8003daa:	f003 030f 	and.w	r3, r3, #15
 8003dae:	4a17      	ldr	r2, [pc, #92]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003db0:	5cd3      	ldrb	r3, [r2, r3]
 8003db2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d010      	beq.n	8003de0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dbe:	4b11      	ldr	r3, [pc, #68]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	0c5b      	lsrs	r3, r3, #17
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	4a11      	ldr	r2, [pc, #68]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003dca:	5cd3      	ldrb	r3, [r2, r3]
 8003dcc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dd2:	fb03 f202 	mul.w	r2, r3, r2
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ddc:	617b      	str	r3, [r7, #20]
 8003dde:	e004      	b.n	8003dea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a0c      	ldr	r2, [pc, #48]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003de4:	fb02 f303 	mul.w	r3, r2, r3
 8003de8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	613b      	str	r3, [r7, #16]
      break;
 8003dee:	e002      	b.n	8003df6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003df2:	613b      	str	r3, [r7, #16]
      break;
 8003df4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003df6:	693b      	ldr	r3, [r7, #16]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	371c      	adds	r7, #28
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bc80      	pop	{r7}
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	40021000 	.word	0x40021000
 8003e08:	007a1200 	.word	0x007a1200
 8003e0c:	080098d8 	.word	0x080098d8
 8003e10:	080098e8 	.word	0x080098e8
 8003e14:	003d0900 	.word	0x003d0900

08003e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e1c:	4b02      	ldr	r3, [pc, #8]	@ (8003e28 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr
 8003e28:	20000000 	.word	0x20000000

08003e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e30:	f7ff fff2 	bl	8003e18 <HAL_RCC_GetHCLKFreq>
 8003e34:	4602      	mov	r2, r0
 8003e36:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	4903      	ldr	r1, [pc, #12]	@ (8003e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e42:	5ccb      	ldrb	r3, [r1, r3]
 8003e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	080098d0 	.word	0x080098d0

08003e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e58:	f7ff ffde 	bl	8003e18 <HAL_RCC_GetHCLKFreq>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	4b05      	ldr	r3, [pc, #20]	@ (8003e74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	0adb      	lsrs	r3, r3, #11
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	4903      	ldr	r1, [pc, #12]	@ (8003e78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e6a:	5ccb      	ldrb	r3, [r1, r3]
 8003e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40021000 	.word	0x40021000
 8003e78:	080098d0 	.word	0x080098d0

08003e7c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003e80:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <HAL_RCC_NMI_IRQHandler+0x20>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e88:	2b80      	cmp	r3, #128	@ 0x80
 8003e8a:	d104      	bne.n	8003e96 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003e8c:	f000 f828 	bl	8003ee0 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003e90:	4b03      	ldr	r3, [pc, #12]	@ (8003ea0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003e92:	2280      	movs	r2, #128	@ 0x80
 8003e94:	701a      	strb	r2, [r3, #0]
  }
}
 8003e96:	bf00      	nop
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	4002100a 	.word	0x4002100a

08003ea4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003eac:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed8 <RCC_Delay+0x34>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8003edc <RCC_Delay+0x38>)
 8003eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb6:	0a5b      	lsrs	r3, r3, #9
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	fb02 f303 	mul.w	r3, r2, r3
 8003ebe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ec0:	bf00      	nop
  }
  while (Delay --);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	1e5a      	subs	r2, r3, #1
 8003ec6:	60fa      	str	r2, [r7, #12]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d1f9      	bne.n	8003ec0 <RCC_Delay+0x1c>
}
 8003ecc:	bf00      	nop
 8003ece:	bf00      	nop
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr
 8003ed8:	20000000 	.word	0x20000000
 8003edc:	10624dd3 	.word	0x10624dd3

08003ee0 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8003ee4:	bf00      	nop
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	613b      	str	r3, [r7, #16]
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d07d      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f0c:	4b4f      	ldr	r3, [pc, #316]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10d      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f18:	4b4c      	ldr	r3, [pc, #304]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	4a4b      	ldr	r2, [pc, #300]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f22:	61d3      	str	r3, [r2, #28]
 8003f24:	4b49      	ldr	r3, [pc, #292]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2c:	60bb      	str	r3, [r7, #8]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f30:	2301      	movs	r3, #1
 8003f32:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f34:	4b46      	ldr	r3, [pc, #280]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d118      	bne.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f40:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a42      	ldr	r2, [pc, #264]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f4c:	f7fd f81c 	bl	8000f88 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f52:	e008      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f54:	f7fd f818 	bl	8000f88 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b64      	cmp	r3, #100	@ 0x64
 8003f60:	d901      	bls.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e06d      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f66:	4b3a      	ldr	r3, [pc, #232]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f72:	4b36      	ldr	r3, [pc, #216]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f7a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d02e      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d027      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f90:	4b2e      	ldr	r3, [pc, #184]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f98:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8004054 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fa0:	4b2c      	ldr	r3, [pc, #176]	@ (8004054 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fa6:	4a29      	ldr	r2, [pc, #164]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d014      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fc ffe7 	bl	8000f88 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fbc:	e00a      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbe:	f7fc ffe3 	bl	8000f88 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e036      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0ee      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	4917      	ldr	r1, [pc, #92]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ff2:	7dfb      	ldrb	r3, [r7, #23]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d105      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff8:	4b14      	ldr	r3, [pc, #80]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	4a13      	ldr	r2, [pc, #76]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004002:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d008      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004010:	4b0e      	ldr	r3, [pc, #56]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	490b      	ldr	r1, [pc, #44]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401e:	4313      	orrs	r3, r2
 8004020:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800402e:	4b07      	ldr	r3, [pc, #28]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	4904      	ldr	r1, [pc, #16]	@ (800404c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40021000 	.word	0x40021000
 8004050:	40007000 	.word	0x40007000
 8004054:	42420440 	.word	0x42420440

08004058 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e076      	b.n	8004158 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406e:	2b00      	cmp	r3, #0
 8004070:	d108      	bne.n	8004084 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800407a:	d009      	beq.n	8004090 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	61da      	str	r2, [r3, #28]
 8004082:	e005      	b.n	8004090 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fc fca8 	bl	8000a00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040d8:	431a      	orrs	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	431a      	orrs	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004100:	431a      	orrs	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800410a:	431a      	orrs	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004114:	ea42 0103 	orr.w	r1, r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	0c1a      	lsrs	r2, r3, #16
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f002 0204 	and.w	r2, r2, #4
 8004136:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	69da      	ldr	r2, [r3, #28]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004146:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3708      	adds	r7, #8
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e041      	b.n	80041f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d106      	bne.n	800418c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7fc fc86 	bl	8000a98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3304      	adds	r3, #4
 800419c:	4619      	mov	r1, r3
 800419e:	4610      	mov	r0, r2
 80041a0:	f000 faa8 	bl	80046f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b082      	sub	sp, #8
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e041      	b.n	8004294 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d106      	bne.n	800422a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7fc fcb7 	bl	8000b98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2202      	movs	r2, #2
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	3304      	adds	r3, #4
 800423a:	4619      	mov	r1, r3
 800423c:	4610      	mov	r0, r2
 800423e:	f000 fa59 	bl	80046f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <HAL_TIM_PWM_Start+0x24>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	bf14      	ite	ne
 80042b8:	2301      	movne	r3, #1
 80042ba:	2300      	moveq	r3, #0
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	e022      	b.n	8004306 <HAL_TIM_PWM_Start+0x6a>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d109      	bne.n	80042da <HAL_TIM_PWM_Start+0x3e>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	bf14      	ite	ne
 80042d2:	2301      	movne	r3, #1
 80042d4:	2300      	moveq	r3, #0
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	e015      	b.n	8004306 <HAL_TIM_PWM_Start+0x6a>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d109      	bne.n	80042f4 <HAL_TIM_PWM_Start+0x58>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	e008      	b.n	8004306 <HAL_TIM_PWM_Start+0x6a>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	bf14      	ite	ne
 8004300:	2301      	movne	r3, #1
 8004302:	2300      	moveq	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e05e      	b.n	80043cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d104      	bne.n	800431e <HAL_TIM_PWM_Start+0x82>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800431c:	e013      	b.n	8004346 <HAL_TIM_PWM_Start+0xaa>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b04      	cmp	r3, #4
 8004322:	d104      	bne.n	800432e <HAL_TIM_PWM_Start+0x92>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2202      	movs	r2, #2
 8004328:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800432c:	e00b      	b.n	8004346 <HAL_TIM_PWM_Start+0xaa>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b08      	cmp	r3, #8
 8004332:	d104      	bne.n	800433e <HAL_TIM_PWM_Start+0xa2>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800433c:	e003      	b.n	8004346 <HAL_TIM_PWM_Start+0xaa>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2201      	movs	r2, #1
 800434c:	6839      	ldr	r1, [r7, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fcaa 	bl	8004ca8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a1e      	ldr	r2, [pc, #120]	@ (80043d4 <HAL_TIM_PWM_Start+0x138>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d107      	bne.n	800436e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800436c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a18      	ldr	r2, [pc, #96]	@ (80043d4 <HAL_TIM_PWM_Start+0x138>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d00e      	beq.n	8004396 <HAL_TIM_PWM_Start+0xfa>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004380:	d009      	beq.n	8004396 <HAL_TIM_PWM_Start+0xfa>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a14      	ldr	r2, [pc, #80]	@ (80043d8 <HAL_TIM_PWM_Start+0x13c>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d004      	beq.n	8004396 <HAL_TIM_PWM_Start+0xfa>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a12      	ldr	r2, [pc, #72]	@ (80043dc <HAL_TIM_PWM_Start+0x140>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d111      	bne.n	80043ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2b06      	cmp	r3, #6
 80043a6:	d010      	beq.n	80043ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b8:	e007      	b.n	80043ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f042 0201 	orr.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40012c00 	.word	0x40012c00
 80043d8:	40000400 	.word	0x40000400
 80043dc:	40000800 	.word	0x40000800

080043e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d101      	bne.n	80043fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80043fa:	2302      	movs	r3, #2
 80043fc:	e0ae      	b.n	800455c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b0c      	cmp	r3, #12
 800440a:	f200 809f 	bhi.w	800454c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800440e:	a201      	add	r2, pc, #4	@ (adr r2, 8004414 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004414:	08004449 	.word	0x08004449
 8004418:	0800454d 	.word	0x0800454d
 800441c:	0800454d 	.word	0x0800454d
 8004420:	0800454d 	.word	0x0800454d
 8004424:	08004489 	.word	0x08004489
 8004428:	0800454d 	.word	0x0800454d
 800442c:	0800454d 	.word	0x0800454d
 8004430:	0800454d 	.word	0x0800454d
 8004434:	080044cb 	.word	0x080044cb
 8004438:	0800454d 	.word	0x0800454d
 800443c:	0800454d 	.word	0x0800454d
 8004440:	0800454d 	.word	0x0800454d
 8004444:	0800450b 	.word	0x0800450b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68b9      	ldr	r1, [r7, #8]
 800444e:	4618      	mov	r0, r3
 8004450:	f000 f9b2 	bl	80047b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699a      	ldr	r2, [r3, #24]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0208 	orr.w	r2, r2, #8
 8004462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699a      	ldr	r2, [r3, #24]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0204 	bic.w	r2, r2, #4
 8004472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6999      	ldr	r1, [r3, #24]
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	691a      	ldr	r2, [r3, #16]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	619a      	str	r2, [r3, #24]
      break;
 8004486:	e064      	b.n	8004552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68b9      	ldr	r1, [r7, #8]
 800448e:	4618      	mov	r0, r3
 8004490:	f000 f9f8 	bl	8004884 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699a      	ldr	r2, [r3, #24]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	699a      	ldr	r2, [r3, #24]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6999      	ldr	r1, [r3, #24]
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	021a      	lsls	r2, r3, #8
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	619a      	str	r2, [r3, #24]
      break;
 80044c8:	e043      	b.n	8004552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68b9      	ldr	r1, [r7, #8]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 fa41 	bl	8004958 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	69da      	ldr	r2, [r3, #28]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f042 0208 	orr.w	r2, r2, #8
 80044e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69da      	ldr	r2, [r3, #28]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0204 	bic.w	r2, r2, #4
 80044f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69d9      	ldr	r1, [r3, #28]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	61da      	str	r2, [r3, #28]
      break;
 8004508:	e023      	b.n	8004552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68b9      	ldr	r1, [r7, #8]
 8004510:	4618      	mov	r0, r3
 8004512:	f000 fa8b 	bl	8004a2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69da      	ldr	r2, [r3, #28]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69da      	ldr	r2, [r3, #28]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69d9      	ldr	r1, [r3, #28]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	021a      	lsls	r2, r3, #8
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	430a      	orrs	r2, r1
 8004548:	61da      	str	r2, [r3, #28]
      break;
 800454a:	e002      	b.n	8004552 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	75fb      	strb	r3, [r7, #23]
      break;
 8004550:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800455a:	7dfb      	ldrb	r3, [r7, #23]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_TIM_ConfigClockSource+0x1c>
 800457c:	2302      	movs	r3, #2
 800457e:	e0b4      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x186>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800459e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045b8:	d03e      	beq.n	8004638 <HAL_TIM_ConfigClockSource+0xd4>
 80045ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045be:	f200 8087 	bhi.w	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045c6:	f000 8086 	beq.w	80046d6 <HAL_TIM_ConfigClockSource+0x172>
 80045ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ce:	d87f      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045d0:	2b70      	cmp	r3, #112	@ 0x70
 80045d2:	d01a      	beq.n	800460a <HAL_TIM_ConfigClockSource+0xa6>
 80045d4:	2b70      	cmp	r3, #112	@ 0x70
 80045d6:	d87b      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045d8:	2b60      	cmp	r3, #96	@ 0x60
 80045da:	d050      	beq.n	800467e <HAL_TIM_ConfigClockSource+0x11a>
 80045dc:	2b60      	cmp	r3, #96	@ 0x60
 80045de:	d877      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045e0:	2b50      	cmp	r3, #80	@ 0x50
 80045e2:	d03c      	beq.n	800465e <HAL_TIM_ConfigClockSource+0xfa>
 80045e4:	2b50      	cmp	r3, #80	@ 0x50
 80045e6:	d873      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045e8:	2b40      	cmp	r3, #64	@ 0x40
 80045ea:	d058      	beq.n	800469e <HAL_TIM_ConfigClockSource+0x13a>
 80045ec:	2b40      	cmp	r3, #64	@ 0x40
 80045ee:	d86f      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045f0:	2b30      	cmp	r3, #48	@ 0x30
 80045f2:	d064      	beq.n	80046be <HAL_TIM_ConfigClockSource+0x15a>
 80045f4:	2b30      	cmp	r3, #48	@ 0x30
 80045f6:	d86b      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 80045f8:	2b20      	cmp	r3, #32
 80045fa:	d060      	beq.n	80046be <HAL_TIM_ConfigClockSource+0x15a>
 80045fc:	2b20      	cmp	r3, #32
 80045fe:	d867      	bhi.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
 8004600:	2b00      	cmp	r3, #0
 8004602:	d05c      	beq.n	80046be <HAL_TIM_ConfigClockSource+0x15a>
 8004604:	2b10      	cmp	r3, #16
 8004606:	d05a      	beq.n	80046be <HAL_TIM_ConfigClockSource+0x15a>
 8004608:	e062      	b.n	80046d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800461a:	f000 fb26 	bl	8004c6a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800462c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	609a      	str	r2, [r3, #8]
      break;
 8004636:	e04f      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004648:	f000 fb0f 	bl	8004c6a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800465a:	609a      	str	r2, [r3, #8]
      break;
 800465c:	e03c      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800466a:	461a      	mov	r2, r3
 800466c:	f000 fa86 	bl	8004b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2150      	movs	r1, #80	@ 0x50
 8004676:	4618      	mov	r0, r3
 8004678:	f000 fadd 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 800467c:	e02c      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800468a:	461a      	mov	r2, r3
 800468c:	f000 faa4 	bl	8004bd8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2160      	movs	r1, #96	@ 0x60
 8004696:	4618      	mov	r0, r3
 8004698:	f000 facd 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 800469c:	e01c      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046aa:	461a      	mov	r2, r3
 80046ac:	f000 fa66 	bl	8004b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2140      	movs	r1, #64	@ 0x40
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 fabd 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 80046bc:	e00c      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4619      	mov	r1, r3
 80046c8:	4610      	mov	r0, r2
 80046ca:	f000 fab4 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 80046ce:	e003      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
      break;
 80046d4:	e000      	b.n	80046d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
	...

080046f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a29      	ldr	r2, [pc, #164]	@ (80047ac <TIM_Base_SetConfig+0xb8>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d00b      	beq.n	8004724 <TIM_Base_SetConfig+0x30>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004712:	d007      	beq.n	8004724 <TIM_Base_SetConfig+0x30>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a26      	ldr	r2, [pc, #152]	@ (80047b0 <TIM_Base_SetConfig+0xbc>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d003      	beq.n	8004724 <TIM_Base_SetConfig+0x30>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a25      	ldr	r2, [pc, #148]	@ (80047b4 <TIM_Base_SetConfig+0xc0>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d108      	bne.n	8004736 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800472a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	4313      	orrs	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a1c      	ldr	r2, [pc, #112]	@ (80047ac <TIM_Base_SetConfig+0xb8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00b      	beq.n	8004756 <TIM_Base_SetConfig+0x62>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004744:	d007      	beq.n	8004756 <TIM_Base_SetConfig+0x62>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a19      	ldr	r2, [pc, #100]	@ (80047b0 <TIM_Base_SetConfig+0xbc>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d003      	beq.n	8004756 <TIM_Base_SetConfig+0x62>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a18      	ldr	r2, [pc, #96]	@ (80047b4 <TIM_Base_SetConfig+0xc0>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d108      	bne.n	8004768 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800475c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	4313      	orrs	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a07      	ldr	r2, [pc, #28]	@ (80047ac <TIM_Base_SetConfig+0xb8>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d103      	bne.n	800479c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	615a      	str	r2, [r3, #20]
}
 80047a2:	bf00      	nop
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	40000400 	.word	0x40000400
 80047b4:	40000800 	.word	0x40000800

080047b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f023 0201 	bic.w	r2, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f023 0303 	bic.w	r3, r3, #3
 80047ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	f023 0302 	bic.w	r3, r3, #2
 8004800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	4313      	orrs	r3, r2
 800480a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a1c      	ldr	r2, [pc, #112]	@ (8004880 <TIM_OC1_SetConfig+0xc8>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d10c      	bne.n	800482e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f023 0308 	bic.w	r3, r3, #8
 800481a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f023 0304 	bic.w	r3, r3, #4
 800482c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a13      	ldr	r2, [pc, #76]	@ (8004880 <TIM_OC1_SetConfig+0xc8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d111      	bne.n	800485a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800483c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	621a      	str	r2, [r3, #32]
}
 8004874:	bf00      	nop
 8004876:	371c      	adds	r7, #28
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40012c00 	.word	0x40012c00

08004884 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	f023 0210 	bic.w	r2, r3, #16
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	021b      	lsls	r3, r3, #8
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f023 0320 	bic.w	r3, r3, #32
 80048ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a1d      	ldr	r2, [pc, #116]	@ (8004954 <TIM_OC2_SetConfig+0xd0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d10d      	bne.n	8004900 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a14      	ldr	r2, [pc, #80]	@ (8004954 <TIM_OC2_SetConfig+0xd0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d113      	bne.n	8004930 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800490e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004916:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	4313      	orrs	r3, r2
 800492e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	621a      	str	r2, [r3, #32]
}
 800494a:	bf00      	nop
 800494c:	371c      	adds	r7, #28
 800494e:	46bd      	mov	sp, r7
 8004950:	bc80      	pop	{r7}
 8004952:	4770      	bx	lr
 8004954:	40012c00 	.word	0x40012c00

08004958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0303 	bic.w	r3, r3, #3
 800498e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a28 <TIM_OC3_SetConfig+0xd0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d10d      	bne.n	80049d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	021b      	lsls	r3, r3, #8
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a14      	ldr	r2, [pc, #80]	@ (8004a28 <TIM_OC3_SetConfig+0xd0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d113      	bne.n	8004a02 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	621a      	str	r2, [r3, #32]
}
 8004a1c:	bf00      	nop
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bc80      	pop	{r7}
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40012c00 	.word	0x40012c00

08004a2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	031b      	lsls	r3, r3, #12
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a0f      	ldr	r2, [pc, #60]	@ (8004ac4 <TIM_OC4_SetConfig+0x98>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d109      	bne.n	8004aa0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	019b      	lsls	r3, r3, #6
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	621a      	str	r2, [r3, #32]
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	40012c00 	.word	0x40012c00

08004ac8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f023 0201 	bic.w	r2, r3, #1
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b70 <TIM_TI1_SetConfig+0xa8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d00b      	beq.n	8004b0e <TIM_TI1_SetConfig+0x46>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004afc:	d007      	beq.n	8004b0e <TIM_TI1_SetConfig+0x46>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	4a1c      	ldr	r2, [pc, #112]	@ (8004b74 <TIM_TI1_SetConfig+0xac>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d003      	beq.n	8004b0e <TIM_TI1_SetConfig+0x46>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	4a1b      	ldr	r2, [pc, #108]	@ (8004b78 <TIM_TI1_SetConfig+0xb0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d101      	bne.n	8004b12 <TIM_TI1_SetConfig+0x4a>
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e000      	b.n	8004b14 <TIM_TI1_SetConfig+0x4c>
 8004b12:	2300      	movs	r3, #0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	f023 0303 	bic.w	r3, r3, #3
 8004b1e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	e003      	b.n	8004b32 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f043 0301 	orr.w	r3, r3, #1
 8004b30:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	011b      	lsls	r3, r3, #4
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	f023 030a 	bic.w	r3, r3, #10
 8004b4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f003 030a 	and.w	r3, r3, #10
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	621a      	str	r2, [r3, #32]
}
 8004b66:	bf00      	nop
 8004b68:	371c      	adds	r7, #28
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	40012c00 	.word	0x40012c00
 8004b74:	40000400 	.word	0x40000400
 8004b78:	40000800 	.word	0x40000800

08004b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b087      	sub	sp, #28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6a1b      	ldr	r3, [r3, #32]
 8004b92:	f023 0201 	bic.w	r2, r3, #1
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f023 030a 	bic.w	r3, r3, #10
 8004bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	621a      	str	r2, [r3, #32]
}
 8004bce:	bf00      	nop
 8004bd0:	371c      	adds	r7, #28
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr

08004bd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f023 0210 	bic.w	r2, r3, #16
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	031b      	lsls	r3, r3, #12
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	621a      	str	r2, [r3, #32]
}
 8004c2c:	bf00      	nop
 8004c2e:	371c      	adds	r7, #28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc80      	pop	{r7}
 8004c34:	4770      	bx	lr

08004c36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b085      	sub	sp, #20
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f043 0307 	orr.w	r3, r3, #7
 8004c58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	609a      	str	r2, [r3, #8]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr

08004c6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b087      	sub	sp, #28
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	60b9      	str	r1, [r7, #8]
 8004c74:	607a      	str	r2, [r7, #4]
 8004c76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	021a      	lsls	r2, r3, #8
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	609a      	str	r2, [r3, #8]
}
 8004c9e:	bf00      	nop
 8004ca0:	371c      	adds	r7, #28
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr

08004ca8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b087      	sub	sp, #28
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f003 031f 	and.w	r3, r3, #31
 8004cba:	2201      	movs	r2, #1
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a1a      	ldr	r2, [r3, #32]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	43db      	mvns	r3, r3
 8004cca:	401a      	ands	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a1a      	ldr	r2, [r3, #32]
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f003 031f 	and.w	r3, r3, #31
 8004cda:	6879      	ldr	r1, [r7, #4]
 8004cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	621a      	str	r2, [r3, #32]
}
 8004ce6:	bf00      	nop
 8004ce8:	371c      	adds	r7, #28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bc80      	pop	{r7}
 8004cee:	4770      	bx	lr

08004cf0 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b08a      	sub	sp, #40	@ 0x28
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e09a      	b.n	8004e3a <HAL_TIMEx_HallSensor_Init+0x14a>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d106      	bne.n	8004d1e <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 f892 	bl	8004e42 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2202      	movs	r2, #2
 8004d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	4619      	mov	r1, r3
 8004d30:	4610      	mov	r0, r2
 8004d32:	f7ff fcdf 	bl	80046f4 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	6819      	ldr	r1, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	2203      	movs	r2, #3
 8004d44:	f7ff fec0 	bl	8004ac8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	699a      	ldr	r2, [r3, #24]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 020c 	bic.w	r2, r2, #12
 8004d56:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6999      	ldr	r1, [r3, #24]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004d78:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689a      	ldr	r2, [r3, #8]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004d88:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d98:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f022 0207 	bic.w	r2, r2, #7
 8004da8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f042 0204 	orr.w	r2, r2, #4
 8004db8:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8004dc2:	2370      	movs	r3, #112	@ 0x70
 8004dc4:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f107 020c 	add.w	r2, r7, #12
 8004de0:	4611      	mov	r1, r2
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7ff fd4e 	bl	8004884 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004df6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8004e06:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3728      	adds	r7, #40	@ 0x28
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b083      	sub	sp, #12
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e046      	b.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a16      	ldr	r2, [pc, #88]	@ (8004f04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d00e      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eb8:	d009      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a12      	ldr	r2, [pc, #72]	@ (8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d004      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a10      	ldr	r2, [pc, #64]	@ (8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d10c      	bne.n	8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ed4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr
 8004f04:	40012c00 	.word	0x40012c00
 8004f08:	40000400 	.word	0x40000400
 8004f0c:	40000800 	.word	0x40000800

08004f10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b085      	sub	sp, #20
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e03d      	b.n	8004fa8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3714      	adds	r7, #20
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bc80      	pop	{r7}
 8004fb0:	4770      	bx	lr

08004fb2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b082      	sub	sp, #8
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d101      	bne.n	8004fc4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e042      	b.n	800504a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d106      	bne.n	8004fde <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7fb febf 	bl	8000d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2224      	movs	r2, #36	@ 0x24
 8004fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ff4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f82c 	bl	8005054 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800500a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	695a      	ldr	r2, [r3, #20]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800501a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68da      	ldr	r2, [r3, #12]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800502a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2220      	movs	r2, #32
 800503e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
	...

08005054 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	4313      	orrs	r3, r2
 8005082:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800508e:	f023 030c 	bic.w	r3, r3, #12
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	6812      	ldr	r2, [r2, #0]
 8005096:	68b9      	ldr	r1, [r7, #8]
 8005098:	430b      	orrs	r3, r1
 800509a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a2c      	ldr	r2, [pc, #176]	@ (8005168 <UART_SetConfig+0x114>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d103      	bne.n	80050c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050bc:	f7fe feca 	bl	8003e54 <HAL_RCC_GetPCLK2Freq>
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	e002      	b.n	80050ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80050c4:	f7fe feb2 	bl	8003e2c <HAL_RCC_GetPCLK1Freq>
 80050c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	009a      	lsls	r2, r3, #2
 80050d4:	441a      	add	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e0:	4a22      	ldr	r2, [pc, #136]	@ (800516c <UART_SetConfig+0x118>)
 80050e2:	fba2 2303 	umull	r2, r3, r2, r3
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	0119      	lsls	r1, r3, #4
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4613      	mov	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	009a      	lsls	r2, r3, #2
 80050f4:	441a      	add	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005100:	4b1a      	ldr	r3, [pc, #104]	@ (800516c <UART_SetConfig+0x118>)
 8005102:	fba3 0302 	umull	r0, r3, r3, r2
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	2064      	movs	r0, #100	@ 0x64
 800510a:	fb00 f303 	mul.w	r3, r0, r3
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	011b      	lsls	r3, r3, #4
 8005112:	3332      	adds	r3, #50	@ 0x32
 8005114:	4a15      	ldr	r2, [pc, #84]	@ (800516c <UART_SetConfig+0x118>)
 8005116:	fba2 2303 	umull	r2, r3, r2, r3
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005120:	4419      	add	r1, r3
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	4613      	mov	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	4413      	add	r3, r2
 800512a:	009a      	lsls	r2, r3, #2
 800512c:	441a      	add	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	fbb2 f2f3 	udiv	r2, r2, r3
 8005138:	4b0c      	ldr	r3, [pc, #48]	@ (800516c <UART_SetConfig+0x118>)
 800513a:	fba3 0302 	umull	r0, r3, r3, r2
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	2064      	movs	r0, #100	@ 0x64
 8005142:	fb00 f303 	mul.w	r3, r0, r3
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	3332      	adds	r3, #50	@ 0x32
 800514c:	4a07      	ldr	r2, [pc, #28]	@ (800516c <UART_SetConfig+0x118>)
 800514e:	fba2 2303 	umull	r2, r3, r2, r3
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	f003 020f 	and.w	r2, r3, #15
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	440a      	add	r2, r1
 800515e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005160:	bf00      	nop
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	40013800 	.word	0x40013800
 800516c:	51eb851f 	.word	0x51eb851f

08005170 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005170:	b084      	sub	sp, #16
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
 800517a:	f107 0014 	add.w	r0, r7, #20
 800517e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	bc80      	pop	{r7}
 800518c:	b004      	add	sp, #16
 800518e:	4770      	bx	lr

08005190 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80051a0:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80051a4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3714      	adds	r7, #20
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bc80      	pop	{r7}
 80051ba:	4770      	bx	lr

080051bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80051c4:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80051c8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	43db      	mvns	r3, r3
 80051d8:	b29b      	uxth	r3, r3
 80051da:	4013      	ands	r3, r2
 80051dc:	b29a      	uxth	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr

080051f0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr

08005208 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005208:	b084      	sub	sp, #16
 800520a:	b480      	push	{r7}
 800520c:	b083      	sub	sp, #12
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	f107 0014 	add.w	r0, r7, #20
 8005216:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	bc80      	pop	{r7}
 8005244:	b004      	add	sp, #16
 8005246:	4770      	bx	lr

08005248 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005248:	b480      	push	{r7}
 800524a:	b09d      	sub	sp, #116	@ 0x74
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005252:	2300      	movs	r3, #0
 8005254:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	781b      	ldrb	r3, [r3, #0]
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4413      	add	r3, r2
 8005262:	881b      	ldrh	r3, [r3, #0]
 8005264:	b29b      	uxth	r3, r3
 8005266:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800526a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800526e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	78db      	ldrb	r3, [r3, #3]
 8005276:	2b03      	cmp	r3, #3
 8005278:	d81f      	bhi.n	80052ba <USB_ActivateEndpoint+0x72>
 800527a:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <USB_ActivateEndpoint+0x38>)
 800527c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005280:	08005291 	.word	0x08005291
 8005284:	080052ad 	.word	0x080052ad
 8005288:	080052c3 	.word	0x080052c3
 800528c:	0800529f 	.word	0x0800529f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005290:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005294:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005298:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800529c:	e012      	b.n	80052c4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800529e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80052a2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80052a6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80052aa:	e00b      	b.n	80052c4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80052ac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80052b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80052b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80052b8:	e004      	b.n	80052c4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80052c0:	e000      	b.n	80052c4 <USB_ActivateEndpoint+0x7c>
      break;
 80052c2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	441a      	add	r2, r3
 80052ce:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80052d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	7812      	ldrb	r2, [r2, #0]
 8005302:	4313      	orrs	r3, r2
 8005304:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	441a      	add	r2, r3
 8005312:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005316:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800531a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800531e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005326:	b29b      	uxth	r3, r3
 8005328:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	7b1b      	ldrb	r3, [r3, #12]
 800532e:	2b00      	cmp	r3, #0
 8005330:	f040 8178 	bne.w	8005624 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	785b      	ldrb	r3, [r3, #1]
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8084 	beq.w	8005446 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	61bb      	str	r3, [r7, #24]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005348:	b29b      	uxth	r3, r3
 800534a:	461a      	mov	r2, r3
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	4413      	add	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	011a      	lsls	r2, r3, #4
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	4413      	add	r3, r2
 800535c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	88db      	ldrh	r3, [r3, #6]
 8005366:	085b      	lsrs	r3, r3, #1
 8005368:	b29b      	uxth	r3, r3
 800536a:	005b      	lsls	r3, r3, #1
 800536c:	b29a      	uxth	r2, r3
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	881b      	ldrh	r3, [r3, #0]
 800537e:	827b      	strh	r3, [r7, #18]
 8005380:	8a7b      	ldrh	r3, [r7, #18]
 8005382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005386:	2b00      	cmp	r3, #0
 8005388:	d01b      	beq.n	80053c2 <USB_ActivateEndpoint+0x17a>
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	b29b      	uxth	r3, r3
 8005398:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800539c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053a0:	823b      	strh	r3, [r7, #16]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	441a      	add	r2, r3
 80053ac:	8a3b      	ldrh	r3, [r7, #16]
 80053ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80053be:	b29b      	uxth	r3, r3
 80053c0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	78db      	ldrb	r3, [r3, #3]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d020      	beq.n	800540c <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	4413      	add	r3, r2
 80053d4:	881b      	ldrh	r3, [r3, #0]
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053e0:	81bb      	strh	r3, [r7, #12]
 80053e2:	89bb      	ldrh	r3, [r7, #12]
 80053e4:	f083 0320 	eor.w	r3, r3, #32
 80053e8:	81bb      	strh	r3, [r7, #12]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	441a      	add	r2, r3
 80053f4:	89bb      	ldrh	r3, [r7, #12]
 80053f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005406:	b29b      	uxth	r3, r3
 8005408:	8013      	strh	r3, [r2, #0]
 800540a:	e2d5      	b.n	80059b8 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	b29b      	uxth	r3, r3
 800541a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800541e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005422:	81fb      	strh	r3, [r7, #14]
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	441a      	add	r2, r3
 800542e:	89fb      	ldrh	r3, [r7, #14]
 8005430:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005434:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005438:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800543c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005440:	b29b      	uxth	r3, r3
 8005442:	8013      	strh	r3, [r2, #0]
 8005444:	e2b8      	b.n	80059b8 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	633b      	str	r3, [r7, #48]	@ 0x30
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005450:	b29b      	uxth	r3, r3
 8005452:	461a      	mov	r2, r3
 8005454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005456:	4413      	add	r3, r2
 8005458:	633b      	str	r3, [r7, #48]	@ 0x30
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	011a      	lsls	r2, r3, #4
 8005460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005462:	4413      	add	r3, r2
 8005464:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8005468:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	88db      	ldrh	r3, [r3, #6]
 800546e:	085b      	lsrs	r3, r3, #1
 8005470:	b29b      	uxth	r3, r3
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	b29a      	uxth	r2, r3
 8005476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005478:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005484:	b29b      	uxth	r3, r3
 8005486:	461a      	mov	r2, r3
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	4413      	add	r3, r2
 800548c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	011a      	lsls	r2, r3, #4
 8005494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005496:	4413      	add	r3, r2
 8005498:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800549c:	627b      	str	r3, [r7, #36]	@ 0x24
 800549e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a0:	881b      	ldrh	r3, [r3, #0]
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054a8:	b29a      	uxth	r2, r3
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	801a      	strh	r2, [r3, #0]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80054b4:	d91d      	bls.n	80054f2 <USB_ActivateEndpoint+0x2aa>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	095b      	lsrs	r3, r3, #5
 80054bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	f003 031f 	and.w	r3, r3, #31
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d102      	bne.n	80054d0 <USB_ActivateEndpoint+0x288>
 80054ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054cc:	3b01      	subs	r3, #1
 80054ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d2:	881b      	ldrh	r3, [r3, #0]
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054d8:	b29b      	uxth	r3, r3
 80054da:	029b      	lsls	r3, r3, #10
 80054dc:	b29b      	uxth	r3, r3
 80054de:	4313      	orrs	r3, r2
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ee:	801a      	strh	r2, [r3, #0]
 80054f0:	e026      	b.n	8005540 <USB_ActivateEndpoint+0x2f8>
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <USB_ActivateEndpoint+0x2c8>
 80054fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fc:	881b      	ldrh	r3, [r3, #0]
 80054fe:	b29b      	uxth	r3, r3
 8005500:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005504:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005508:	b29a      	uxth	r2, r3
 800550a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550c:	801a      	strh	r2, [r3, #0]
 800550e:	e017      	b.n	8005540 <USB_ActivateEndpoint+0x2f8>
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	085b      	lsrs	r3, r3, #1
 8005516:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <USB_ActivateEndpoint+0x2e2>
 8005524:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005526:	3301      	adds	r3, #1
 8005528:	66bb      	str	r3, [r7, #104]	@ 0x68
 800552a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552c:	881b      	ldrh	r3, [r3, #0]
 800552e:	b29a      	uxth	r2, r3
 8005530:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005532:	b29b      	uxth	r3, r3
 8005534:	029b      	lsls	r3, r3, #10
 8005536:	b29b      	uxth	r3, r3
 8005538:	4313      	orrs	r3, r2
 800553a:	b29a      	uxth	r2, r3
 800553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	881b      	ldrh	r3, [r3, #0]
 800554c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800554e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005550:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d01b      	beq.n	8005590 <USB_ActivateEndpoint+0x348>
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	881b      	ldrh	r3, [r3, #0]
 8005564:	b29b      	uxth	r3, r3
 8005566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800556a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556e:	843b      	strh	r3, [r7, #32]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	441a      	add	r2, r3
 800557a:	8c3b      	ldrh	r3, [r7, #32]
 800557c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005580:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005584:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800558c:	b29b      	uxth	r3, r3
 800558e:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d124      	bne.n	80055e2 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	881b      	ldrh	r3, [r3, #0]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ae:	83bb      	strh	r3, [r7, #28]
 80055b0:	8bbb      	ldrh	r3, [r7, #28]
 80055b2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80055b6:	83bb      	strh	r3, [r7, #28]
 80055b8:	8bbb      	ldrh	r3, [r7, #28]
 80055ba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80055be:	83bb      	strh	r3, [r7, #28]
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	441a      	add	r2, r3
 80055ca:	8bbb      	ldrh	r3, [r7, #28]
 80055cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055dc:	b29b      	uxth	r3, r3
 80055de:	8013      	strh	r3, [r2, #0]
 80055e0:	e1ea      	b.n	80059b8 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	881b      	ldrh	r3, [r3, #0]
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055f8:	83fb      	strh	r3, [r7, #30]
 80055fa:	8bfb      	ldrh	r3, [r7, #30]
 80055fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005600:	83fb      	strh	r3, [r7, #30]
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	441a      	add	r2, r3
 800560c:	8bfb      	ldrh	r3, [r7, #30]
 800560e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005612:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005616:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800561a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800561e:	b29b      	uxth	r3, r3
 8005620:	8013      	strh	r3, [r2, #0]
 8005622:	e1c9      	b.n	80059b8 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	78db      	ldrb	r3, [r3, #3]
 8005628:	2b02      	cmp	r3, #2
 800562a:	d11e      	bne.n	800566a <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	b29b      	uxth	r3, r3
 800563a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800563e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005642:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	441a      	add	r2, r3
 8005650:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005654:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005658:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800565c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005664:	b29b      	uxth	r3, r3
 8005666:	8013      	strh	r3, [r2, #0]
 8005668:	e01d      	b.n	80056a6 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4413      	add	r3, r2
 8005674:	881b      	ldrh	r3, [r3, #0]
 8005676:	b29b      	uxth	r3, r3
 8005678:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800567c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005680:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	441a      	add	r2, r3
 800568e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800569a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800569e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	461a      	mov	r2, r3
 80056b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056b6:	4413      	add	r3, r2
 80056b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	011a      	lsls	r2, r3, #4
 80056c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	891b      	ldrh	r3, [r3, #8]
 80056ce:	085b      	lsrs	r3, r3, #1
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	005b      	lsls	r3, r3, #1
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056d8:	801a      	strh	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	461a      	mov	r2, r3
 80056e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056ea:	4413      	add	r3, r2
 80056ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	011a      	lsls	r2, r3, #4
 80056f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056f6:	4413      	add	r3, r2
 80056f8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80056fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	895b      	ldrh	r3, [r3, #10]
 8005702:	085b      	lsrs	r3, r3, #1
 8005704:	b29b      	uxth	r3, r3
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800570c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	785b      	ldrb	r3, [r3, #1]
 8005712:	2b00      	cmp	r3, #0
 8005714:	f040 8093 	bne.w	800583e <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4413      	add	r3, r2
 8005722:	881b      	ldrh	r3, [r3, #0]
 8005724:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8005728:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800572c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d01b      	beq.n	800576c <USB_ActivateEndpoint+0x524>
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	881b      	ldrh	r3, [r3, #0]
 8005740:	b29b      	uxth	r3, r3
 8005742:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800574a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	441a      	add	r2, r3
 8005756:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005758:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800575c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005760:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005768:	b29b      	uxth	r3, r3
 800576a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4413      	add	r3, r2
 8005776:	881b      	ldrh	r3, [r3, #0]
 8005778:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800577a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800577c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005780:	2b00      	cmp	r3, #0
 8005782:	d01b      	beq.n	80057bc <USB_ActivateEndpoint+0x574>
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	b29b      	uxth	r3, r3
 8005792:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800579a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	441a      	add	r2, r3
 80057a6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80057a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	881b      	ldrh	r3, [r3, #0]
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d2:	873b      	strh	r3, [r7, #56]	@ 0x38
 80057d4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80057d6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80057da:	873b      	strh	r3, [r7, #56]	@ 0x38
 80057dc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80057de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80057e2:	873b      	strh	r3, [r7, #56]	@ 0x38
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	441a      	add	r2, r3
 80057ee:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80057f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005800:	b29b      	uxth	r3, r3
 8005802:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	4413      	add	r3, r2
 800580e:	881b      	ldrh	r3, [r3, #0]
 8005810:	b29b      	uxth	r3, r3
 8005812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005816:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800581a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	441a      	add	r2, r3
 8005826:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005828:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800582c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005830:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005838:	b29b      	uxth	r3, r3
 800583a:	8013      	strh	r3, [r2, #0]
 800583c:	e0bc      	b.n	80059b8 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4413      	add	r3, r2
 8005848:	881b      	ldrh	r3, [r3, #0]
 800584a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800584e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d01d      	beq.n	8005896 <USB_ActivateEndpoint+0x64e>
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4413      	add	r3, r2
 8005864:	881b      	ldrh	r3, [r3, #0]
 8005866:	b29b      	uxth	r3, r3
 8005868:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800586c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005870:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	441a      	add	r2, r3
 800587e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005882:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005886:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800588a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800588e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005892:	b29b      	uxth	r3, r3
 8005894:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4413      	add	r3, r2
 80058a0:	881b      	ldrh	r3, [r3, #0]
 80058a2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80058a6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80058aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d01d      	beq.n	80058ee <USB_ActivateEndpoint+0x6a6>
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	4413      	add	r3, r2
 80058bc:	881b      	ldrh	r3, [r3, #0]
 80058be:	b29b      	uxth	r3, r3
 80058c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058c8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	441a      	add	r2, r3
 80058d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80058da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	78db      	ldrb	r3, [r3, #3]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d024      	beq.n	8005940 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	4413      	add	r3, r2
 8005900:	881b      	ldrh	r3, [r3, #0]
 8005902:	b29b      	uxth	r3, r3
 8005904:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800590c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005910:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005914:	f083 0320 	eor.w	r3, r3, #32
 8005918:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	441a      	add	r2, r3
 8005926:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800592a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800592e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005932:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800593a:	b29b      	uxth	r3, r3
 800593c:	8013      	strh	r3, [r2, #0]
 800593e:	e01d      	b.n	800597c <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	b29b      	uxth	r3, r3
 800594e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005952:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005956:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	441a      	add	r2, r3
 8005964:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005968:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800596c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005970:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005978:	b29b      	uxth	r3, r3
 800597a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4413      	add	r3, r2
 8005986:	881b      	ldrh	r3, [r3, #0]
 8005988:	b29b      	uxth	r3, r3
 800598a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800598e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005992:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	441a      	add	r2, r3
 80059a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80059a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80059b8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3774      	adds	r7, #116	@ 0x74
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bc80      	pop	{r7}
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop

080059c8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b08d      	sub	sp, #52	@ 0x34
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	7b1b      	ldrb	r3, [r3, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f040 808e 	bne.w	8005af8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	785b      	ldrb	r3, [r3, #1]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d044      	beq.n	8005a6e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	81bb      	strh	r3, [r7, #12]
 80059f2:	89bb      	ldrh	r3, [r7, #12]
 80059f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d01b      	beq.n	8005a34 <USB_DeactivateEndpoint+0x6c>
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4413      	add	r3, r2
 8005a06:	881b      	ldrh	r3, [r3, #0]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a12:	817b      	strh	r3, [r7, #10]
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	441a      	add	r2, r3
 8005a1e:	897b      	ldrh	r3, [r7, #10]
 8005a20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a2c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a4a:	813b      	strh	r3, [r7, #8]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	441a      	add	r2, r3
 8005a56:	893b      	ldrh	r3, [r7, #8]
 8005a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	8013      	strh	r3, [r2, #0]
 8005a6c:	e192      	b.n	8005d94 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	4413      	add	r3, r2
 8005a78:	881b      	ldrh	r3, [r3, #0]
 8005a7a:	827b      	strh	r3, [r7, #18]
 8005a7c:	8a7b      	ldrh	r3, [r7, #18]
 8005a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d01b      	beq.n	8005abe <USB_DeactivateEndpoint+0xf6>
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	4413      	add	r3, r2
 8005a90:	881b      	ldrh	r3, [r3, #0]
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a9c:	823b      	strh	r3, [r7, #16]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	441a      	add	r2, r3
 8005aa8:	8a3b      	ldrh	r3, [r7, #16]
 8005aaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005aae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ab2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ad0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad4:	81fb      	strh	r3, [r7, #14]
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	441a      	add	r2, r3
 8005ae0:	89fb      	ldrh	r3, [r7, #14]
 8005ae2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ae6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005aea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005aee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	8013      	strh	r3, [r2, #0]
 8005af6:	e14d      	b.n	8005d94 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	785b      	ldrb	r3, [r3, #1]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f040 80a5 	bne.w	8005c4c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	843b      	strh	r3, [r7, #32]
 8005b10:	8c3b      	ldrh	r3, [r7, #32]
 8005b12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d01b      	beq.n	8005b52 <USB_DeactivateEndpoint+0x18a>
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4413      	add	r3, r2
 8005b24:	881b      	ldrh	r3, [r3, #0]
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b30:	83fb      	strh	r3, [r7, #30]
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	441a      	add	r2, r3
 8005b3c:	8bfb      	ldrh	r3, [r7, #30]
 8005b3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	83bb      	strh	r3, [r7, #28]
 8005b60:	8bbb      	ldrh	r3, [r7, #28]
 8005b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d01b      	beq.n	8005ba2 <USB_DeactivateEndpoint+0x1da>
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	4413      	add	r3, r2
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b80:	837b      	strh	r3, [r7, #26]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	441a      	add	r2, r3
 8005b8c:	8b7b      	ldrh	r3, [r7, #26]
 8005b8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4413      	add	r3, r2
 8005bac:	881b      	ldrh	r3, [r3, #0]
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bb8:	833b      	strh	r3, [r7, #24]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	441a      	add	r2, r3
 8005bc4:	8b3b      	ldrh	r3, [r7, #24]
 8005bc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bd2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	881b      	ldrh	r3, [r3, #0]
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bf0:	82fb      	strh	r3, [r7, #22]
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	441a      	add	r2, r3
 8005bfc:	8afb      	ldrh	r3, [r7, #22]
 8005bfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	4413      	add	r3, r2
 8005c1c:	881b      	ldrh	r3, [r3, #0]
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c28:	82bb      	strh	r3, [r7, #20]
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	781b      	ldrb	r3, [r3, #0]
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	441a      	add	r2, r3
 8005c34:	8abb      	ldrh	r3, [r7, #20]
 8005c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	8013      	strh	r3, [r2, #0]
 8005c4a:	e0a3      	b.n	8005d94 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005c5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d01b      	beq.n	8005c9c <USB_DeactivateEndpoint+0x2d4>
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	4413      	add	r3, r2
 8005c6e:	881b      	ldrh	r3, [r3, #0]
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c7a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	441a      	add	r2, r3
 8005c86:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005c88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	881b      	ldrh	r3, [r3, #0]
 8005ca8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005caa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01b      	beq.n	8005cec <USB_DeactivateEndpoint+0x324>
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4413      	add	r3, r2
 8005cbe:	881b      	ldrh	r3, [r3, #0]
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cca:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	441a      	add	r2, r3
 8005cd6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005cd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ce0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ce4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	881b      	ldrh	r3, [r3, #0]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d02:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	441a      	add	r2, r3
 8005d0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4413      	add	r3, r2
 8005d2e:	881b      	ldrh	r3, [r3, #0]
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	441a      	add	r2, r3
 8005d46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d5c:	687a      	ldr	r2, [r7, #4]
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4413      	add	r3, r2
 8005d66:	881b      	ldrh	r3, [r3, #0]
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d72:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	441a      	add	r2, r3
 8005d7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005d80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3734      	adds	r7, #52	@ 0x34
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b0c2      	sub	sp, #264	@ 0x108
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005daa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dae:	6018      	str	r0, [r3, #0]
 8005db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005db8:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005dba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	785b      	ldrb	r3, [r3, #1]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	f040 86b7 	bne.w	8006b3a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	699a      	ldr	r2, [r3, #24]
 8005dd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ddc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d908      	bls.n	8005dfa <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005df8:	e007      	b.n	8005e0a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005dfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005e0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	7b1b      	ldrb	r3, [r3, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d13a      	bne.n	8005e90 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005e1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	6959      	ldr	r1, [r3, #20]
 8005e26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	88da      	ldrh	r2, [r3, #6]
 8005e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005e3c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005e40:	6800      	ldr	r0, [r0, #0]
 8005e42:	f001 fc9c 	bl	800777e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005e46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	613b      	str	r3, [r7, #16]
 8005e52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	461a      	mov	r2, r3
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	4413      	add	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	011a      	lsls	r2, r3, #4
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	801a      	strh	r2, [r3, #0]
 8005e8c:	f000 be1f 	b.w	8006ace <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005e90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	78db      	ldrb	r3, [r3, #3]
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	f040 8462 	bne.w	8006766 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005ea2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6a1a      	ldr	r2, [r3, #32]
 8005eae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	f240 83df 	bls.w	800667e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005ec0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ec4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ece:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ee6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ef8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	441a      	add	r2, r3
 8005f04:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005f08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f10:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6a1a      	ldr	r2, [r3, #32]
 8005f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f2c:	1ad2      	subs	r2, r2, r3
 8005f2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005f3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	881b      	ldrh	r3, [r3, #0]
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 81c7 	beq.w	80062f0 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005f62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	785b      	ldrb	r3, [r3, #1]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d177      	bne.n	800606e <USB_EPStartXfer+0x2ce>
 8005f7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9e:	4413      	add	r3, r2
 8005fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	011a      	lsls	r2, r3, #4
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	881b      	ldrh	r3, [r3, #0]
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc8:	801a      	strh	r2, [r3, #0]
 8005fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fce:	2b3e      	cmp	r3, #62	@ 0x3e
 8005fd0:	d921      	bls.n	8006016 <USB_EPStartXfer+0x276>
 8005fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd6:	095b      	lsrs	r3, r3, #5
 8005fd8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005fdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fe0:	f003 031f 	and.w	r3, r3, #31
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d104      	bne.n	8005ff2 <USB_EPStartXfer+0x252>
 8005fe8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005fec:	3b01      	subs	r3, #1
 8005fee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	881b      	ldrh	r3, [r3, #0]
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	029b      	lsls	r3, r3, #10
 8006000:	b29b      	uxth	r3, r3
 8006002:	4313      	orrs	r3, r2
 8006004:	b29b      	uxth	r3, r3
 8006006:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800600a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800600e:	b29a      	uxth	r2, r3
 8006010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006012:	801a      	strh	r2, [r3, #0]
 8006014:	e050      	b.n	80060b8 <USB_EPStartXfer+0x318>
 8006016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10a      	bne.n	8006034 <USB_EPStartXfer+0x294>
 800601e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006020:	881b      	ldrh	r3, [r3, #0]
 8006022:	b29b      	uxth	r3, r3
 8006024:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006028:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800602c:	b29a      	uxth	r2, r3
 800602e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006030:	801a      	strh	r2, [r3, #0]
 8006032:	e041      	b.n	80060b8 <USB_EPStartXfer+0x318>
 8006034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006038:	085b      	lsrs	r3, r3, #1
 800603a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800603e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d004      	beq.n	8006054 <USB_EPStartXfer+0x2b4>
 800604a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800604e:	3301      	adds	r3, #1
 8006050:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006056:	881b      	ldrh	r3, [r3, #0]
 8006058:	b29a      	uxth	r2, r3
 800605a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800605e:	b29b      	uxth	r3, r3
 8006060:	029b      	lsls	r3, r3, #10
 8006062:	b29b      	uxth	r3, r3
 8006064:	4313      	orrs	r3, r2
 8006066:	b29a      	uxth	r2, r3
 8006068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606a:	801a      	strh	r2, [r3, #0]
 800606c:	e024      	b.n	80060b8 <USB_EPStartXfer+0x318>
 800606e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006072:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	785b      	ldrb	r3, [r3, #1]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d11c      	bne.n	80060b8 <USB_EPStartXfer+0x318>
 800607e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006082:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800608c:	b29b      	uxth	r3, r3
 800608e:	461a      	mov	r2, r3
 8006090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006092:	4413      	add	r3, r2
 8006094:	633b      	str	r3, [r7, #48]	@ 0x30
 8006096:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800609a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	011a      	lsls	r2, r3, #4
 80060a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a6:	4413      	add	r3, r2
 80060a8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80060ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80060b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	895b      	ldrh	r3, [r3, #10]
 80060c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6959      	ldr	r1, [r3, #20]
 80060d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060d8:	b29b      	uxth	r3, r3
 80060da:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80060de:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80060e2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80060e6:	6800      	ldr	r0, [r0, #0]
 80060e8:	f001 fb49 	bl	800777e <USB_WritePMA>
            ep->xfer_buff += len;
 80060ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695a      	ldr	r2, [r3, #20]
 80060f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060fc:	441a      	add	r2, r3
 80060fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006102:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800610a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800610e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6a1a      	ldr	r2, [r3, #32]
 8006116:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800611a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	429a      	cmp	r2, r3
 8006124:	d90f      	bls.n	8006146 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8006126:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800612a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6a1a      	ldr	r2, [r3, #32]
 8006132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006136:	1ad2      	subs	r2, r2, r3
 8006138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	621a      	str	r2, [r3, #32]
 8006144:	e00e      	b.n	8006164 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8006146:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800614a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6a1b      	ldr	r3, [r3, #32]
 8006152:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006156:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2200      	movs	r2, #0
 8006162:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006164:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006168:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	785b      	ldrb	r3, [r3, #1]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d177      	bne.n	8006264 <USB_EPStartXfer+0x4c4>
 8006174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006178:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	61bb      	str	r3, [r7, #24]
 8006180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006184:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800618e:	b29b      	uxth	r3, r3
 8006190:	461a      	mov	r2, r3
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	4413      	add	r3, r2
 8006196:	61bb      	str	r3, [r7, #24]
 8006198:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800619c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	011a      	lsls	r2, r3, #4
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	4413      	add	r3, r2
 80061aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	881b      	ldrh	r3, [r3, #0]
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	801a      	strh	r2, [r3, #0]
 80061c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80061c6:	d921      	bls.n	800620c <USB_EPStartXfer+0x46c>
 80061c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061cc:	095b      	lsrs	r3, r3, #5
 80061ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80061d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d104      	bne.n	80061e8 <USB_EPStartXfer+0x448>
 80061de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061e2:	3b01      	subs	r3, #1
 80061e4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	881b      	ldrh	r3, [r3, #0]
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	029b      	lsls	r3, r3, #10
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	4313      	orrs	r3, r2
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006200:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006204:	b29a      	uxth	r2, r3
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	801a      	strh	r2, [r3, #0]
 800620a:	e056      	b.n	80062ba <USB_EPStartXfer+0x51a>
 800620c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006210:	2b00      	cmp	r3, #0
 8006212:	d10a      	bne.n	800622a <USB_EPStartXfer+0x48a>
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	881b      	ldrh	r3, [r3, #0]
 8006218:	b29b      	uxth	r3, r3
 800621a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800621e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006222:	b29a      	uxth	r2, r3
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	801a      	strh	r2, [r3, #0]
 8006228:	e047      	b.n	80062ba <USB_EPStartXfer+0x51a>
 800622a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800622e:	085b      	lsrs	r3, r3, #1
 8006230:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006238:	f003 0301 	and.w	r3, r3, #1
 800623c:	2b00      	cmp	r3, #0
 800623e:	d004      	beq.n	800624a <USB_EPStartXfer+0x4aa>
 8006240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006244:	3301      	adds	r3, #1
 8006246:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	881b      	ldrh	r3, [r3, #0]
 800624e:	b29a      	uxth	r2, r3
 8006250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006254:	b29b      	uxth	r3, r3
 8006256:	029b      	lsls	r3, r3, #10
 8006258:	b29b      	uxth	r3, r3
 800625a:	4313      	orrs	r3, r2
 800625c:	b29a      	uxth	r2, r3
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	801a      	strh	r2, [r3, #0]
 8006262:	e02a      	b.n	80062ba <USB_EPStartXfer+0x51a>
 8006264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	785b      	ldrb	r3, [r3, #1]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d122      	bne.n	80062ba <USB_EPStartXfer+0x51a>
 8006274:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006278:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	623b      	str	r3, [r7, #32]
 8006280:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006284:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800628e:	b29b      	uxth	r3, r3
 8006290:	461a      	mov	r2, r3
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	4413      	add	r3, r2
 8006296:	623b      	str	r3, [r7, #32]
 8006298:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800629c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	011a      	lsls	r2, r3, #4
 80062a6:	6a3b      	ldr	r3, [r7, #32]
 80062a8:	4413      	add	r3, r2
 80062aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80062ae:	61fb      	str	r3, [r7, #28]
 80062b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80062ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	891b      	ldrh	r3, [r3, #8]
 80062c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80062ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6959      	ldr	r1, [r3, #20]
 80062d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062da:	b29b      	uxth	r3, r3
 80062dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80062e0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80062e4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80062e8:	6800      	ldr	r0, [r0, #0]
 80062ea:	f001 fa48 	bl	800777e <USB_WritePMA>
 80062ee:	e3ee      	b.n	8006ace <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80062f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	785b      	ldrb	r3, [r3, #1]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d177      	bne.n	80063f0 <USB_EPStartXfer+0x650>
 8006300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006304:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800630c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006310:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800631a:	b29b      	uxth	r3, r3
 800631c:	461a      	mov	r2, r3
 800631e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006320:	4413      	add	r3, r2
 8006322:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006324:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006328:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	011a      	lsls	r2, r3, #4
 8006332:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006334:	4413      	add	r3, r2
 8006336:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800633a:	647b      	str	r3, [r7, #68]	@ 0x44
 800633c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	b29b      	uxth	r3, r3
 8006342:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006346:	b29a      	uxth	r2, r3
 8006348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800634a:	801a      	strh	r2, [r3, #0]
 800634c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006350:	2b3e      	cmp	r3, #62	@ 0x3e
 8006352:	d921      	bls.n	8006398 <USB_EPStartXfer+0x5f8>
 8006354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006358:	095b      	lsrs	r3, r3, #5
 800635a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800635e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006362:	f003 031f 	and.w	r3, r3, #31
 8006366:	2b00      	cmp	r3, #0
 8006368:	d104      	bne.n	8006374 <USB_EPStartXfer+0x5d4>
 800636a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800636e:	3b01      	subs	r3, #1
 8006370:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006376:	881b      	ldrh	r3, [r3, #0]
 8006378:	b29a      	uxth	r2, r3
 800637a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800637e:	b29b      	uxth	r3, r3
 8006380:	029b      	lsls	r3, r3, #10
 8006382:	b29b      	uxth	r3, r3
 8006384:	4313      	orrs	r3, r2
 8006386:	b29b      	uxth	r3, r3
 8006388:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800638c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006390:	b29a      	uxth	r2, r3
 8006392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006394:	801a      	strh	r2, [r3, #0]
 8006396:	e056      	b.n	8006446 <USB_EPStartXfer+0x6a6>
 8006398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10a      	bne.n	80063b6 <USB_EPStartXfer+0x616>
 80063a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063a2:	881b      	ldrh	r3, [r3, #0]
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063ae:	b29a      	uxth	r2, r3
 80063b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063b2:	801a      	strh	r2, [r3, #0]
 80063b4:	e047      	b.n	8006446 <USB_EPStartXfer+0x6a6>
 80063b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ba:	085b      	lsrs	r3, r3, #1
 80063bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80063c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063c4:	f003 0301 	and.w	r3, r3, #1
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d004      	beq.n	80063d6 <USB_EPStartXfer+0x636>
 80063cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80063d0:	3301      	adds	r3, #1
 80063d2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80063d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	b29a      	uxth	r2, r3
 80063dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	029b      	lsls	r3, r3, #10
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	4313      	orrs	r3, r2
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063ec:	801a      	strh	r2, [r3, #0]
 80063ee:	e02a      	b.n	8006446 <USB_EPStartXfer+0x6a6>
 80063f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	785b      	ldrb	r3, [r3, #1]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d122      	bne.n	8006446 <USB_EPStartXfer+0x6a6>
 8006400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006404:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	653b      	str	r3, [r7, #80]	@ 0x50
 800640c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006410:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800641a:	b29b      	uxth	r3, r3
 800641c:	461a      	mov	r2, r3
 800641e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006420:	4413      	add	r3, r2
 8006422:	653b      	str	r3, [r7, #80]	@ 0x50
 8006424:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006428:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	011a      	lsls	r2, r3, #4
 8006432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006434:	4413      	add	r3, r2
 8006436:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800643a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800643c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006440:	b29a      	uxth	r2, r3
 8006442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006444:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006446:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800644a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	891b      	ldrh	r3, [r3, #8]
 8006452:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006456:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800645a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6959      	ldr	r1, [r3, #20]
 8006462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006466:	b29b      	uxth	r3, r3
 8006468:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800646c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006470:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006474:	6800      	ldr	r0, [r0, #0]
 8006476:	f001 f982 	bl	800777e <USB_WritePMA>
            ep->xfer_buff += len;
 800647a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800647e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695a      	ldr	r2, [r3, #20]
 8006486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800648a:	441a      	add	r2, r3
 800648c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006490:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006498:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800649c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6a1a      	ldr	r2, [r3, #32]
 80064a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d90f      	bls.n	80064d4 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80064b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6a1a      	ldr	r2, [r3, #32]
 80064c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c4:	1ad2      	subs	r2, r2, r3
 80064c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	621a      	str	r2, [r3, #32]
 80064d2:	e00e      	b.n	80064f2 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80064d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6a1b      	ldr	r3, [r3, #32]
 80064e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80064e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	2200      	movs	r2, #0
 80064f0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80064f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80064fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006502:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	785b      	ldrb	r3, [r3, #1]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d177      	bne.n	80065fe <USB_EPStartXfer+0x85e>
 800650e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006512:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	63bb      	str	r3, [r7, #56]	@ 0x38
 800651a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800651e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006528:	b29b      	uxth	r3, r3
 800652a:	461a      	mov	r2, r3
 800652c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652e:	4413      	add	r3, r2
 8006530:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006532:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006536:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	011a      	lsls	r2, r3, #4
 8006540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006542:	4413      	add	r3, r2
 8006544:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006548:	637b      	str	r3, [r7, #52]	@ 0x34
 800654a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800654c:	881b      	ldrh	r3, [r3, #0]
 800654e:	b29b      	uxth	r3, r3
 8006550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006554:	b29a      	uxth	r2, r3
 8006556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006558:	801a      	strh	r2, [r3, #0]
 800655a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800655e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006560:	d921      	bls.n	80065a6 <USB_EPStartXfer+0x806>
 8006562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800656c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006570:	f003 031f 	and.w	r3, r3, #31
 8006574:	2b00      	cmp	r3, #0
 8006576:	d104      	bne.n	8006582 <USB_EPStartXfer+0x7e2>
 8006578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800657c:	3b01      	subs	r3, #1
 800657e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006584:	881b      	ldrh	r3, [r3, #0]
 8006586:	b29a      	uxth	r2, r3
 8006588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800658c:	b29b      	uxth	r3, r3
 800658e:	029b      	lsls	r3, r3, #10
 8006590:	b29b      	uxth	r3, r3
 8006592:	4313      	orrs	r3, r2
 8006594:	b29b      	uxth	r3, r3
 8006596:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800659a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800659e:	b29a      	uxth	r2, r3
 80065a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065a2:	801a      	strh	r2, [r3, #0]
 80065a4:	e050      	b.n	8006648 <USB_EPStartXfer+0x8a8>
 80065a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d10a      	bne.n	80065c4 <USB_EPStartXfer+0x824>
 80065ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065b0:	881b      	ldrh	r3, [r3, #0]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065bc:	b29a      	uxth	r2, r3
 80065be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065c0:	801a      	strh	r2, [r3, #0]
 80065c2:	e041      	b.n	8006648 <USB_EPStartXfer+0x8a8>
 80065c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c8:	085b      	lsrs	r3, r3, #1
 80065ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80065ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d004      	beq.n	80065e4 <USB_EPStartXfer+0x844>
 80065da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065de:	3301      	adds	r3, #1
 80065e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80065e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e6:	881b      	ldrh	r3, [r3, #0]
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	029b      	lsls	r3, r3, #10
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	4313      	orrs	r3, r2
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065fa:	801a      	strh	r2, [r3, #0]
 80065fc:	e024      	b.n	8006648 <USB_EPStartXfer+0x8a8>
 80065fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006602:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	785b      	ldrb	r3, [r3, #1]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d11c      	bne.n	8006648 <USB_EPStartXfer+0x8a8>
 800660e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006612:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800661c:	b29b      	uxth	r3, r3
 800661e:	461a      	mov	r2, r3
 8006620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006622:	4413      	add	r3, r2
 8006624:	643b      	str	r3, [r7, #64]	@ 0x40
 8006626:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800662a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	011a      	lsls	r2, r3, #4
 8006634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006636:	4413      	add	r3, r2
 8006638:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800663c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800663e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006642:	b29a      	uxth	r2, r3
 8006644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006646:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800664c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	895b      	ldrh	r3, [r3, #10]
 8006654:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006658:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800665c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	6959      	ldr	r1, [r3, #20]
 8006664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006668:	b29b      	uxth	r3, r3
 800666a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800666e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006672:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006676:	6800      	ldr	r0, [r0, #0]
 8006678:	f001 f881 	bl	800777e <USB_WritePMA>
 800667c:	e227      	b.n	8006ace <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800667e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006682:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800668e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006692:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800669c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80066b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80066b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	441a      	add	r2, r3
 80066d2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80066d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80066ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006704:	b29b      	uxth	r3, r3
 8006706:	461a      	mov	r2, r3
 8006708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800670a:	4413      	add	r3, r2
 800670c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800670e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006712:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	011a      	lsls	r2, r3, #4
 800671c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800671e:	4413      	add	r3, r2
 8006720:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006724:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800672a:	b29a      	uxth	r2, r3
 800672c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800672e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006730:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006734:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	891b      	ldrh	r3, [r3, #8]
 800673c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006740:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006744:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	6959      	ldr	r1, [r3, #20]
 800674c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006750:	b29b      	uxth	r3, r3
 8006752:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006756:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800675a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800675e:	6800      	ldr	r0, [r0, #0]
 8006760:	f001 f80d 	bl	800777e <USB_WritePMA>
 8006764:	e1b3      	b.n	8006ace <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006766:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800676a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6a1a      	ldr	r2, [r3, #32]
 8006772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006776:	1ad2      	subs	r2, r2, r3
 8006778:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800677c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006784:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006788:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006792:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	881b      	ldrh	r3, [r3, #0]
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f000 80c6 	beq.w	8006938 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80067ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	673b      	str	r3, [r7, #112]	@ 0x70
 80067b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	785b      	ldrb	r3, [r3, #1]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d177      	bne.n	80068b8 <USB_EPStartXfer+0xb18>
 80067c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067e8:	4413      	add	r3, r2
 80067ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	011a      	lsls	r2, r3, #4
 80067fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067fc:	4413      	add	r3, r2
 80067fe:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006802:	667b      	str	r3, [r7, #100]	@ 0x64
 8006804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	b29b      	uxth	r3, r3
 800680a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800680e:	b29a      	uxth	r2, r3
 8006810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006812:	801a      	strh	r2, [r3, #0]
 8006814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006818:	2b3e      	cmp	r3, #62	@ 0x3e
 800681a:	d921      	bls.n	8006860 <USB_EPStartXfer+0xac0>
 800681c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006820:	095b      	lsrs	r3, r3, #5
 8006822:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800682a:	f003 031f 	and.w	r3, r3, #31
 800682e:	2b00      	cmp	r3, #0
 8006830:	d104      	bne.n	800683c <USB_EPStartXfer+0xa9c>
 8006832:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006836:	3b01      	subs	r3, #1
 8006838:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800683c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800683e:	881b      	ldrh	r3, [r3, #0]
 8006840:	b29a      	uxth	r2, r3
 8006842:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006846:	b29b      	uxth	r3, r3
 8006848:	029b      	lsls	r3, r3, #10
 800684a:	b29b      	uxth	r3, r3
 800684c:	4313      	orrs	r3, r2
 800684e:	b29b      	uxth	r3, r3
 8006850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006858:	b29a      	uxth	r2, r3
 800685a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800685c:	801a      	strh	r2, [r3, #0]
 800685e:	e050      	b.n	8006902 <USB_EPStartXfer+0xb62>
 8006860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006864:	2b00      	cmp	r3, #0
 8006866:	d10a      	bne.n	800687e <USB_EPStartXfer+0xade>
 8006868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800686a:	881b      	ldrh	r3, [r3, #0]
 800686c:	b29b      	uxth	r3, r3
 800686e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006872:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006876:	b29a      	uxth	r2, r3
 8006878:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800687a:	801a      	strh	r2, [r3, #0]
 800687c:	e041      	b.n	8006902 <USB_EPStartXfer+0xb62>
 800687e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006882:	085b      	lsrs	r3, r3, #1
 8006884:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b00      	cmp	r3, #0
 8006892:	d004      	beq.n	800689e <USB_EPStartXfer+0xafe>
 8006894:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006898:	3301      	adds	r3, #1
 800689a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800689e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068a0:	881b      	ldrh	r3, [r3, #0]
 80068a2:	b29a      	uxth	r2, r3
 80068a4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	029b      	lsls	r3, r3, #10
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	4313      	orrs	r3, r2
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068b4:	801a      	strh	r2, [r3, #0]
 80068b6:	e024      	b.n	8006902 <USB_EPStartXfer+0xb62>
 80068b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	785b      	ldrb	r3, [r3, #1]
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d11c      	bne.n	8006902 <USB_EPStartXfer+0xb62>
 80068c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	461a      	mov	r2, r3
 80068da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068dc:	4413      	add	r3, r2
 80068de:	673b      	str	r3, [r7, #112]	@ 0x70
 80068e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	011a      	lsls	r2, r3, #4
 80068ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068f0:	4413      	add	r3, r2
 80068f2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80068f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006900:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006902:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006906:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	895b      	ldrh	r3, [r3, #10]
 800690e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006912:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006916:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6959      	ldr	r1, [r3, #20]
 800691e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006922:	b29b      	uxth	r3, r3
 8006924:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006928:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800692c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006930:	6800      	ldr	r0, [r0, #0]
 8006932:	f000 ff24 	bl	800777e <USB_WritePMA>
 8006936:	e0ca      	b.n	8006ace <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800693c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	785b      	ldrb	r3, [r3, #1]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d177      	bne.n	8006a38 <USB_EPStartXfer+0xc98>
 8006948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800694c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006954:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006958:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006962:	b29b      	uxth	r3, r3
 8006964:	461a      	mov	r2, r3
 8006966:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006968:	4413      	add	r3, r2
 800696a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800696c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006970:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	011a      	lsls	r2, r3, #4
 800697a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800697c:	4413      	add	r3, r2
 800697e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006982:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006984:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006986:	881b      	ldrh	r3, [r3, #0]
 8006988:	b29b      	uxth	r3, r3
 800698a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800698e:	b29a      	uxth	r2, r3
 8006990:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006992:	801a      	strh	r2, [r3, #0]
 8006994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006998:	2b3e      	cmp	r3, #62	@ 0x3e
 800699a:	d921      	bls.n	80069e0 <USB_EPStartXfer+0xc40>
 800699c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069a0:	095b      	lsrs	r3, r3, #5
 80069a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80069a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069aa:	f003 031f 	and.w	r3, r3, #31
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d104      	bne.n	80069bc <USB_EPStartXfer+0xc1c>
 80069b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80069b6:	3b01      	subs	r3, #1
 80069b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80069bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	029b      	lsls	r3, r3, #10
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	4313      	orrs	r3, r2
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069d8:	b29a      	uxth	r2, r3
 80069da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069dc:	801a      	strh	r2, [r3, #0]
 80069de:	e05c      	b.n	8006a9a <USB_EPStartXfer+0xcfa>
 80069e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10a      	bne.n	80069fe <USB_EPStartXfer+0xc5e>
 80069e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069ea:	881b      	ldrh	r3, [r3, #0]
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069fa:	801a      	strh	r2, [r3, #0]
 80069fc:	e04d      	b.n	8006a9a <USB_EPStartXfer+0xcfa>
 80069fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a02:	085b      	lsrs	r3, r3, #1
 8006a04:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006a08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d004      	beq.n	8006a1e <USB_EPStartXfer+0xc7e>
 8006a14:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006a18:	3301      	adds	r3, #1
 8006a1a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006a1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a20:	881b      	ldrh	r3, [r3, #0]
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	029b      	lsls	r3, r3, #10
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a34:	801a      	strh	r2, [r3, #0]
 8006a36:	e030      	b.n	8006a9a <USB_EPStartXfer+0xcfa>
 8006a38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	785b      	ldrb	r3, [r3, #1]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d128      	bne.n	8006a9a <USB_EPStartXfer+0xcfa>
 8006a48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	461a      	mov	r2, r3
 8006a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	011a      	lsls	r2, r3, #4
 8006a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a84:	4413      	add	r3, r2
 8006a86:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006a8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006a98:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006a9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	891b      	ldrh	r3, [r3, #8]
 8006aa6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006aaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006aae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6959      	ldr	r1, [r3, #20]
 8006ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006ac0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006ac4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006ac8:	6800      	ldr	r0, [r0, #0]
 8006aca:	f000 fe58 	bl	800777e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006ace:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ad2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006adc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	4413      	add	r3, r2
 8006ae8:	881b      	ldrh	r3, [r3, #0]
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006af0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006af4:	817b      	strh	r3, [r7, #10]
 8006af6:	897b      	ldrh	r3, [r7, #10]
 8006af8:	f083 0310 	eor.w	r3, r3, #16
 8006afc:	817b      	strh	r3, [r7, #10]
 8006afe:	897b      	ldrh	r3, [r7, #10]
 8006b00:	f083 0320 	eor.w	r3, r3, #32
 8006b04:	817b      	strh	r3, [r7, #10]
 8006b06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	441a      	add	r2, r3
 8006b20:	897b      	ldrh	r3, [r7, #10]
 8006b22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	8013      	strh	r3, [r2, #0]
 8006b36:	f000 bcde 	b.w	80074f6 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006b3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	7b1b      	ldrb	r3, [r3, #12]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f040 80bb 	bne.w	8006cc2 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006b4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	699a      	ldr	r2, [r3, #24]
 8006b58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d917      	bls.n	8006b98 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006b78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	699a      	ldr	r2, [r3, #24]
 8006b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b88:	1ad2      	subs	r2, r2, r3
 8006b8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	619a      	str	r2, [r3, #24]
 8006b96:	e00e      	b.n	8006bb6 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006b98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006bb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006bc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006bda:	4413      	add	r3, r2
 8006bdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006be4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	011a      	lsls	r2, r3, #4
 8006bee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006bf2:	4413      	add	r3, r2
 8006bf4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006bf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c08:	b29a      	uxth	r2, r3
 8006c0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c0e:	801a      	strh	r2, [r3, #0]
 8006c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c14:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c16:	d924      	bls.n	8006c62 <USB_EPStartXfer+0xec2>
 8006c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c26:	f003 031f 	and.w	r3, r3, #31
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d104      	bne.n	8006c38 <USB_EPStartXfer+0xe98>
 8006c2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006c32:	3b01      	subs	r3, #1
 8006c34:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	029b      	lsls	r3, r3, #10
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c5c:	801a      	strh	r2, [r3, #0]
 8006c5e:	f000 bc10 	b.w	8007482 <USB_EPStartXfer+0x16e2>
 8006c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d10c      	bne.n	8006c84 <USB_EPStartXfer+0xee4>
 8006c6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c6e:	881b      	ldrh	r3, [r3, #0]
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c80:	801a      	strh	r2, [r3, #0]
 8006c82:	e3fe      	b.n	8007482 <USB_EPStartXfer+0x16e2>
 8006c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c88:	085b      	lsrs	r3, r3, #1
 8006c8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d004      	beq.n	8006ca4 <USB_EPStartXfer+0xf04>
 8006c9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ca4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	029b      	lsls	r3, r3, #10
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cbe:	801a      	strh	r2, [r3, #0]
 8006cc0:	e3df      	b.n	8007482 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006cc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	78db      	ldrb	r3, [r3, #3]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	f040 8218 	bne.w	8007104 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006cd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	785b      	ldrb	r3, [r3, #1]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f040 809d 	bne.w	8006e20 <USB_EPStartXfer+0x1080>
 8006ce6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006cf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cf8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	461a      	mov	r2, r3
 8006d06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	011a      	lsls	r2, r3, #4
 8006d1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d22:	4413      	add	r3, r2
 8006d24:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d30:	881b      	ldrh	r3, [r3, #0]
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d38:	b29a      	uxth	r2, r3
 8006d3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d3e:	801a      	strh	r2, [r3, #0]
 8006d40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	691b      	ldr	r3, [r3, #16]
 8006d4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d4e:	d92b      	bls.n	8006da8 <USB_EPStartXfer+0x1008>
 8006d50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	095b      	lsrs	r3, r3, #5
 8006d5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	f003 031f 	and.w	r3, r3, #31
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d104      	bne.n	8006d80 <USB_EPStartXfer+0xfe0>
 8006d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d84:	881b      	ldrh	r3, [r3, #0]
 8006d86:	b29a      	uxth	r2, r3
 8006d88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	029b      	lsls	r3, r3, #10
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	4313      	orrs	r3, r2
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006da4:	801a      	strh	r2, [r3, #0]
 8006da6:	e070      	b.n	8006e8a <USB_EPStartXfer+0x10ea>
 8006da8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10c      	bne.n	8006dd2 <USB_EPStartXfer+0x1032>
 8006db8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006dbc:	881b      	ldrh	r3, [r3, #0]
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006dce:	801a      	strh	r2, [r3, #0]
 8006dd0:	e05b      	b.n	8006e8a <USB_EPStartXfer+0x10ea>
 8006dd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	085b      	lsrs	r3, r3, #1
 8006de0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006de4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006de8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d004      	beq.n	8006e02 <USB_EPStartXfer+0x1062>
 8006df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e06:	881b      	ldrh	r3, [r3, #0]
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	029b      	lsls	r3, r3, #10
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	4313      	orrs	r3, r2
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e1c:	801a      	strh	r2, [r3, #0]
 8006e1e:	e034      	b.n	8006e8a <USB_EPStartXfer+0x10ea>
 8006e20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	785b      	ldrb	r3, [r3, #1]
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d12c      	bne.n	8006e8a <USB_EPStartXfer+0x10ea>
 8006e30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006e54:	4413      	add	r3, r2
 8006e56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	011a      	lsls	r2, r3, #4
 8006e68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006e88:	801a      	strh	r2, [r3, #0]
 8006e8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006e98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	785b      	ldrb	r3, [r3, #1]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f040 809d 	bne.w	8006fe4 <USB_EPStartXfer+0x1244>
 8006eaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006eb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ebc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	461a      	mov	r2, r3
 8006eca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ece:	4413      	add	r3, r2
 8006ed0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ed4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ed8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	011a      	lsls	r2, r3, #4
 8006ee2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006eec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ef4:	881b      	ldrh	r3, [r3, #0]
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f02:	801a      	strh	r2, [r3, #0]
 8006f04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f12:	d92b      	bls.n	8006f6c <USB_EPStartXfer+0x11cc>
 8006f14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	095b      	lsrs	r3, r3, #5
 8006f22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	f003 031f 	and.w	r3, r3, #31
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d104      	bne.n	8006f44 <USB_EPStartXfer+0x11a4>
 8006f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f48:	881b      	ldrh	r3, [r3, #0]
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	029b      	lsls	r3, r3, #10
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	4313      	orrs	r3, r2
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f68:	801a      	strh	r2, [r3, #0]
 8006f6a:	e069      	b.n	8007040 <USB_EPStartXfer+0x12a0>
 8006f6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d10c      	bne.n	8006f96 <USB_EPStartXfer+0x11f6>
 8006f7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f80:	881b      	ldrh	r3, [r3, #0]
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f92:	801a      	strh	r2, [r3, #0]
 8006f94:	e054      	b.n	8007040 <USB_EPStartXfer+0x12a0>
 8006f96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	085b      	lsrs	r3, r3, #1
 8006fa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	f003 0301 	and.w	r3, r3, #1
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d004      	beq.n	8006fc6 <USB_EPStartXfer+0x1226>
 8006fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fca:	881b      	ldrh	r3, [r3, #0]
 8006fcc:	b29a      	uxth	r2, r3
 8006fce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	029b      	lsls	r3, r3, #10
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fe0:	801a      	strh	r2, [r3, #0]
 8006fe2:	e02d      	b.n	8007040 <USB_EPStartXfer+0x12a0>
 8006fe4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fe8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d125      	bne.n	8007040 <USB_EPStartXfer+0x12a0>
 8006ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ff8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007002:	b29b      	uxth	r3, r3
 8007004:	461a      	mov	r2, r3
 8007006:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800700a:	4413      	add	r3, r2
 800700c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007010:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007014:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	011a      	lsls	r2, r3, #4
 800701e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007022:	4413      	add	r3, r2
 8007024:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007028:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800702c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007030:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	b29a      	uxth	r2, r3
 800703a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800703e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007044:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69db      	ldr	r3, [r3, #28]
 800704c:	2b00      	cmp	r3, #0
 800704e:	f000 8218 	beq.w	8007482 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007056:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007060:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4413      	add	r3, r2
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007072:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800707a:	2b00      	cmp	r3, #0
 800707c:	d005      	beq.n	800708a <USB_EPStartXfer+0x12ea>
 800707e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10d      	bne.n	80070a6 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800708a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800708e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007092:	2b00      	cmp	r3, #0
 8007094:	f040 81f5 	bne.w	8007482 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007098:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800709c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f040 81ee 	bne.w	8007482 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80070a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070cc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80070d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	441a      	add	r2, r3
 80070ea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80070ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070fe:	b29b      	uxth	r3, r3
 8007100:	8013      	strh	r3, [r2, #0]
 8007102:	e1be      	b.n	8007482 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007104:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007108:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	78db      	ldrb	r3, [r3, #3]
 8007110:	2b01      	cmp	r3, #1
 8007112:	f040 81b4 	bne.w	800747e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007116:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800711a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	699a      	ldr	r2, [r3, #24]
 8007122:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007126:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	429a      	cmp	r2, r3
 8007130:	d917      	bls.n	8007162 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8007132:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007136:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8007142:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007146:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	699a      	ldr	r2, [r3, #24]
 800714e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007152:	1ad2      	subs	r2, r2, r3
 8007154:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007158:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	619a      	str	r2, [r3, #24]
 8007160:	e00e      	b.n	8007180 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8007162:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007166:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8007172:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007176:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2200      	movs	r2, #0
 800717e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007184:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	785b      	ldrb	r3, [r3, #1]
 800718c:	2b00      	cmp	r3, #0
 800718e:	f040 8085 	bne.w	800729c <USB_EPStartXfer+0x14fc>
 8007192:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007196:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	461a      	mov	r2, r3
 80071b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071b6:	4413      	add	r3, r2
 80071b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	011a      	lsls	r2, r3, #4
 80071ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071ce:	4413      	add	r3, r2
 80071d0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80071d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80071dc:	881b      	ldrh	r3, [r3, #0]
 80071de:	b29b      	uxth	r3, r3
 80071e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80071ea:	801a      	strh	r2, [r3, #0]
 80071ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80071f2:	d923      	bls.n	800723c <USB_EPStartXfer+0x149c>
 80071f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f8:	095b      	lsrs	r3, r3, #5
 80071fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80071fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007202:	f003 031f 	and.w	r3, r3, #31
 8007206:	2b00      	cmp	r3, #0
 8007208:	d104      	bne.n	8007214 <USB_EPStartXfer+0x1474>
 800720a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800720e:	3b01      	subs	r3, #1
 8007210:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007214:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007218:	881b      	ldrh	r3, [r3, #0]
 800721a:	b29a      	uxth	r2, r3
 800721c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007220:	b29b      	uxth	r3, r3
 8007222:	029b      	lsls	r3, r3, #10
 8007224:	b29b      	uxth	r3, r3
 8007226:	4313      	orrs	r3, r2
 8007228:	b29b      	uxth	r3, r3
 800722a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800722e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007232:	b29a      	uxth	r2, r3
 8007234:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007238:	801a      	strh	r2, [r3, #0]
 800723a:	e060      	b.n	80072fe <USB_EPStartXfer+0x155e>
 800723c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007240:	2b00      	cmp	r3, #0
 8007242:	d10c      	bne.n	800725e <USB_EPStartXfer+0x14be>
 8007244:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007248:	881b      	ldrh	r3, [r3, #0]
 800724a:	b29b      	uxth	r3, r3
 800724c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007250:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007254:	b29a      	uxth	r2, r3
 8007256:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800725a:	801a      	strh	r2, [r3, #0]
 800725c:	e04f      	b.n	80072fe <USB_EPStartXfer+0x155e>
 800725e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007262:	085b      	lsrs	r3, r3, #1
 8007264:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726c:	f003 0301 	and.w	r3, r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	d004      	beq.n	800727e <USB_EPStartXfer+0x14de>
 8007274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007278:	3301      	adds	r3, #1
 800727a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800727e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007282:	881b      	ldrh	r3, [r3, #0]
 8007284:	b29a      	uxth	r2, r3
 8007286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800728a:	b29b      	uxth	r3, r3
 800728c:	029b      	lsls	r3, r3, #10
 800728e:	b29b      	uxth	r3, r3
 8007290:	4313      	orrs	r3, r2
 8007292:	b29a      	uxth	r2, r3
 8007294:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007298:	801a      	strh	r2, [r3, #0]
 800729a:	e030      	b.n	80072fe <USB_EPStartXfer+0x155e>
 800729c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	785b      	ldrb	r3, [r3, #1]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d128      	bne.n	80072fe <USB_EPStartXfer+0x155e>
 80072ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80072ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	461a      	mov	r2, r3
 80072cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072d0:	4413      	add	r3, r2
 80072d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80072d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	011a      	lsls	r2, r3, #4
 80072e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072e8:	4413      	add	r3, r2
 80072ea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80072ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80072f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80072fc:	801a      	strh	r2, [r3, #0]
 80072fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007302:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800730c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	785b      	ldrb	r3, [r3, #1]
 8007318:	2b00      	cmp	r3, #0
 800731a:	f040 8085 	bne.w	8007428 <USB_EPStartXfer+0x1688>
 800731e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007322:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800732c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007330:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800733a:	b29b      	uxth	r3, r3
 800733c:	461a      	mov	r2, r3
 800733e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007342:	4413      	add	r3, r2
 8007344:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007348:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800734c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	011a      	lsls	r2, r3, #4
 8007356:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800735a:	4413      	add	r3, r2
 800735c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007360:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007364:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	b29b      	uxth	r3, r3
 800736c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007370:	b29a      	uxth	r2, r3
 8007372:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007376:	801a      	strh	r2, [r3, #0]
 8007378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737c:	2b3e      	cmp	r3, #62	@ 0x3e
 800737e:	d923      	bls.n	80073c8 <USB_EPStartXfer+0x1628>
 8007380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007384:	095b      	lsrs	r3, r3, #5
 8007386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800738a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800738e:	f003 031f 	and.w	r3, r3, #31
 8007392:	2b00      	cmp	r3, #0
 8007394:	d104      	bne.n	80073a0 <USB_EPStartXfer+0x1600>
 8007396:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800739a:	3b01      	subs	r3, #1
 800739c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80073a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80073a4:	881b      	ldrh	r3, [r3, #0]
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	029b      	lsls	r3, r3, #10
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	4313      	orrs	r3, r2
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073be:	b29a      	uxth	r2, r3
 80073c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80073c4:	801a      	strh	r2, [r3, #0]
 80073c6:	e05c      	b.n	8007482 <USB_EPStartXfer+0x16e2>
 80073c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d10c      	bne.n	80073ea <USB_EPStartXfer+0x164a>
 80073d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80073d4:	881b      	ldrh	r3, [r3, #0]
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073e0:	b29a      	uxth	r2, r3
 80073e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80073e6:	801a      	strh	r2, [r3, #0]
 80073e8:	e04b      	b.n	8007482 <USB_EPStartXfer+0x16e2>
 80073ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ee:	085b      	lsrs	r3, r3, #1
 80073f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80073f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f8:	f003 0301 	and.w	r3, r3, #1
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d004      	beq.n	800740a <USB_EPStartXfer+0x166a>
 8007400:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007404:	3301      	adds	r3, #1
 8007406:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800740a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	b29a      	uxth	r2, r3
 8007412:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007416:	b29b      	uxth	r3, r3
 8007418:	029b      	lsls	r3, r3, #10
 800741a:	b29b      	uxth	r3, r3
 800741c:	4313      	orrs	r3, r2
 800741e:	b29a      	uxth	r2, r3
 8007420:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007424:	801a      	strh	r2, [r3, #0]
 8007426:	e02c      	b.n	8007482 <USB_EPStartXfer+0x16e2>
 8007428:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800742c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	785b      	ldrb	r3, [r3, #1]
 8007434:	2b01      	cmp	r3, #1
 8007436:	d124      	bne.n	8007482 <USB_EPStartXfer+0x16e2>
 8007438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800743c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007446:	b29b      	uxth	r3, r3
 8007448:	461a      	mov	r2, r3
 800744a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800744e:	4413      	add	r3, r2
 8007450:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007454:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007458:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	011a      	lsls	r2, r3, #4
 8007462:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007466:	4413      	add	r3, r2
 8007468:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800746c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007474:	b29a      	uxth	r2, r3
 8007476:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e001      	b.n	8007482 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e03a      	b.n	80074f8 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007486:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007490:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	4413      	add	r3, r2
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	b29b      	uxth	r3, r3
 80074a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80074ac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80074b0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80074b4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80074b8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80074bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80074c0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80074c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	441a      	add	r2, r3
 80074de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80074e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007502:	b480      	push	{r7}
 8007504:	b085      	sub	sp, #20
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
 800750a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	785b      	ldrb	r3, [r3, #1]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d020      	beq.n	8007556 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	4413      	add	r3, r2
 800751e:	881b      	ldrh	r3, [r3, #0]
 8007520:	b29b      	uxth	r3, r3
 8007522:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007526:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800752a:	81bb      	strh	r3, [r7, #12]
 800752c:	89bb      	ldrh	r3, [r7, #12]
 800752e:	f083 0310 	eor.w	r3, r3, #16
 8007532:	81bb      	strh	r3, [r7, #12]
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	441a      	add	r2, r3
 800753e:	89bb      	ldrh	r3, [r7, #12]
 8007540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007548:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800754c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007550:	b29b      	uxth	r3, r3
 8007552:	8013      	strh	r3, [r2, #0]
 8007554:	e01f      	b.n	8007596 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	4413      	add	r3, r2
 8007560:	881b      	ldrh	r3, [r3, #0]
 8007562:	b29b      	uxth	r3, r3
 8007564:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800756c:	81fb      	strh	r3, [r7, #14]
 800756e:	89fb      	ldrh	r3, [r7, #14]
 8007570:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007574:	81fb      	strh	r3, [r7, #14]
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	441a      	add	r2, r3
 8007580:	89fb      	ldrh	r3, [r7, #14]
 8007582:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007586:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800758a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800758e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007592:	b29b      	uxth	r3, r3
 8007594:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3714      	adds	r7, #20
 800759c:	46bd      	mov	sp, r7
 800759e:	bc80      	pop	{r7}
 80075a0:	4770      	bx	lr

080075a2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80075a2:	b480      	push	{r7}
 80075a4:	b087      	sub	sp, #28
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
 80075aa:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	7b1b      	ldrb	r3, [r3, #12]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f040 809d 	bne.w	80076f0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	785b      	ldrb	r3, [r3, #1]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d04c      	beq.n	8007658 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	4413      	add	r3, r2
 80075c8:	881b      	ldrh	r3, [r3, #0]
 80075ca:	823b      	strh	r3, [r7, #16]
 80075cc:	8a3b      	ldrh	r3, [r7, #16]
 80075ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d01b      	beq.n	800760e <USB_EPClearStall+0x6c>
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075ec:	81fb      	strh	r3, [r7, #14]
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	441a      	add	r2, r3
 80075f8:	89fb      	ldrh	r3, [r7, #14]
 80075fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007606:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800760a:	b29b      	uxth	r3, r3
 800760c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	78db      	ldrb	r3, [r3, #3]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d06c      	beq.n	80076f0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	009b      	lsls	r3, r3, #2
 800761e:	4413      	add	r3, r2
 8007620:	881b      	ldrh	r3, [r3, #0]
 8007622:	b29b      	uxth	r3, r3
 8007624:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007628:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800762c:	81bb      	strh	r3, [r7, #12]
 800762e:	89bb      	ldrh	r3, [r7, #12]
 8007630:	f083 0320 	eor.w	r3, r3, #32
 8007634:	81bb      	strh	r3, [r7, #12]
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	441a      	add	r2, r3
 8007640:	89bb      	ldrh	r3, [r7, #12]
 8007642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800764a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800764e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007652:	b29b      	uxth	r3, r3
 8007654:	8013      	strh	r3, [r2, #0]
 8007656:	e04b      	b.n	80076f0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	4413      	add	r3, r2
 8007662:	881b      	ldrh	r3, [r3, #0]
 8007664:	82fb      	strh	r3, [r7, #22]
 8007666:	8afb      	ldrh	r3, [r7, #22]
 8007668:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d01b      	beq.n	80076a8 <USB_EPClearStall+0x106>
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	881b      	ldrh	r3, [r3, #0]
 800767c:	b29b      	uxth	r3, r3
 800767e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007686:	82bb      	strh	r3, [r7, #20]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	441a      	add	r2, r3
 8007692:	8abb      	ldrh	r3, [r7, #20]
 8007694:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007698:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800769c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80076a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4413      	add	r3, r2
 80076b2:	881b      	ldrh	r3, [r3, #0]
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	827b      	strh	r3, [r7, #18]
 80076c0:	8a7b      	ldrh	r3, [r7, #18]
 80076c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80076c6:	827b      	strh	r3, [r7, #18]
 80076c8:	8a7b      	ldrh	r3, [r7, #18]
 80076ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80076ce:	827b      	strh	r3, [r7, #18]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	441a      	add	r2, r3
 80076da:	8a7b      	ldrh	r3, [r7, #18]
 80076dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	371c      	adds	r7, #28
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bc80      	pop	{r7}
 80076fa:	4770      	bx	lr

080076fc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	460b      	mov	r3, r1
 8007706:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007708:	78fb      	ldrb	r3, [r7, #3]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d103      	bne.n	8007716 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2280      	movs	r2, #128	@ 0x80
 8007712:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	370c      	adds	r7, #12
 800771c:	46bd      	mov	sp, r7
 800771e:	bc80      	pop	{r7}
 8007720:	4770      	bx	lr

08007722 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007722:	b480      	push	{r7}
 8007724:	b083      	sub	sp, #12
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	bc80      	pop	{r7}
 8007734:	4770      	bx	lr

08007736 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007736:	b480      	push	{r7}
 8007738:	b083      	sub	sp, #12
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	bc80      	pop	{r7}
 8007748:	4770      	bx	lr

0800774a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800774a:	b480      	push	{r7}
 800774c:	b085      	sub	sp, #20
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007758:	b29b      	uxth	r3, r3
 800775a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800775c:	68fb      	ldr	r3, [r7, #12]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	bc80      	pop	{r7}
 8007766:	4770      	bx	lr

08007768 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	bc80      	pop	{r7}
 800777c:	4770      	bx	lr

0800777e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800777e:	b480      	push	{r7}
 8007780:	b08b      	sub	sp, #44	@ 0x2c
 8007782:	af00      	add	r7, sp, #0
 8007784:	60f8      	str	r0, [r7, #12]
 8007786:	60b9      	str	r1, [r7, #8]
 8007788:	4611      	mov	r1, r2
 800778a:	461a      	mov	r2, r3
 800778c:	460b      	mov	r3, r1
 800778e:	80fb      	strh	r3, [r7, #6]
 8007790:	4613      	mov	r3, r2
 8007792:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007794:	88bb      	ldrh	r3, [r7, #4]
 8007796:	3301      	adds	r3, #1
 8007798:	085b      	lsrs	r3, r3, #1
 800779a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80077a4:	88fb      	ldrh	r3, [r7, #6]
 80077a6:	005a      	lsls	r2, r3, #1
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	4413      	add	r3, r2
 80077ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077b0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80077b6:	e01e      	b.n	80077f6 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	3301      	adds	r3, #1
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	021b      	lsls	r3, r3, #8
 80077c6:	b21a      	sxth	r2, r3
 80077c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	b21b      	sxth	r3, r3
 80077d0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	8a7a      	ldrh	r2, [r7, #18]
 80077d6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	3302      	adds	r3, #2
 80077dc:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	3302      	adds	r3, #2
 80077e2:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	3301      	adds	r3, #1
 80077e8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	3301      	adds	r3, #1
 80077ee:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80077f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f2:	3b01      	subs	r3, #1
 80077f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1dd      	bne.n	80077b8 <USB_WritePMA+0x3a>
  }
}
 80077fc:	bf00      	nop
 80077fe:	bf00      	nop
 8007800:	372c      	adds	r7, #44	@ 0x2c
 8007802:	46bd      	mov	sp, r7
 8007804:	bc80      	pop	{r7}
 8007806:	4770      	bx	lr

08007808 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007808:	b480      	push	{r7}
 800780a:	b08b      	sub	sp, #44	@ 0x2c
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	4611      	mov	r1, r2
 8007814:	461a      	mov	r2, r3
 8007816:	460b      	mov	r3, r1
 8007818:	80fb      	strh	r3, [r7, #6]
 800781a:	4613      	mov	r3, r2
 800781c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800781e:	88bb      	ldrh	r3, [r7, #4]
 8007820:	085b      	lsrs	r3, r3, #1
 8007822:	b29b      	uxth	r3, r3
 8007824:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800782e:	88fb      	ldrh	r3, [r7, #6]
 8007830:	005a      	lsls	r2, r3, #1
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	4413      	add	r3, r2
 8007836:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800783a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007840:	e01b      	b.n	800787a <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	881b      	ldrh	r3, [r3, #0]
 8007846:	b29b      	uxth	r3, r3
 8007848:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	3302      	adds	r3, #2
 800784e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	b2da      	uxtb	r2, r3
 8007854:	69fb      	ldr	r3, [r7, #28]
 8007856:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	3301      	adds	r3, #1
 800785c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	0a1b      	lsrs	r3, r3, #8
 8007862:	b2da      	uxtb	r2, r3
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	3301      	adds	r3, #1
 800786c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800786e:	6a3b      	ldr	r3, [r7, #32]
 8007870:	3302      	adds	r3, #2
 8007872:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8007874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007876:	3b01      	subs	r3, #1
 8007878:	627b      	str	r3, [r7, #36]	@ 0x24
 800787a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e0      	bne.n	8007842 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007880:	88bb      	ldrh	r3, [r7, #4]
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	b29b      	uxth	r3, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	d007      	beq.n	800789c <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800788c:	6a3b      	ldr	r3, [r7, #32]
 800788e:	881b      	ldrh	r3, [r3, #0]
 8007890:	b29b      	uxth	r3, r3
 8007892:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	b2da      	uxtb	r2, r3
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	701a      	strb	r2, [r3, #0]
  }
}
 800789c:	bf00      	nop
 800789e:	372c      	adds	r7, #44	@ 0x2c
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bc80      	pop	{r7}
 80078a4:	4770      	bx	lr

080078a6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b084      	sub	sp, #16
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	460b      	mov	r3, r1
 80078b0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	7c1b      	ldrb	r3, [r3, #16]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d115      	bne.n	80078ea <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078c2:	2202      	movs	r2, #2
 80078c4:	2181      	movs	r1, #129	@ 0x81
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f001 fe2b 	bl	8009522 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078d6:	2202      	movs	r2, #2
 80078d8:	2101      	movs	r1, #1
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f001 fe21 	bl	8009522 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 80078e8:	e012      	b.n	8007910 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078ea:	2340      	movs	r3, #64	@ 0x40
 80078ec:	2202      	movs	r2, #2
 80078ee:	2181      	movs	r1, #129	@ 0x81
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f001 fe16 	bl	8009522 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078fc:	2340      	movs	r3, #64	@ 0x40
 80078fe:	2202      	movs	r2, #2
 8007900:	2101      	movs	r1, #1
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f001 fe0d 	bl	8009522 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007910:	2308      	movs	r3, #8
 8007912:	2203      	movs	r2, #3
 8007914:	2182      	movs	r1, #130	@ 0x82
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f001 fe03 	bl	8009522 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007922:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007926:	f001 ff23 	bl	8009770 <USBD_static_malloc>
 800792a:	4602      	mov	r2, r0
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007938:	2b00      	cmp	r3, #0
 800793a:	d102      	bne.n	8007942 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800793c:	2301      	movs	r3, #1
 800793e:	73fb      	strb	r3, [r7, #15]
 8007940:	e026      	b.n	8007990 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007948:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	2200      	movs	r2, #0
 8007958:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	2200      	movs	r2, #0
 8007960:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	7c1b      	ldrb	r3, [r3, #16]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d109      	bne.n	8007980 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007972:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007976:	2101      	movs	r1, #1
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f001 fec3 	bl	8009704 <USBD_LL_PrepareReceive>
 800797e:	e007      	b.n	8007990 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007986:	2340      	movs	r3, #64	@ 0x40
 8007988:	2101      	movs	r1, #1
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f001 feba 	bl	8009704 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007990:	7bfb      	ldrb	r3, [r7, #15]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b084      	sub	sp, #16
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
 80079a2:	460b      	mov	r3, r1
 80079a4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80079a6:	2300      	movs	r3, #0
 80079a8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80079aa:	2181      	movs	r1, #129	@ 0x81
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f001 fdde 	bl	800956e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80079b8:	2101      	movs	r1, #1
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f001 fdd7 	bl	800956e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80079c8:	2182      	movs	r1, #130	@ 0x82
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f001 fdcf 	bl	800956e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00e      	beq.n	80079fe <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079f0:	4618      	mov	r0, r3
 80079f2:	f001 fec9 	bl	8009788 <USBD_static_free>
    pdev->pClassData = NULL;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a18:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d039      	beq.n	8007aa6 <USBD_CDC_Setup+0x9e>
 8007a32:	2b20      	cmp	r3, #32
 8007a34:	d17f      	bne.n	8007b36 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	88db      	ldrh	r3, [r3, #6]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d029      	beq.n	8007a92 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	b25b      	sxtb	r3, r3
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	da11      	bge.n	8007a6c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007a54:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	88d2      	ldrh	r2, [r2, #6]
 8007a5a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a5c:	6939      	ldr	r1, [r7, #16]
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	88db      	ldrh	r3, [r3, #6]
 8007a62:	461a      	mov	r2, r3
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f001 f9d5 	bl	8008e14 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007a6a:	e06b      	b.n	8007b44 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	785a      	ldrb	r2, [r3, #1]
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	88db      	ldrh	r3, [r3, #6]
 8007a7a:	b2da      	uxtb	r2, r3
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a82:	6939      	ldr	r1, [r7, #16]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	88db      	ldrh	r3, [r3, #6]
 8007a88:	461a      	mov	r2, r3
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f001 f9f0 	bl	8008e70 <USBD_CtlPrepareRx>
      break;
 8007a90:	e058      	b.n	8007b44 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	7850      	ldrb	r0, [r2, #1]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	6839      	ldr	r1, [r7, #0]
 8007aa2:	4798      	blx	r3
      break;
 8007aa4:	e04e      	b.n	8007b44 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	785b      	ldrb	r3, [r3, #1]
 8007aaa:	2b0b      	cmp	r3, #11
 8007aac:	d02e      	beq.n	8007b0c <USBD_CDC_Setup+0x104>
 8007aae:	2b0b      	cmp	r3, #11
 8007ab0:	dc38      	bgt.n	8007b24 <USBD_CDC_Setup+0x11c>
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d002      	beq.n	8007abc <USBD_CDC_Setup+0xb4>
 8007ab6:	2b0a      	cmp	r3, #10
 8007ab8:	d014      	beq.n	8007ae4 <USBD_CDC_Setup+0xdc>
 8007aba:	e033      	b.n	8007b24 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ac2:	2b03      	cmp	r3, #3
 8007ac4:	d107      	bne.n	8007ad6 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007ac6:	f107 030c 	add.w	r3, r7, #12
 8007aca:	2202      	movs	r2, #2
 8007acc:	4619      	mov	r1, r3
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f001 f9a0 	bl	8008e14 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ad4:	e02e      	b.n	8007b34 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007ad6:	6839      	ldr	r1, [r7, #0]
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f001 f931 	bl	8008d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ade:	2302      	movs	r3, #2
 8007ae0:	75fb      	strb	r3, [r7, #23]
          break;
 8007ae2:	e027      	b.n	8007b34 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d107      	bne.n	8007afe <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007aee:	f107 030f 	add.w	r3, r7, #15
 8007af2:	2201      	movs	r2, #1
 8007af4:	4619      	mov	r1, r3
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f001 f98c 	bl	8008e14 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007afc:	e01a      	b.n	8007b34 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007afe:	6839      	ldr	r1, [r7, #0]
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f001 f91d 	bl	8008d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b06:	2302      	movs	r3, #2
 8007b08:	75fb      	strb	r3, [r7, #23]
          break;
 8007b0a:	e013      	b.n	8007b34 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b12:	2b03      	cmp	r3, #3
 8007b14:	d00d      	beq.n	8007b32 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007b16:	6839      	ldr	r1, [r7, #0]
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f001 f911 	bl	8008d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b1e:	2302      	movs	r3, #2
 8007b20:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b22:	e006      	b.n	8007b32 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f001 f90a 	bl	8008d40 <USBD_CtlError>
          ret = USBD_FAIL;
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	75fb      	strb	r3, [r7, #23]
          break;
 8007b30:	e000      	b.n	8007b34 <USBD_CDC_Setup+0x12c>
          break;
 8007b32:	bf00      	nop
      }
      break;
 8007b34:	e006      	b.n	8007b44 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007b36:	6839      	ldr	r1, [r7, #0]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f001 f901 	bl	8008d40 <USBD_CtlError>
      ret = USBD_FAIL;
 8007b3e:	2302      	movs	r3, #2
 8007b40:	75fb      	strb	r3, [r7, #23]
      break;
 8007b42:	bf00      	nop
  }

  return ret;
 8007b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3718      	adds	r7, #24
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b084      	sub	sp, #16
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
 8007b56:	460b      	mov	r3, r1
 8007b58:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b60:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007b68:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d03a      	beq.n	8007bea <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007b74:	78fa      	ldrb	r2, [r7, #3]
 8007b76:	6879      	ldr	r1, [r7, #4]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	4413      	add	r3, r2
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	440b      	add	r3, r1
 8007b82:	331c      	adds	r3, #28
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d029      	beq.n	8007bde <USBD_CDC_DataIn+0x90>
 8007b8a:	78fa      	ldrb	r2, [r7, #3]
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	4413      	add	r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	440b      	add	r3, r1
 8007b98:	331c      	adds	r3, #28
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	78f9      	ldrb	r1, [r7, #3]
 8007b9e:	68b8      	ldr	r0, [r7, #8]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	440b      	add	r3, r1
 8007ba6:	00db      	lsls	r3, r3, #3
 8007ba8:	4403      	add	r3, r0
 8007baa:	3338      	adds	r3, #56	@ 0x38
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	fbb2 f1f3 	udiv	r1, r2, r3
 8007bb2:	fb01 f303 	mul.w	r3, r1, r3
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d110      	bne.n	8007bde <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007bbc:	78fa      	ldrb	r2, [r7, #3]
 8007bbe:	6879      	ldr	r1, [r7, #4]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4413      	add	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	440b      	add	r3, r1
 8007bca:	331c      	adds	r3, #28
 8007bcc:	2200      	movs	r2, #0
 8007bce:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007bd0:	78f9      	ldrb	r1, [r7, #3]
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f001 fd71 	bl	80096be <USBD_LL_Transmit>
 8007bdc:	e003      	b.n	8007be6 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	e000      	b.n	8007bec <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007bea:	2302      	movs	r3, #2
  }
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c06:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007c08:	78fb      	ldrb	r3, [r7, #3]
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f001 fd9c 	bl	800974a <USBD_LL_GetRxDataSize>
 8007c12:	4602      	mov	r2, r0
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00d      	beq.n	8007c40 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007c38:	4611      	mov	r1, r2
 8007c3a:	4798      	blx	r3

    return USBD_OK;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	e000      	b.n	8007c42 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007c40:	2302      	movs	r3, #2
  }
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c58:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d014      	beq.n	8007c8e <USBD_CDC_EP0_RxReady+0x44>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007c6a:	2bff      	cmp	r3, #255	@ 0xff
 8007c6c:	d00f      	beq.n	8007c8e <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007c7c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c84:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	22ff      	movs	r2, #255	@ 0xff
 8007c8a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3710      	adds	r7, #16
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2243      	movs	r2, #67	@ 0x43
 8007ca4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007ca6:	4b03      	ldr	r3, [pc, #12]	@ (8007cb4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bc80      	pop	{r7}
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	20000094 	.word	0x20000094

08007cb8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2243      	movs	r2, #67	@ 0x43
 8007cc4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007cc6:	4b03      	ldr	r3, [pc, #12]	@ (8007cd4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bc80      	pop	{r7}
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	20000050 	.word	0x20000050

08007cd8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2243      	movs	r2, #67	@ 0x43
 8007ce4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007ce6:	4b03      	ldr	r3, [pc, #12]	@ (8007cf4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	200000d8 	.word	0x200000d8

08007cf8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	220a      	movs	r2, #10
 8007d04:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007d06:	4b03      	ldr	r3, [pc, #12]	@ (8007d14 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bc80      	pop	{r7}
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	2000000c 	.word	0x2000000c

08007d18 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007d22:	2302      	movs	r3, #2
 8007d24:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d005      	beq.n	8007d38 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	683a      	ldr	r2, [r7, #0]
 8007d30:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3714      	adds	r7, #20
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bc80      	pop	{r7}
 8007d42:	4770      	bx	lr

08007d44 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b087      	sub	sp, #28
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	4613      	mov	r3, r2
 8007d50:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d58:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007d62:	88fa      	ldrh	r2, [r7, #6]
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	371c      	adds	r7, #28
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bc80      	pop	{r7}
 8007d74:	4770      	bx	lr

08007d76 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007d76:	b480      	push	{r7}
 8007d78:	b085      	sub	sp, #20
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	6078      	str	r0, [r7, #4]
 8007d7e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d86:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bc80      	pop	{r7}
 8007d9a:	4770      	bx	lr

08007d9c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d017      	beq.n	8007de6 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	7c1b      	ldrb	r3, [r3, #16]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d109      	bne.n	8007dd2 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007dc8:	2101      	movs	r1, #1
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f001 fc9a 	bl	8009704 <USBD_LL_PrepareReceive>
 8007dd0:	e007      	b.n	8007de2 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dd8:	2340      	movs	r3, #64	@ 0x40
 8007dda:	2101      	movs	r1, #1
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f001 fc91 	bl	8009704 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007de2:	2300      	movs	r3, #0
 8007de4:	e000      	b.n	8007de8 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007de6:	2302      	movs	r3, #2
  }
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3710      	adds	r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d101      	bne.n	8007e08 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007e04:	2302      	movs	r3, #2
 8007e06:	e01a      	b.n	8007e3e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d003      	beq.n	8007e28 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	79fa      	ldrb	r2, [r7, #7]
 8007e34:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f001 fafe 	bl	8009438 <USBD_LL_Init>

  return USBD_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3710      	adds	r7, #16
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b085      	sub	sp, #20
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
 8007e4e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d006      	beq.n	8007e68 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	683a      	ldr	r2, [r7, #0]
 8007e5e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007e62:	2300      	movs	r3, #0
 8007e64:	73fb      	strb	r3, [r7, #15]
 8007e66:	e001      	b.n	8007e6c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007e68:	2302      	movs	r3, #2
 8007e6a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bc80      	pop	{r7}
 8007e76:	4770      	bx	lr

08007e78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f001 fb33 	bl	80094ec <USBD_LL_Start>

  return USBD_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b083      	sub	sp, #12
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bc80      	pop	{r7}
 8007ea2:	4770      	bx	lr

08007ea4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	460b      	mov	r3, r1
 8007eae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d00c      	beq.n	8007ed8 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	78fa      	ldrb	r2, [r7, #3]
 8007ec8:	4611      	mov	r1, r2
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	4798      	blx	r3
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d101      	bne.n	8007ed8 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b082      	sub	sp, #8
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	460b      	mov	r3, r1
 8007eec:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	78fa      	ldrb	r2, [r7, #3]
 8007ef8:	4611      	mov	r1, r2
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	4798      	blx	r3

  return USBD_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007f18:	6839      	ldr	r1, [r7, #0]
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f000 fed7 	bl	8008cce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007f2e:	461a      	mov	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007f3c:	f003 031f 	and.w	r3, r3, #31
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d016      	beq.n	8007f72 <USBD_LL_SetupStage+0x6a>
 8007f44:	2b02      	cmp	r3, #2
 8007f46:	d81c      	bhi.n	8007f82 <USBD_LL_SetupStage+0x7a>
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d002      	beq.n	8007f52 <USBD_LL_SetupStage+0x4a>
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d008      	beq.n	8007f62 <USBD_LL_SetupStage+0x5a>
 8007f50:	e017      	b.n	8007f82 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007f58:	4619      	mov	r1, r3
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f9ca 	bl	80082f4 <USBD_StdDevReq>
      break;
 8007f60:	e01a      	b.n	8007f98 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007f68:	4619      	mov	r1, r3
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fa2c 	bl	80083c8 <USBD_StdItfReq>
      break;
 8007f70:	e012      	b.n	8007f98 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007f78:	4619      	mov	r1, r3
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 fa6c 	bl	8008458 <USBD_StdEPReq>
      break;
 8007f80:	e00a      	b.n	8007f98 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007f88:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	4619      	mov	r1, r3
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f001 fb0b 	bl	80095ac <USBD_LL_StallEP>
      break;
 8007f96:	bf00      	nop
  }

  return USBD_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3708      	adds	r7, #8
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b086      	sub	sp, #24
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	60f8      	str	r0, [r7, #12]
 8007faa:	460b      	mov	r3, r1
 8007fac:	607a      	str	r2, [r7, #4]
 8007fae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007fb0:	7afb      	ldrb	r3, [r7, #11]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d14b      	bne.n	800804e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007fbc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007fc4:	2b03      	cmp	r3, #3
 8007fc6:	d134      	bne.n	8008032 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	68da      	ldr	r2, [r3, #12]
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d919      	bls.n	8008008 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	68da      	ldr	r2, [r3, #12]
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	1ad2      	subs	r2, r2, r3
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	68da      	ldr	r2, [r3, #12]
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d203      	bcs.n	8007ff6 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	e002      	b.n	8007ffc <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	6879      	ldr	r1, [r7, #4]
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f000 ff53 	bl	8008eac <USBD_CtlContinueRx>
 8008006:	e038      	b.n	800807a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d00a      	beq.n	800802a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800801a:	2b03      	cmp	r3, #3
 800801c:	d105      	bne.n	800802a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800802a:	68f8      	ldr	r0, [r7, #12]
 800802c:	f000 ff50 	bl	8008ed0 <USBD_CtlSendStatus>
 8008030:	e023      	b.n	800807a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008038:	2b05      	cmp	r3, #5
 800803a:	d11e      	bne.n	800807a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008044:	2100      	movs	r1, #0
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f001 fab0 	bl	80095ac <USBD_LL_StallEP>
 800804c:	e015      	b.n	800807a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00d      	beq.n	8008076 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008060:	2b03      	cmp	r3, #3
 8008062:	d108      	bne.n	8008076 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	7afa      	ldrb	r2, [r7, #11]
 800806e:	4611      	mov	r1, r2
 8008070:	68f8      	ldr	r0, [r7, #12]
 8008072:	4798      	blx	r3
 8008074:	e001      	b.n	800807a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008076:	2302      	movs	r3, #2
 8008078:	e000      	b.n	800807c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	3718      	adds	r7, #24
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b086      	sub	sp, #24
 8008088:	af00      	add	r7, sp, #0
 800808a:	60f8      	str	r0, [r7, #12]
 800808c:	460b      	mov	r3, r1
 800808e:	607a      	str	r2, [r7, #4]
 8008090:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008092:	7afb      	ldrb	r3, [r7, #11]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d17f      	bne.n	8008198 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	3314      	adds	r3, #20
 800809c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d15c      	bne.n	8008162 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	68da      	ldr	r2, [r3, #12]
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d915      	bls.n	80080e0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	68da      	ldr	r2, [r3, #12]
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	691b      	ldr	r3, [r3, #16]
 80080bc:	1ad2      	subs	r2, r2, r3
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	461a      	mov	r2, r3
 80080ca:	6879      	ldr	r1, [r7, #4]
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f000 febd 	bl	8008e4c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80080d2:	2300      	movs	r3, #0
 80080d4:	2200      	movs	r2, #0
 80080d6:	2100      	movs	r1, #0
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f001 fb13 	bl	8009704 <USBD_LL_PrepareReceive>
 80080de:	e04e      	b.n	800817e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	6912      	ldr	r2, [r2, #16]
 80080e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80080ec:	fb01 f202 	mul.w	r2, r1, r2
 80080f0:	1a9b      	subs	r3, r3, r2
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d11c      	bne.n	8008130 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	689a      	ldr	r2, [r3, #8]
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80080fe:	429a      	cmp	r2, r3
 8008100:	d316      	bcc.n	8008130 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	689a      	ldr	r2, [r3, #8]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800810c:	429a      	cmp	r2, r3
 800810e:	d20f      	bcs.n	8008130 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008110:	2200      	movs	r2, #0
 8008112:	2100      	movs	r1, #0
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f000 fe99 	bl	8008e4c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008122:	2300      	movs	r3, #0
 8008124:	2200      	movs	r2, #0
 8008126:	2100      	movs	r1, #0
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f001 faeb 	bl	8009704 <USBD_LL_PrepareReceive>
 800812e:	e026      	b.n	800817e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00a      	beq.n	8008152 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008142:	2b03      	cmp	r3, #3
 8008144:	d105      	bne.n	8008152 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008152:	2180      	movs	r1, #128	@ 0x80
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f001 fa29 	bl	80095ac <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800815a:	68f8      	ldr	r0, [r7, #12]
 800815c:	f000 fecb 	bl	8008ef6 <USBD_CtlReceiveStatus>
 8008160:	e00d      	b.n	800817e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008168:	2b04      	cmp	r3, #4
 800816a:	d004      	beq.n	8008176 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008172:	2b00      	cmp	r3, #0
 8008174:	d103      	bne.n	800817e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008176:	2180      	movs	r1, #128	@ 0x80
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f001 fa17 	bl	80095ac <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008184:	2b01      	cmp	r3, #1
 8008186:	d11d      	bne.n	80081c4 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	f7ff fe81 	bl	8007e90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008196:	e015      	b.n	80081c4 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800819e:	695b      	ldr	r3, [r3, #20]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d00d      	beq.n	80081c0 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80081aa:	2b03      	cmp	r3, #3
 80081ac:	d108      	bne.n	80081c0 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081b4:	695b      	ldr	r3, [r3, #20]
 80081b6:	7afa      	ldrb	r2, [r7, #11]
 80081b8:	4611      	mov	r1, r2
 80081ba:	68f8      	ldr	r0, [r7, #12]
 80081bc:	4798      	blx	r3
 80081be:	e001      	b.n	80081c4 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081c0:	2302      	movs	r3, #2
 80081c2:	e000      	b.n	80081c6 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b082      	sub	sp, #8
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081d6:	2340      	movs	r3, #64	@ 0x40
 80081d8:	2200      	movs	r2, #0
 80081da:	2100      	movs	r1, #0
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f001 f9a0 	bl	8009522 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2240      	movs	r2, #64	@ 0x40
 80081ee:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081f2:	2340      	movs	r3, #64	@ 0x40
 80081f4:	2200      	movs	r2, #0
 80081f6:	2180      	movs	r1, #128	@ 0x80
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f001 f992 	bl	8009522 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2201      	movs	r2, #1
 8008202:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2240      	movs	r2, #64	@ 0x40
 8008208:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800822e:	2b00      	cmp	r3, #0
 8008230:	d009      	beq.n	8008246 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	6852      	ldr	r2, [r2, #4]
 800823e:	b2d2      	uxtb	r2, r2
 8008240:	4611      	mov	r1, r2
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	4798      	blx	r3
  }

  return USBD_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3708      	adds	r7, #8
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	460b      	mov	r3, r1
 800825a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	78fa      	ldrb	r2, [r7, #3]
 8008260:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	bc80      	pop	{r7}
 800826c:	4770      	bx	lr

0800826e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800826e:	b480      	push	{r7}
 8008270:	b083      	sub	sp, #12
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2204      	movs	r2, #4
 8008286:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	bc80      	pop	{r7}
 8008294:	4770      	bx	lr

08008296 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008296:	b480      	push	{r7}
 8008298:	b083      	sub	sp, #12
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082a4:	2b04      	cmp	r3, #4
 80082a6:	d105      	bne.n	80082b4 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	370c      	adds	r7, #12
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bc80      	pop	{r7}
 80082be:	4770      	bx	lr

080082c0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b082      	sub	sp, #8
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082ce:	2b03      	cmp	r3, #3
 80082d0:	d10b      	bne.n	80082ea <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d8:	69db      	ldr	r3, [r3, #28]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082e4:	69db      	ldr	r3, [r3, #28]
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3708      	adds	r7, #8
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082fe:	2300      	movs	r3, #0
 8008300:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800830a:	2b40      	cmp	r3, #64	@ 0x40
 800830c:	d005      	beq.n	800831a <USBD_StdDevReq+0x26>
 800830e:	2b40      	cmp	r3, #64	@ 0x40
 8008310:	d84f      	bhi.n	80083b2 <USBD_StdDevReq+0xbe>
 8008312:	2b00      	cmp	r3, #0
 8008314:	d009      	beq.n	800832a <USBD_StdDevReq+0x36>
 8008316:	2b20      	cmp	r3, #32
 8008318:	d14b      	bne.n	80083b2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	6839      	ldr	r1, [r7, #0]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	4798      	blx	r3
      break;
 8008328:	e048      	b.n	80083bc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	785b      	ldrb	r3, [r3, #1]
 800832e:	2b09      	cmp	r3, #9
 8008330:	d839      	bhi.n	80083a6 <USBD_StdDevReq+0xb2>
 8008332:	a201      	add	r2, pc, #4	@ (adr r2, 8008338 <USBD_StdDevReq+0x44>)
 8008334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008338:	08008389 	.word	0x08008389
 800833c:	0800839d 	.word	0x0800839d
 8008340:	080083a7 	.word	0x080083a7
 8008344:	08008393 	.word	0x08008393
 8008348:	080083a7 	.word	0x080083a7
 800834c:	0800836b 	.word	0x0800836b
 8008350:	08008361 	.word	0x08008361
 8008354:	080083a7 	.word	0x080083a7
 8008358:	0800837f 	.word	0x0800837f
 800835c:	08008375 	.word	0x08008375
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008360:	6839      	ldr	r1, [r7, #0]
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f9dc 	bl	8008720 <USBD_GetDescriptor>
          break;
 8008368:	e022      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800836a:	6839      	ldr	r1, [r7, #0]
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 fb3f 	bl	80089f0 <USBD_SetAddress>
          break;
 8008372:	e01d      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008374:	6839      	ldr	r1, [r7, #0]
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 fb7e 	bl	8008a78 <USBD_SetConfig>
          break;
 800837c:	e018      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800837e:	6839      	ldr	r1, [r7, #0]
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fc07 	bl	8008b94 <USBD_GetConfig>
          break;
 8008386:	e013      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008388:	6839      	ldr	r1, [r7, #0]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 fc37 	bl	8008bfe <USBD_GetStatus>
          break;
 8008390:	e00e      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fc65 	bl	8008c64 <USBD_SetFeature>
          break;
 800839a:	e009      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800839c:	6839      	ldr	r1, [r7, #0]
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fc74 	bl	8008c8c <USBD_ClrFeature>
          break;
 80083a4:	e004      	b.n	80083b0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80083a6:	6839      	ldr	r1, [r7, #0]
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f000 fcc9 	bl	8008d40 <USBD_CtlError>
          break;
 80083ae:	bf00      	nop
      }
      break;
 80083b0:	e004      	b.n	80083bc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80083b2:	6839      	ldr	r1, [r7, #0]
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fcc3 	bl	8008d40 <USBD_CtlError>
      break;
 80083ba:	bf00      	nop
  }

  return ret;
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop

080083c8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083de:	2b40      	cmp	r3, #64	@ 0x40
 80083e0:	d005      	beq.n	80083ee <USBD_StdItfReq+0x26>
 80083e2:	2b40      	cmp	r3, #64	@ 0x40
 80083e4:	d82e      	bhi.n	8008444 <USBD_StdItfReq+0x7c>
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <USBD_StdItfReq+0x26>
 80083ea:	2b20      	cmp	r3, #32
 80083ec:	d12a      	bne.n	8008444 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083f4:	3b01      	subs	r3, #1
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d81d      	bhi.n	8008436 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	889b      	ldrh	r3, [r3, #4]
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	2b01      	cmp	r3, #1
 8008402:	d813      	bhi.n	800842c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	6839      	ldr	r1, [r7, #0]
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	4798      	blx	r3
 8008412:	4603      	mov	r3, r0
 8008414:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	88db      	ldrh	r3, [r3, #6]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d110      	bne.n	8008440 <USBD_StdItfReq+0x78>
 800841e:	7bfb      	ldrb	r3, [r7, #15]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d10d      	bne.n	8008440 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 fd53 	bl	8008ed0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800842a:	e009      	b.n	8008440 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800842c:	6839      	ldr	r1, [r7, #0]
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fc86 	bl	8008d40 <USBD_CtlError>
          break;
 8008434:	e004      	b.n	8008440 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008436:	6839      	ldr	r1, [r7, #0]
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 fc81 	bl	8008d40 <USBD_CtlError>
          break;
 800843e:	e000      	b.n	8008442 <USBD_StdItfReq+0x7a>
          break;
 8008440:	bf00      	nop
      }
      break;
 8008442:	e004      	b.n	800844e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008444:	6839      	ldr	r1, [r7, #0]
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fc7a 	bl	8008d40 <USBD_CtlError>
      break;
 800844c:	bf00      	nop
  }

  return USBD_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008462:	2300      	movs	r3, #0
 8008464:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	889b      	ldrh	r3, [r3, #4]
 800846a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008474:	2b40      	cmp	r3, #64	@ 0x40
 8008476:	d007      	beq.n	8008488 <USBD_StdEPReq+0x30>
 8008478:	2b40      	cmp	r3, #64	@ 0x40
 800847a:	f200 8146 	bhi.w	800870a <USBD_StdEPReq+0x2b2>
 800847e:	2b00      	cmp	r3, #0
 8008480:	d00a      	beq.n	8008498 <USBD_StdEPReq+0x40>
 8008482:	2b20      	cmp	r3, #32
 8008484:	f040 8141 	bne.w	800870a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	6839      	ldr	r1, [r7, #0]
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	4798      	blx	r3
      break;
 8008496:	e13d      	b.n	8008714 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084a0:	2b20      	cmp	r3, #32
 80084a2:	d10a      	bne.n	80084ba <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	6839      	ldr	r1, [r7, #0]
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	4798      	blx	r3
 80084b2:	4603      	mov	r3, r0
 80084b4:	73fb      	strb	r3, [r7, #15]

        return ret;
 80084b6:	7bfb      	ldrb	r3, [r7, #15]
 80084b8:	e12d      	b.n	8008716 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	785b      	ldrb	r3, [r3, #1]
 80084be:	2b03      	cmp	r3, #3
 80084c0:	d007      	beq.n	80084d2 <USBD_StdEPReq+0x7a>
 80084c2:	2b03      	cmp	r3, #3
 80084c4:	f300 811b 	bgt.w	80086fe <USBD_StdEPReq+0x2a6>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d072      	beq.n	80085b2 <USBD_StdEPReq+0x15a>
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d03a      	beq.n	8008546 <USBD_StdEPReq+0xee>
 80084d0:	e115      	b.n	80086fe <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d002      	beq.n	80084e2 <USBD_StdEPReq+0x8a>
 80084dc:	2b03      	cmp	r3, #3
 80084de:	d015      	beq.n	800850c <USBD_StdEPReq+0xb4>
 80084e0:	e02b      	b.n	800853a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80084e2:	7bbb      	ldrb	r3, [r7, #14]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00c      	beq.n	8008502 <USBD_StdEPReq+0xaa>
 80084e8:	7bbb      	ldrb	r3, [r7, #14]
 80084ea:	2b80      	cmp	r3, #128	@ 0x80
 80084ec:	d009      	beq.n	8008502 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80084ee:	7bbb      	ldrb	r3, [r7, #14]
 80084f0:	4619      	mov	r1, r3
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f001 f85a 	bl	80095ac <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80084f8:	2180      	movs	r1, #128	@ 0x80
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f001 f856 	bl	80095ac <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008500:	e020      	b.n	8008544 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008502:	6839      	ldr	r1, [r7, #0]
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 fc1b 	bl	8008d40 <USBD_CtlError>
              break;
 800850a:	e01b      	b.n	8008544 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	885b      	ldrh	r3, [r3, #2]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10e      	bne.n	8008532 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008514:	7bbb      	ldrb	r3, [r7, #14]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00b      	beq.n	8008532 <USBD_StdEPReq+0xda>
 800851a:	7bbb      	ldrb	r3, [r7, #14]
 800851c:	2b80      	cmp	r3, #128	@ 0x80
 800851e:	d008      	beq.n	8008532 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	88db      	ldrh	r3, [r3, #6]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d104      	bne.n	8008532 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008528:	7bbb      	ldrb	r3, [r7, #14]
 800852a:	4619      	mov	r1, r3
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f001 f83d 	bl	80095ac <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fccc 	bl	8008ed0 <USBD_CtlSendStatus>

              break;
 8008538:	e004      	b.n	8008544 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800853a:	6839      	ldr	r1, [r7, #0]
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 fbff 	bl	8008d40 <USBD_CtlError>
              break;
 8008542:	bf00      	nop
          }
          break;
 8008544:	e0e0      	b.n	8008708 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800854c:	2b02      	cmp	r3, #2
 800854e:	d002      	beq.n	8008556 <USBD_StdEPReq+0xfe>
 8008550:	2b03      	cmp	r3, #3
 8008552:	d015      	beq.n	8008580 <USBD_StdEPReq+0x128>
 8008554:	e026      	b.n	80085a4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008556:	7bbb      	ldrb	r3, [r7, #14]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00c      	beq.n	8008576 <USBD_StdEPReq+0x11e>
 800855c:	7bbb      	ldrb	r3, [r7, #14]
 800855e:	2b80      	cmp	r3, #128	@ 0x80
 8008560:	d009      	beq.n	8008576 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008562:	7bbb      	ldrb	r3, [r7, #14]
 8008564:	4619      	mov	r1, r3
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f001 f820 	bl	80095ac <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800856c:	2180      	movs	r1, #128	@ 0x80
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f001 f81c 	bl	80095ac <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008574:	e01c      	b.n	80085b0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008576:	6839      	ldr	r1, [r7, #0]
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 fbe1 	bl	8008d40 <USBD_CtlError>
              break;
 800857e:	e017      	b.n	80085b0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	885b      	ldrh	r3, [r3, #2]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d112      	bne.n	80085ae <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008588:	7bbb      	ldrb	r3, [r7, #14]
 800858a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800858e:	2b00      	cmp	r3, #0
 8008590:	d004      	beq.n	800859c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008592:	7bbb      	ldrb	r3, [r7, #14]
 8008594:	4619      	mov	r1, r3
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f001 f827 	bl	80095ea <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 fc97 	bl	8008ed0 <USBD_CtlSendStatus>
              }
              break;
 80085a2:	e004      	b.n	80085ae <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80085a4:	6839      	ldr	r1, [r7, #0]
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fbca 	bl	8008d40 <USBD_CtlError>
              break;
 80085ac:	e000      	b.n	80085b0 <USBD_StdEPReq+0x158>
              break;
 80085ae:	bf00      	nop
          }
          break;
 80085b0:	e0aa      	b.n	8008708 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085b8:	2b02      	cmp	r3, #2
 80085ba:	d002      	beq.n	80085c2 <USBD_StdEPReq+0x16a>
 80085bc:	2b03      	cmp	r3, #3
 80085be:	d032      	beq.n	8008626 <USBD_StdEPReq+0x1ce>
 80085c0:	e097      	b.n	80086f2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085c2:	7bbb      	ldrb	r3, [r7, #14]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d007      	beq.n	80085d8 <USBD_StdEPReq+0x180>
 80085c8:	7bbb      	ldrb	r3, [r7, #14]
 80085ca:	2b80      	cmp	r3, #128	@ 0x80
 80085cc:	d004      	beq.n	80085d8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80085ce:	6839      	ldr	r1, [r7, #0]
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 fbb5 	bl	8008d40 <USBD_CtlError>
                break;
 80085d6:	e091      	b.n	80086fc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	da0b      	bge.n	80085f8 <USBD_StdEPReq+0x1a0>
 80085e0:	7bbb      	ldrb	r3, [r7, #14]
 80085e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	3310      	adds	r3, #16
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	4413      	add	r3, r2
 80085f4:	3304      	adds	r3, #4
 80085f6:	e00b      	b.n	8008610 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085f8:	7bbb      	ldrb	r3, [r7, #14]
 80085fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085fe:	4613      	mov	r3, r2
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	4413      	add	r3, r2
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	4413      	add	r3, r2
 800860e:	3304      	adds	r3, #4
 8008610:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2200      	movs	r2, #0
 8008616:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	2202      	movs	r2, #2
 800861c:	4619      	mov	r1, r3
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fbf8 	bl	8008e14 <USBD_CtlSendData>
              break;
 8008624:	e06a      	b.n	80086fc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008626:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800862a:	2b00      	cmp	r3, #0
 800862c:	da11      	bge.n	8008652 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800862e:	7bbb      	ldrb	r3, [r7, #14]
 8008630:	f003 020f 	and.w	r2, r3, #15
 8008634:	6879      	ldr	r1, [r7, #4]
 8008636:	4613      	mov	r3, r2
 8008638:	009b      	lsls	r3, r3, #2
 800863a:	4413      	add	r3, r2
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	440b      	add	r3, r1
 8008640:	3318      	adds	r3, #24
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d117      	bne.n	8008678 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008648:	6839      	ldr	r1, [r7, #0]
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 fb78 	bl	8008d40 <USBD_CtlError>
                  break;
 8008650:	e054      	b.n	80086fc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008652:	7bbb      	ldrb	r3, [r7, #14]
 8008654:	f003 020f 	and.w	r2, r3, #15
 8008658:	6879      	ldr	r1, [r7, #4]
 800865a:	4613      	mov	r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	4413      	add	r3, r2
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	440b      	add	r3, r1
 8008664:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d104      	bne.n	8008678 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800866e:	6839      	ldr	r1, [r7, #0]
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 fb65 	bl	8008d40 <USBD_CtlError>
                  break;
 8008676:	e041      	b.n	80086fc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800867c:	2b00      	cmp	r3, #0
 800867e:	da0b      	bge.n	8008698 <USBD_StdEPReq+0x240>
 8008680:	7bbb      	ldrb	r3, [r7, #14]
 8008682:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008686:	4613      	mov	r3, r2
 8008688:	009b      	lsls	r3, r3, #2
 800868a:	4413      	add	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	3310      	adds	r3, #16
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	4413      	add	r3, r2
 8008694:	3304      	adds	r3, #4
 8008696:	e00b      	b.n	80086b0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008698:	7bbb      	ldrb	r3, [r7, #14]
 800869a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800869e:	4613      	mov	r3, r2
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	4413      	add	r3, r2
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	4413      	add	r3, r2
 80086ae:	3304      	adds	r3, #4
 80086b0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <USBD_StdEPReq+0x266>
 80086b8:	7bbb      	ldrb	r3, [r7, #14]
 80086ba:	2b80      	cmp	r3, #128	@ 0x80
 80086bc:	d103      	bne.n	80086c6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2200      	movs	r2, #0
 80086c2:	601a      	str	r2, [r3, #0]
 80086c4:	e00e      	b.n	80086e4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80086c6:	7bbb      	ldrb	r3, [r7, #14]
 80086c8:	4619      	mov	r1, r3
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 ffac 	bl	8009628 <USBD_LL_IsStallEP>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d003      	beq.n	80086de <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	2201      	movs	r2, #1
 80086da:	601a      	str	r2, [r3, #0]
 80086dc:	e002      	b.n	80086e4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	2200      	movs	r2, #0
 80086e2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	2202      	movs	r2, #2
 80086e8:	4619      	mov	r1, r3
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 fb92 	bl	8008e14 <USBD_CtlSendData>
              break;
 80086f0:	e004      	b.n	80086fc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80086f2:	6839      	ldr	r1, [r7, #0]
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fb23 	bl	8008d40 <USBD_CtlError>
              break;
 80086fa:	bf00      	nop
          }
          break;
 80086fc:	e004      	b.n	8008708 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80086fe:	6839      	ldr	r1, [r7, #0]
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 fb1d 	bl	8008d40 <USBD_CtlError>
          break;
 8008706:	bf00      	nop
      }
      break;
 8008708:	e004      	b.n	8008714 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800870a:	6839      	ldr	r1, [r7, #0]
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 fb17 	bl	8008d40 <USBD_CtlError>
      break;
 8008712:	bf00      	nop
  }

  return ret;
 8008714:	7bfb      	ldrb	r3, [r7, #15]
}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
	...

08008720 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800872a:	2300      	movs	r3, #0
 800872c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800872e:	2300      	movs	r3, #0
 8008730:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008732:	2300      	movs	r3, #0
 8008734:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	885b      	ldrh	r3, [r3, #2]
 800873a:	0a1b      	lsrs	r3, r3, #8
 800873c:	b29b      	uxth	r3, r3
 800873e:	3b01      	subs	r3, #1
 8008740:	2b06      	cmp	r3, #6
 8008742:	f200 8128 	bhi.w	8008996 <USBD_GetDescriptor+0x276>
 8008746:	a201      	add	r2, pc, #4	@ (adr r2, 800874c <USBD_GetDescriptor+0x2c>)
 8008748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874c:	08008769 	.word	0x08008769
 8008750:	08008781 	.word	0x08008781
 8008754:	080087c1 	.word	0x080087c1
 8008758:	08008997 	.word	0x08008997
 800875c:	08008997 	.word	0x08008997
 8008760:	08008937 	.word	0x08008937
 8008764:	08008963 	.word	0x08008963
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	7c12      	ldrb	r2, [r2, #16]
 8008774:	f107 0108 	add.w	r1, r7, #8
 8008778:	4610      	mov	r0, r2
 800877a:	4798      	blx	r3
 800877c:	60f8      	str	r0, [r7, #12]
      break;
 800877e:	e112      	b.n	80089a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	7c1b      	ldrb	r3, [r3, #16]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10d      	bne.n	80087a4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800878e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008790:	f107 0208 	add.w	r2, r7, #8
 8008794:	4610      	mov	r0, r2
 8008796:	4798      	blx	r3
 8008798:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	3301      	adds	r3, #1
 800879e:	2202      	movs	r2, #2
 80087a0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80087a2:	e100      	b.n	80089a6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ac:	f107 0208 	add.w	r2, r7, #8
 80087b0:	4610      	mov	r0, r2
 80087b2:	4798      	blx	r3
 80087b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	3301      	adds	r3, #1
 80087ba:	2202      	movs	r2, #2
 80087bc:	701a      	strb	r2, [r3, #0]
      break;
 80087be:	e0f2      	b.n	80089a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	885b      	ldrh	r3, [r3, #2]
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	2b05      	cmp	r3, #5
 80087c8:	f200 80ac 	bhi.w	8008924 <USBD_GetDescriptor+0x204>
 80087cc:	a201      	add	r2, pc, #4	@ (adr r2, 80087d4 <USBD_GetDescriptor+0xb4>)
 80087ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d2:	bf00      	nop
 80087d4:	080087ed 	.word	0x080087ed
 80087d8:	08008821 	.word	0x08008821
 80087dc:	08008855 	.word	0x08008855
 80087e0:	08008889 	.word	0x08008889
 80087e4:	080088bd 	.word	0x080088bd
 80087e8:	080088f1 	.word	0x080088f1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d00b      	beq.n	8008810 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	7c12      	ldrb	r2, [r2, #16]
 8008804:	f107 0108 	add.w	r1, r7, #8
 8008808:	4610      	mov	r0, r2
 800880a:	4798      	blx	r3
 800880c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800880e:	e091      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008810:	6839      	ldr	r1, [r7, #0]
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fa94 	bl	8008d40 <USBD_CtlError>
            err++;
 8008818:	7afb      	ldrb	r3, [r7, #11]
 800881a:	3301      	adds	r3, #1
 800881c:	72fb      	strb	r3, [r7, #11]
          break;
 800881e:	e089      	b.n	8008934 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00b      	beq.n	8008844 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	7c12      	ldrb	r2, [r2, #16]
 8008838:	f107 0108 	add.w	r1, r7, #8
 800883c:	4610      	mov	r0, r2
 800883e:	4798      	blx	r3
 8008840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008842:	e077      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008844:	6839      	ldr	r1, [r7, #0]
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fa7a 	bl	8008d40 <USBD_CtlError>
            err++;
 800884c:	7afb      	ldrb	r3, [r7, #11]
 800884e:	3301      	adds	r3, #1
 8008850:	72fb      	strb	r3, [r7, #11]
          break;
 8008852:	e06f      	b.n	8008934 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d00b      	beq.n	8008878 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008866:	68db      	ldr	r3, [r3, #12]
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	7c12      	ldrb	r2, [r2, #16]
 800886c:	f107 0108 	add.w	r1, r7, #8
 8008870:	4610      	mov	r0, r2
 8008872:	4798      	blx	r3
 8008874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008876:	e05d      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fa60 	bl	8008d40 <USBD_CtlError>
            err++;
 8008880:	7afb      	ldrb	r3, [r7, #11]
 8008882:	3301      	adds	r3, #1
 8008884:	72fb      	strb	r3, [r7, #11]
          break;
 8008886:	e055      	b.n	8008934 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800888e:	691b      	ldr	r3, [r3, #16]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00b      	beq.n	80088ac <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800889a:	691b      	ldr	r3, [r3, #16]
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	7c12      	ldrb	r2, [r2, #16]
 80088a0:	f107 0108 	add.w	r1, r7, #8
 80088a4:	4610      	mov	r0, r2
 80088a6:	4798      	blx	r3
 80088a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088aa:	e043      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088ac:	6839      	ldr	r1, [r7, #0]
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 fa46 	bl	8008d40 <USBD_CtlError>
            err++;
 80088b4:	7afb      	ldrb	r3, [r7, #11]
 80088b6:	3301      	adds	r3, #1
 80088b8:	72fb      	strb	r3, [r7, #11]
          break;
 80088ba:	e03b      	b.n	8008934 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088c2:	695b      	ldr	r3, [r3, #20]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00b      	beq.n	80088e0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088ce:	695b      	ldr	r3, [r3, #20]
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	7c12      	ldrb	r2, [r2, #16]
 80088d4:	f107 0108 	add.w	r1, r7, #8
 80088d8:	4610      	mov	r0, r2
 80088da:	4798      	blx	r3
 80088dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088de:	e029      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088e0:	6839      	ldr	r1, [r7, #0]
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 fa2c 	bl	8008d40 <USBD_CtlError>
            err++;
 80088e8:	7afb      	ldrb	r3, [r7, #11]
 80088ea:	3301      	adds	r3, #1
 80088ec:	72fb      	strb	r3, [r7, #11]
          break;
 80088ee:	e021      	b.n	8008934 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00b      	beq.n	8008914 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	7c12      	ldrb	r2, [r2, #16]
 8008908:	f107 0108 	add.w	r1, r7, #8
 800890c:	4610      	mov	r0, r2
 800890e:	4798      	blx	r3
 8008910:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008912:	e00f      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008914:	6839      	ldr	r1, [r7, #0]
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 fa12 	bl	8008d40 <USBD_CtlError>
            err++;
 800891c:	7afb      	ldrb	r3, [r7, #11]
 800891e:	3301      	adds	r3, #1
 8008920:	72fb      	strb	r3, [r7, #11]
          break;
 8008922:	e007      	b.n	8008934 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fa0a 	bl	8008d40 <USBD_CtlError>
          err++;
 800892c:	7afb      	ldrb	r3, [r7, #11]
 800892e:	3301      	adds	r3, #1
 8008930:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008932:	e038      	b.n	80089a6 <USBD_GetDescriptor+0x286>
 8008934:	e037      	b.n	80089a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	7c1b      	ldrb	r3, [r3, #16]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d109      	bne.n	8008952 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008946:	f107 0208 	add.w	r2, r7, #8
 800894a:	4610      	mov	r0, r2
 800894c:	4798      	blx	r3
 800894e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008950:	e029      	b.n	80089a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008952:	6839      	ldr	r1, [r7, #0]
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 f9f3 	bl	8008d40 <USBD_CtlError>
        err++;
 800895a:	7afb      	ldrb	r3, [r7, #11]
 800895c:	3301      	adds	r3, #1
 800895e:	72fb      	strb	r3, [r7, #11]
      break;
 8008960:	e021      	b.n	80089a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	7c1b      	ldrb	r3, [r3, #16]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d10d      	bne.n	8008986 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008972:	f107 0208 	add.w	r2, r7, #8
 8008976:	4610      	mov	r0, r2
 8008978:	4798      	blx	r3
 800897a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	3301      	adds	r3, #1
 8008980:	2207      	movs	r2, #7
 8008982:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008984:	e00f      	b.n	80089a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008986:	6839      	ldr	r1, [r7, #0]
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f9d9 	bl	8008d40 <USBD_CtlError>
        err++;
 800898e:	7afb      	ldrb	r3, [r7, #11]
 8008990:	3301      	adds	r3, #1
 8008992:	72fb      	strb	r3, [r7, #11]
      break;
 8008994:	e007      	b.n	80089a6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008996:	6839      	ldr	r1, [r7, #0]
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 f9d1 	bl	8008d40 <USBD_CtlError>
      err++;
 800899e:	7afb      	ldrb	r3, [r7, #11]
 80089a0:	3301      	adds	r3, #1
 80089a2:	72fb      	strb	r3, [r7, #11]
      break;
 80089a4:	bf00      	nop
  }

  if (err != 0U)
 80089a6:	7afb      	ldrb	r3, [r7, #11]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d11c      	bne.n	80089e6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80089ac:	893b      	ldrh	r3, [r7, #8]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d011      	beq.n	80089d6 <USBD_GetDescriptor+0x2b6>
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	88db      	ldrh	r3, [r3, #6]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d00d      	beq.n	80089d6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	88da      	ldrh	r2, [r3, #6]
 80089be:	893b      	ldrh	r3, [r7, #8]
 80089c0:	4293      	cmp	r3, r2
 80089c2:	bf28      	it	cs
 80089c4:	4613      	movcs	r3, r2
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80089ca:	893b      	ldrh	r3, [r7, #8]
 80089cc:	461a      	mov	r2, r3
 80089ce:	68f9      	ldr	r1, [r7, #12]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fa1f 	bl	8008e14 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	88db      	ldrh	r3, [r3, #6]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d104      	bne.n	80089e8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 fa76 	bl	8008ed0 <USBD_CtlSendStatus>
 80089e4:	e000      	b.n	80089e8 <USBD_GetDescriptor+0x2c8>
    return;
 80089e6:	bf00      	nop
    }
  }
}
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop

080089f0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	889b      	ldrh	r3, [r3, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d130      	bne.n	8008a64 <USBD_SetAddress+0x74>
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	88db      	ldrh	r3, [r3, #6]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d12c      	bne.n	8008a64 <USBD_SetAddress+0x74>
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	885b      	ldrh	r3, [r3, #2]
 8008a0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a10:	d828      	bhi.n	8008a64 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	885b      	ldrh	r3, [r3, #2]
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a1c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a24:	2b03      	cmp	r3, #3
 8008a26:	d104      	bne.n	8008a32 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008a28:	6839      	ldr	r1, [r7, #0]
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f988 	bl	8008d40 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a30:	e01d      	b.n	8008a6e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	7bfa      	ldrb	r2, [r7, #15]
 8008a36:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008a3a:	7bfb      	ldrb	r3, [r7, #15]
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 fe1e 	bl	8009680 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 fa43 	bl	8008ed0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008a4a:	7bfb      	ldrb	r3, [r7, #15]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d004      	beq.n	8008a5a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2202      	movs	r2, #2
 8008a54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a58:	e009      	b.n	8008a6e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a62:	e004      	b.n	8008a6e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008a64:	6839      	ldr	r1, [r7, #0]
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 f96a 	bl	8008d40 <USBD_CtlError>
  }
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
	...

08008a78 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	885b      	ldrh	r3, [r3, #2]
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	4b41      	ldr	r3, [pc, #260]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008a8a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008a8c:	4b40      	ldr	r3, [pc, #256]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d904      	bls.n	8008a9e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008a94:	6839      	ldr	r1, [r7, #0]
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 f952 	bl	8008d40 <USBD_CtlError>
 8008a9c:	e075      	b.n	8008b8a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d002      	beq.n	8008aae <USBD_SetConfig+0x36>
 8008aa8:	2b03      	cmp	r3, #3
 8008aaa:	d023      	beq.n	8008af4 <USBD_SetConfig+0x7c>
 8008aac:	e062      	b.n	8008b74 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008aae:	4b38      	ldr	r3, [pc, #224]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d01a      	beq.n	8008aec <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008ab6:	4b36      	ldr	r3, [pc, #216]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	461a      	mov	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2203      	movs	r2, #3
 8008ac4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008ac8:	4b31      	ldr	r3, [pc, #196]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	4619      	mov	r1, r3
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f7ff f9e8 	bl	8007ea4 <USBD_SetClassConfig>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d104      	bne.n	8008ae4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008ada:	6839      	ldr	r1, [r7, #0]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 f92f 	bl	8008d40 <USBD_CtlError>
            return;
 8008ae2:	e052      	b.n	8008b8a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 f9f3 	bl	8008ed0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008aea:	e04e      	b.n	8008b8a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f9ef 	bl	8008ed0 <USBD_CtlSendStatus>
        break;
 8008af2:	e04a      	b.n	8008b8a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008af4:	4b26      	ldr	r3, [pc, #152]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d112      	bne.n	8008b22 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008b04:	4b22      	ldr	r3, [pc, #136]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	461a      	mov	r2, r3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008b0e:	4b20      	ldr	r3, [pc, #128]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	4619      	mov	r1, r3
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7ff f9e4 	bl	8007ee2 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 f9d8 	bl	8008ed0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b20:	e033      	b.n	8008b8a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008b22:	4b1b      	ldr	r3, [pc, #108]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	461a      	mov	r2, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d01d      	beq.n	8008b6c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	4619      	mov	r1, r3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f7ff f9d2 	bl	8007ee2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008b3e:	4b14      	ldr	r3, [pc, #80]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	461a      	mov	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b48:	4b11      	ldr	r3, [pc, #68]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff f9a8 	bl	8007ea4 <USBD_SetClassConfig>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d104      	bne.n	8008b64 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008b5a:	6839      	ldr	r1, [r7, #0]
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f8ef 	bl	8008d40 <USBD_CtlError>
            return;
 8008b62:	e012      	b.n	8008b8a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f9b3 	bl	8008ed0 <USBD_CtlSendStatus>
        break;
 8008b6a:	e00e      	b.n	8008b8a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f000 f9af 	bl	8008ed0 <USBD_CtlSendStatus>
        break;
 8008b72:	e00a      	b.n	8008b8a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008b74:	6839      	ldr	r1, [r7, #0]
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 f8e2 	bl	8008d40 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008b7c:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <USBD_SetConfig+0x118>)
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	4619      	mov	r1, r3
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f7ff f9ad 	bl	8007ee2 <USBD_ClrClassConfig>
        break;
 8008b88:	bf00      	nop
    }
  }
}
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	200003a0 	.word	0x200003a0

08008b94 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	88db      	ldrh	r3, [r3, #6]
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d004      	beq.n	8008bb0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008ba6:	6839      	ldr	r1, [r7, #0]
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 f8c9 	bl	8008d40 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008bae:	e022      	b.n	8008bf6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	dc02      	bgt.n	8008bc0 <USBD_GetConfig+0x2c>
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	dc03      	bgt.n	8008bc6 <USBD_GetConfig+0x32>
 8008bbe:	e015      	b.n	8008bec <USBD_GetConfig+0x58>
 8008bc0:	2b03      	cmp	r3, #3
 8008bc2:	d00b      	beq.n	8008bdc <USBD_GetConfig+0x48>
 8008bc4:	e012      	b.n	8008bec <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	3308      	adds	r3, #8
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 f91d 	bl	8008e14 <USBD_CtlSendData>
        break;
 8008bda:	e00c      	b.n	8008bf6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	3304      	adds	r3, #4
 8008be0:	2201      	movs	r2, #1
 8008be2:	4619      	mov	r1, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 f915 	bl	8008e14 <USBD_CtlSendData>
        break;
 8008bea:	e004      	b.n	8008bf6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008bec:	6839      	ldr	r1, [r7, #0]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f8a6 	bl	8008d40 <USBD_CtlError>
        break;
 8008bf4:	bf00      	nop
}
 8008bf6:	bf00      	nop
 8008bf8:	3708      	adds	r7, #8
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b082      	sub	sp, #8
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
 8008c06:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	d81e      	bhi.n	8008c52 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	88db      	ldrh	r3, [r3, #6]
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d004      	beq.n	8008c26 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008c1c:	6839      	ldr	r1, [r7, #0]
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 f88e 	bl	8008d40 <USBD_CtlError>
        break;
 8008c24:	e01a      	b.n	8008c5c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d005      	beq.n	8008c42 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f043 0202 	orr.w	r2, r3, #2
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	330c      	adds	r3, #12
 8008c46:	2202      	movs	r2, #2
 8008c48:	4619      	mov	r1, r3
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f8e2 	bl	8008e14 <USBD_CtlSendData>
      break;
 8008c50:	e004      	b.n	8008c5c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008c52:	6839      	ldr	r1, [r7, #0]
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f873 	bl	8008d40 <USBD_CtlError>
      break;
 8008c5a:	bf00      	nop
  }
}
 8008c5c:	bf00      	nop
 8008c5e:	3708      	adds	r7, #8
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	885b      	ldrh	r3, [r3, #2]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d106      	bne.n	8008c84 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2201      	movs	r2, #1
 8008c7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 f926 	bl	8008ed0 <USBD_CtlSendStatus>
  }
}
 8008c84:	bf00      	nop
 8008c86:	3708      	adds	r7, #8
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b082      	sub	sp, #8
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d80b      	bhi.n	8008cba <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	885b      	ldrh	r3, [r3, #2]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d10c      	bne.n	8008cc4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 f90c 	bl	8008ed0 <USBD_CtlSendStatus>
      }
      break;
 8008cb8:	e004      	b.n	8008cc4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f83f 	bl	8008d40 <USBD_CtlError>
      break;
 8008cc2:	e000      	b.n	8008cc6 <USBD_ClrFeature+0x3a>
      break;
 8008cc4:	bf00      	nop
  }
}
 8008cc6:	bf00      	nop
 8008cc8:	3708      	adds	r7, #8
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b083      	sub	sp, #12
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	781a      	ldrb	r2, [r3, #0]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	785a      	ldrb	r2, [r3, #1]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	3302      	adds	r3, #2
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	3303      	adds	r3, #3
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	021b      	lsls	r3, r3, #8
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	4413      	add	r3, r2
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	3304      	adds	r3, #4
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	461a      	mov	r2, r3
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	3305      	adds	r3, #5
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	021b      	lsls	r3, r3, #8
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	4413      	add	r3, r2
 8008d16:	b29a      	uxth	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	3306      	adds	r3, #6
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	461a      	mov	r2, r3
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	3307      	adds	r3, #7
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	021b      	lsls	r3, r3, #8
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	4413      	add	r3, r2
 8008d30:	b29a      	uxth	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	80da      	strh	r2, [r3, #6]

}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bc80      	pop	{r7}
 8008d3e:	4770      	bx	lr

08008d40 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008d4a:	2180      	movs	r1, #128	@ 0x80
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 fc2d 	bl	80095ac <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008d52:	2100      	movs	r1, #0
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 fc29 	bl	80095ac <USBD_LL_StallEP>
}
 8008d5a:	bf00      	nop
 8008d5c:	3708      	adds	r7, #8
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}

08008d62 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b086      	sub	sp, #24
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	60f8      	str	r0, [r7, #12]
 8008d6a:	60b9      	str	r1, [r7, #8]
 8008d6c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d032      	beq.n	8008dde <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	f000 f834 	bl	8008de6 <USBD_GetLen>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	3301      	adds	r3, #1
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	005b      	lsls	r3, r3, #1
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008d8c:	7dfb      	ldrb	r3, [r7, #23]
 8008d8e:	1c5a      	adds	r2, r3, #1
 8008d90:	75fa      	strb	r2, [r7, #23]
 8008d92:	461a      	mov	r2, r3
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	4413      	add	r3, r2
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	7812      	ldrb	r2, [r2, #0]
 8008d9c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008d9e:	7dfb      	ldrb	r3, [r7, #23]
 8008da0:	1c5a      	adds	r2, r3, #1
 8008da2:	75fa      	strb	r2, [r7, #23]
 8008da4:	461a      	mov	r2, r3
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	4413      	add	r3, r2
 8008daa:	2203      	movs	r2, #3
 8008dac:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008dae:	e012      	b.n	8008dd6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	1c5a      	adds	r2, r3, #1
 8008db4:	60fa      	str	r2, [r7, #12]
 8008db6:	7dfa      	ldrb	r2, [r7, #23]
 8008db8:	1c51      	adds	r1, r2, #1
 8008dba:	75f9      	strb	r1, [r7, #23]
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	68ba      	ldr	r2, [r7, #8]
 8008dc0:	440a      	add	r2, r1
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008dc6:	7dfb      	ldrb	r3, [r7, #23]
 8008dc8:	1c5a      	adds	r2, r3, #1
 8008dca:	75fa      	strb	r2, [r7, #23]
 8008dcc:	461a      	mov	r2, r3
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1e8      	bne.n	8008db0 <USBD_GetString+0x4e>
    }
  }
}
 8008dde:	bf00      	nop
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}

08008de6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008de6:	b480      	push	{r7}
 8008de8:	b085      	sub	sp, #20
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008dee:	2300      	movs	r3, #0
 8008df0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008df2:	e005      	b.n	8008e00 <USBD_GetLen+0x1a>
  {
    len++;
 8008df4:	7bfb      	ldrb	r3, [r7, #15]
 8008df6:	3301      	adds	r3, #1
 8008df8:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1f5      	bne.n	8008df4 <USBD_GetLen+0xe>
  }

  return len;
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3714      	adds	r7, #20
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bc80      	pop	{r7}
 8008e12:	4770      	bx	lr

08008e14 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2202      	movs	r2, #2
 8008e26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008e2a:	88fa      	ldrh	r2, [r7, #6]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008e30:	88fa      	ldrh	r2, [r7, #6]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e36:	88fb      	ldrh	r3, [r7, #6]
 8008e38:	68ba      	ldr	r2, [r7, #8]
 8008e3a:	2100      	movs	r1, #0
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 fc3e 	bl	80096be <USBD_LL_Transmit>

  return USBD_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	4613      	mov	r3, r2
 8008e58:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e5a:	88fb      	ldrh	r3, [r7, #6]
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	2100      	movs	r1, #0
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 fc2c 	bl	80096be <USBD_LL_Transmit>

  return USBD_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	4613      	mov	r3, r2
 8008e7c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2203      	movs	r2, #3
 8008e82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008e86:	88fa      	ldrh	r2, [r7, #6]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008e8e:	88fa      	ldrh	r2, [r7, #6]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e96:	88fb      	ldrh	r3, [r7, #6]
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	68f8      	ldr	r0, [r7, #12]
 8008e9e:	f000 fc31 	bl	8009704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008eba:	88fb      	ldrh	r3, [r7, #6]
 8008ebc:	68ba      	ldr	r2, [r7, #8]
 8008ebe:	2100      	movs	r1, #0
 8008ec0:	68f8      	ldr	r0, [r7, #12]
 8008ec2:	f000 fc1f 	bl	8009704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3710      	adds	r7, #16
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2204      	movs	r2, #4
 8008edc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	2100      	movs	r1, #0
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 fbe9 	bl	80096be <USBD_LL_Transmit>

  return USBD_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b082      	sub	sp, #8
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2205      	movs	r2, #5
 8008f02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f06:	2300      	movs	r3, #0
 8008f08:	2200      	movs	r2, #0
 8008f0a:	2100      	movs	r1, #0
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fbf9 	bl	8009704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3708      	adds	r7, #8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008f20:	2200      	movs	r2, #0
 8008f22:	4912      	ldr	r1, [pc, #72]	@ (8008f6c <MX_USB_DEVICE_Init+0x50>)
 8008f24:	4812      	ldr	r0, [pc, #72]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f26:	f7fe ff63 	bl	8007df0 <USBD_Init>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d001      	beq.n	8008f34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008f30:	f7f7 fc84 	bl	800083c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008f34:	490f      	ldr	r1, [pc, #60]	@ (8008f74 <MX_USB_DEVICE_Init+0x58>)
 8008f36:	480e      	ldr	r0, [pc, #56]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f38:	f7fe ff85 	bl	8007e46 <USBD_RegisterClass>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d001      	beq.n	8008f46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008f42:	f7f7 fc7b 	bl	800083c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008f46:	490c      	ldr	r1, [pc, #48]	@ (8008f78 <MX_USB_DEVICE_Init+0x5c>)
 8008f48:	4809      	ldr	r0, [pc, #36]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f4a:	f7fe fee5 	bl	8007d18 <USBD_CDC_RegisterInterface>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d001      	beq.n	8008f58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008f54:	f7f7 fc72 	bl	800083c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008f58:	4805      	ldr	r0, [pc, #20]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f5a:	f7fe ff8d 	bl	8007e78 <USBD_Start>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008f64:	f7f7 fc6a 	bl	800083c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008f68:	bf00      	nop
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	2000012c 	.word	0x2000012c
 8008f70:	200003a4 	.word	0x200003a4
 8008f74:	20000018 	.word	0x20000018
 8008f78:	2000011c 	.word	0x2000011c

08008f7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008f80:	2200      	movs	r2, #0
 8008f82:	4905      	ldr	r1, [pc, #20]	@ (8008f98 <CDC_Init_FS+0x1c>)
 8008f84:	4805      	ldr	r0, [pc, #20]	@ (8008f9c <CDC_Init_FS+0x20>)
 8008f86:	f7fe fedd 	bl	8007d44 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008f8a:	4905      	ldr	r1, [pc, #20]	@ (8008fa0 <CDC_Init_FS+0x24>)
 8008f8c:	4803      	ldr	r0, [pc, #12]	@ (8008f9c <CDC_Init_FS+0x20>)
 8008f8e:	f7fe fef2 	bl	8007d76 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008f92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20000a68 	.word	0x20000a68
 8008f9c:	200003a4 	.word	0x200003a4
 8008fa0:	20000668 	.word	0x20000668

08008fa4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008fa8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bc80      	pop	{r7}
 8008fb0:	4770      	bx	lr
	...

08008fb4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b083      	sub	sp, #12
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	4603      	mov	r3, r0
 8008fbc:	6039      	str	r1, [r7, #0]
 8008fbe:	71fb      	strb	r3, [r7, #7]
 8008fc0:	4613      	mov	r3, r2
 8008fc2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008fc4:	79fb      	ldrb	r3, [r7, #7]
 8008fc6:	2b23      	cmp	r3, #35	@ 0x23
 8008fc8:	d84a      	bhi.n	8009060 <CDC_Control_FS+0xac>
 8008fca:	a201      	add	r2, pc, #4	@ (adr r2, 8008fd0 <CDC_Control_FS+0x1c>)
 8008fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd0:	08009061 	.word	0x08009061
 8008fd4:	08009061 	.word	0x08009061
 8008fd8:	08009061 	.word	0x08009061
 8008fdc:	08009061 	.word	0x08009061
 8008fe0:	08009061 	.word	0x08009061
 8008fe4:	08009061 	.word	0x08009061
 8008fe8:	08009061 	.word	0x08009061
 8008fec:	08009061 	.word	0x08009061
 8008ff0:	08009061 	.word	0x08009061
 8008ff4:	08009061 	.word	0x08009061
 8008ff8:	08009061 	.word	0x08009061
 8008ffc:	08009061 	.word	0x08009061
 8009000:	08009061 	.word	0x08009061
 8009004:	08009061 	.word	0x08009061
 8009008:	08009061 	.word	0x08009061
 800900c:	08009061 	.word	0x08009061
 8009010:	08009061 	.word	0x08009061
 8009014:	08009061 	.word	0x08009061
 8009018:	08009061 	.word	0x08009061
 800901c:	08009061 	.word	0x08009061
 8009020:	08009061 	.word	0x08009061
 8009024:	08009061 	.word	0x08009061
 8009028:	08009061 	.word	0x08009061
 800902c:	08009061 	.word	0x08009061
 8009030:	08009061 	.word	0x08009061
 8009034:	08009061 	.word	0x08009061
 8009038:	08009061 	.word	0x08009061
 800903c:	08009061 	.word	0x08009061
 8009040:	08009061 	.word	0x08009061
 8009044:	08009061 	.word	0x08009061
 8009048:	08009061 	.word	0x08009061
 800904c:	08009061 	.word	0x08009061
 8009050:	08009061 	.word	0x08009061
 8009054:	08009061 	.word	0x08009061
 8009058:	08009061 	.word	0x08009061
 800905c:	08009061 	.word	0x08009061
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009060:	bf00      	nop
  }

  return (USBD_OK);
 8009062:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009064:	4618      	mov	r0, r3
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	bc80      	pop	{r7}
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop

08009070 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800907a:	6879      	ldr	r1, [r7, #4]
 800907c:	4805      	ldr	r0, [pc, #20]	@ (8009094 <CDC_Receive_FS+0x24>)
 800907e:	f7fe fe7a 	bl	8007d76 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009082:	4804      	ldr	r0, [pc, #16]	@ (8009094 <CDC_Receive_FS+0x24>)
 8009084:	f7fe fe8a 	bl	8007d9c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009088:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800908a:	4618      	mov	r0, r3
 800908c:	3708      	adds	r7, #8
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	200003a4 	.word	0x200003a4

08009098 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
 800909e:	4603      	mov	r3, r0
 80090a0:	6039      	str	r1, [r7, #0]
 80090a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	2212      	movs	r2, #18
 80090a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80090aa:	4b03      	ldr	r3, [pc, #12]	@ (80090b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bc80      	pop	{r7}
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	20000148 	.word	0x20000148

080090bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	4603      	mov	r3, r0
 80090c4:	6039      	str	r1, [r7, #0]
 80090c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	2204      	movs	r2, #4
 80090cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80090ce:	4b03      	ldr	r3, [pc, #12]	@ (80090dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bc80      	pop	{r7}
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	2000015c 	.word	0x2000015c

080090e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	4603      	mov	r3, r0
 80090e8:	6039      	str	r1, [r7, #0]
 80090ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090ec:	79fb      	ldrb	r3, [r7, #7]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d105      	bne.n	80090fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090f2:	683a      	ldr	r2, [r7, #0]
 80090f4:	4907      	ldr	r1, [pc, #28]	@ (8009114 <USBD_FS_ProductStrDescriptor+0x34>)
 80090f6:	4808      	ldr	r0, [pc, #32]	@ (8009118 <USBD_FS_ProductStrDescriptor+0x38>)
 80090f8:	f7ff fe33 	bl	8008d62 <USBD_GetString>
 80090fc:	e004      	b.n	8009108 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	4904      	ldr	r1, [pc, #16]	@ (8009114 <USBD_FS_ProductStrDescriptor+0x34>)
 8009102:	4805      	ldr	r0, [pc, #20]	@ (8009118 <USBD_FS_ProductStrDescriptor+0x38>)
 8009104:	f7ff fe2d 	bl	8008d62 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009108:	4b02      	ldr	r3, [pc, #8]	@ (8009114 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800910a:	4618      	mov	r0, r3
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop
 8009114:	20000e68 	.word	0x20000e68
 8009118:	08009878 	.word	0x08009878

0800911c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b082      	sub	sp, #8
 8009120:	af00      	add	r7, sp, #0
 8009122:	4603      	mov	r3, r0
 8009124:	6039      	str	r1, [r7, #0]
 8009126:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009128:	683a      	ldr	r2, [r7, #0]
 800912a:	4904      	ldr	r1, [pc, #16]	@ (800913c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800912c:	4804      	ldr	r0, [pc, #16]	@ (8009140 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800912e:	f7ff fe18 	bl	8008d62 <USBD_GetString>
  return USBD_StrDesc;
 8009132:	4b02      	ldr	r3, [pc, #8]	@ (800913c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009134:	4618      	mov	r0, r3
 8009136:	3708      	adds	r7, #8
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	20000e68 	.word	0x20000e68
 8009140:	08009890 	.word	0x08009890

08009144 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	4603      	mov	r3, r0
 800914c:	6039      	str	r1, [r7, #0]
 800914e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	221a      	movs	r2, #26
 8009154:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009156:	f000 f843 	bl	80091e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800915a:	4b02      	ldr	r3, [pc, #8]	@ (8009164 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800915c:	4618      	mov	r0, r3
 800915e:	3708      	adds	r7, #8
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}
 8009164:	20000160 	.word	0x20000160

08009168 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	4603      	mov	r3, r0
 8009170:	6039      	str	r1, [r7, #0]
 8009172:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009174:	79fb      	ldrb	r3, [r7, #7]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d105      	bne.n	8009186 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800917a:	683a      	ldr	r2, [r7, #0]
 800917c:	4907      	ldr	r1, [pc, #28]	@ (800919c <USBD_FS_ConfigStrDescriptor+0x34>)
 800917e:	4808      	ldr	r0, [pc, #32]	@ (80091a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009180:	f7ff fdef 	bl	8008d62 <USBD_GetString>
 8009184:	e004      	b.n	8009190 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	4904      	ldr	r1, [pc, #16]	@ (800919c <USBD_FS_ConfigStrDescriptor+0x34>)
 800918a:	4805      	ldr	r0, [pc, #20]	@ (80091a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800918c:	f7ff fde9 	bl	8008d62 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009190:	4b02      	ldr	r3, [pc, #8]	@ (800919c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009192:	4618      	mov	r0, r3
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	20000e68 	.word	0x20000e68
 80091a0:	080098a4 	.word	0x080098a4

080091a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	6039      	str	r1, [r7, #0]
 80091ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091b0:	79fb      	ldrb	r3, [r7, #7]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d105      	bne.n	80091c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80091b6:	683a      	ldr	r2, [r7, #0]
 80091b8:	4907      	ldr	r1, [pc, #28]	@ (80091d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80091ba:	4808      	ldr	r0, [pc, #32]	@ (80091dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80091bc:	f7ff fdd1 	bl	8008d62 <USBD_GetString>
 80091c0:	e004      	b.n	80091cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80091c2:	683a      	ldr	r2, [r7, #0]
 80091c4:	4904      	ldr	r1, [pc, #16]	@ (80091d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80091c6:	4805      	ldr	r0, [pc, #20]	@ (80091dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80091c8:	f7ff fdcb 	bl	8008d62 <USBD_GetString>
  }
  return USBD_StrDesc;
 80091cc:	4b02      	ldr	r3, [pc, #8]	@ (80091d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3708      	adds	r7, #8
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	20000e68 	.word	0x20000e68
 80091dc:	080098b0 	.word	0x080098b0

080091e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80091e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009224 <Get_SerialNum+0x44>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80091ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009228 <Get_SerialNum+0x48>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80091f2:	4b0e      	ldr	r3, [pc, #56]	@ (800922c <Get_SerialNum+0x4c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4413      	add	r3, r2
 80091fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d009      	beq.n	800921a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009206:	2208      	movs	r2, #8
 8009208:	4909      	ldr	r1, [pc, #36]	@ (8009230 <Get_SerialNum+0x50>)
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f000 f814 	bl	8009238 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009210:	2204      	movs	r2, #4
 8009212:	4908      	ldr	r1, [pc, #32]	@ (8009234 <Get_SerialNum+0x54>)
 8009214:	68b8      	ldr	r0, [r7, #8]
 8009216:	f000 f80f 	bl	8009238 <IntToUnicode>
  }
}
 800921a:	bf00      	nop
 800921c:	3710      	adds	r7, #16
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	1ffff7e8 	.word	0x1ffff7e8
 8009228:	1ffff7ec 	.word	0x1ffff7ec
 800922c:	1ffff7f0 	.word	0x1ffff7f0
 8009230:	20000162 	.word	0x20000162
 8009234:	20000172 	.word	0x20000172

08009238 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009238:	b480      	push	{r7}
 800923a:	b087      	sub	sp, #28
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	60b9      	str	r1, [r7, #8]
 8009242:	4613      	mov	r3, r2
 8009244:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009246:	2300      	movs	r3, #0
 8009248:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800924a:	2300      	movs	r3, #0
 800924c:	75fb      	strb	r3, [r7, #23]
 800924e:	e027      	b.n	80092a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	0f1b      	lsrs	r3, r3, #28
 8009254:	2b09      	cmp	r3, #9
 8009256:	d80b      	bhi.n	8009270 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	0f1b      	lsrs	r3, r3, #28
 800925c:	b2da      	uxtb	r2, r3
 800925e:	7dfb      	ldrb	r3, [r7, #23]
 8009260:	005b      	lsls	r3, r3, #1
 8009262:	4619      	mov	r1, r3
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	440b      	add	r3, r1
 8009268:	3230      	adds	r2, #48	@ 0x30
 800926a:	b2d2      	uxtb	r2, r2
 800926c:	701a      	strb	r2, [r3, #0]
 800926e:	e00a      	b.n	8009286 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	0f1b      	lsrs	r3, r3, #28
 8009274:	b2da      	uxtb	r2, r3
 8009276:	7dfb      	ldrb	r3, [r7, #23]
 8009278:	005b      	lsls	r3, r3, #1
 800927a:	4619      	mov	r1, r3
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	440b      	add	r3, r1
 8009280:	3237      	adds	r2, #55	@ 0x37
 8009282:	b2d2      	uxtb	r2, r2
 8009284:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	011b      	lsls	r3, r3, #4
 800928a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800928c:	7dfb      	ldrb	r3, [r7, #23]
 800928e:	005b      	lsls	r3, r3, #1
 8009290:	3301      	adds	r3, #1
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	4413      	add	r3, r2
 8009296:	2200      	movs	r2, #0
 8009298:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800929a:	7dfb      	ldrb	r3, [r7, #23]
 800929c:	3301      	adds	r3, #1
 800929e:	75fb      	strb	r3, [r7, #23]
 80092a0:	7dfa      	ldrb	r2, [r7, #23]
 80092a2:	79fb      	ldrb	r3, [r7, #7]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d3d3      	bcc.n	8009250 <IntToUnicode+0x18>
  }
}
 80092a8:	bf00      	nop
 80092aa:	bf00      	nop
 80092ac:	371c      	adds	r7, #28
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bc80      	pop	{r7}
 80092b2:	4770      	bx	lr

080092b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4a0d      	ldr	r2, [pc, #52]	@ (80092f8 <HAL_PCD_MspInit+0x44>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d113      	bne.n	80092ee <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80092c6:	4b0d      	ldr	r3, [pc, #52]	@ (80092fc <HAL_PCD_MspInit+0x48>)
 80092c8:	69db      	ldr	r3, [r3, #28]
 80092ca:	4a0c      	ldr	r2, [pc, #48]	@ (80092fc <HAL_PCD_MspInit+0x48>)
 80092cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80092d0:	61d3      	str	r3, [r2, #28]
 80092d2:	4b0a      	ldr	r3, [pc, #40]	@ (80092fc <HAL_PCD_MspInit+0x48>)
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092da:	60fb      	str	r3, [r7, #12]
 80092dc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80092de:	2200      	movs	r2, #0
 80092e0:	2100      	movs	r1, #0
 80092e2:	2014      	movs	r0, #20
 80092e4:	f7f8 f943 	bl	800156e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80092e8:	2014      	movs	r0, #20
 80092ea:	f7f8 f95c 	bl	80015a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80092ee:	bf00      	nop
 80092f0:	3710      	adds	r7, #16
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	40005c00 	.word	0x40005c00
 80092fc:	40021000 	.word	0x40021000

08009300 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8009314:	4619      	mov	r1, r3
 8009316:	4610      	mov	r0, r2
 8009318:	f7fe fdf6 	bl	8007f08 <USBD_LL_SetupStage>
}
 800931c:	bf00      	nop
 800931e:	3708      	adds	r7, #8
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b082      	sub	sp, #8
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8009336:	78fa      	ldrb	r2, [r7, #3]
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	4613      	mov	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	4413      	add	r3, r2
 8009340:	00db      	lsls	r3, r3, #3
 8009342:	440b      	add	r3, r1
 8009344:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	78fb      	ldrb	r3, [r7, #3]
 800934c:	4619      	mov	r1, r3
 800934e:	f7fe fe28 	bl	8007fa2 <USBD_LL_DataOutStage>
}
 8009352:	bf00      	nop
 8009354:	3708      	adds	r7, #8
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b082      	sub	sp, #8
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
 8009362:	460b      	mov	r3, r1
 8009364:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 800936c:	78fa      	ldrb	r2, [r7, #3]
 800936e:	6879      	ldr	r1, [r7, #4]
 8009370:	4613      	mov	r3, r2
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	4413      	add	r3, r2
 8009376:	00db      	lsls	r3, r3, #3
 8009378:	440b      	add	r3, r1
 800937a:	333c      	adds	r3, #60	@ 0x3c
 800937c:	681a      	ldr	r2, [r3, #0]
 800937e:	78fb      	ldrb	r3, [r7, #3]
 8009380:	4619      	mov	r1, r3
 8009382:	f7fe fe7f 	bl	8008084 <USBD_LL_DataInStage>
}
 8009386:	bf00      	nop
 8009388:	3708      	adds	r7, #8
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}

0800938e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800938e:	b580      	push	{r7, lr}
 8009390:	b082      	sub	sp, #8
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 800939c:	4618      	mov	r0, r3
 800939e:	f7fe ff8f 	bl	80082c0 <USBD_LL_SOF>
}
 80093a2:	bf00      	nop
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}

080093aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b084      	sub	sp, #16
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80093b2:	2301      	movs	r3, #1
 80093b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	d001      	beq.n	80093c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80093be:	f7f7 fa3d 	bl	800083c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80093c8:	7bfa      	ldrb	r2, [r7, #15]
 80093ca:	4611      	mov	r1, r2
 80093cc:	4618      	mov	r0, r3
 80093ce:	f7fe ff3f 	bl	8008250 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80093d8:	4618      	mov	r0, r3
 80093da:	f7fe fef8 	bl	80081ce <USBD_LL_Reset>
}
 80093de:	bf00      	nop
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
	...

080093e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7fe ff39 	bl	800826e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	699b      	ldr	r3, [r3, #24]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d005      	beq.n	8009410 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009404:	4b04      	ldr	r3, [pc, #16]	@ (8009418 <HAL_PCD_SuspendCallback+0x30>)
 8009406:	691b      	ldr	r3, [r3, #16]
 8009408:	4a03      	ldr	r2, [pc, #12]	@ (8009418 <HAL_PCD_SuspendCallback+0x30>)
 800940a:	f043 0306 	orr.w	r3, r3, #6
 800940e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009410:	bf00      	nop
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	e000ed00 	.word	0xe000ed00

0800941c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe ff33 	bl	8008296 <USBD_LL_Resume>
}
 8009430:	bf00      	nop
 8009432:	3708      	adds	r7, #8
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009440:	4a28      	ldr	r2, [pc, #160]	@ (80094e4 <USBD_LL_Init+0xac>)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8c2 32ec 	str.w	r3, [r2, #748]	@ 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a26      	ldr	r2, [pc, #152]	@ (80094e4 <USBD_LL_Init+0xac>)
 800944c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009450:	4b24      	ldr	r3, [pc, #144]	@ (80094e4 <USBD_LL_Init+0xac>)
 8009452:	4a25      	ldr	r2, [pc, #148]	@ (80094e8 <USBD_LL_Init+0xb0>)
 8009454:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009456:	4b23      	ldr	r3, [pc, #140]	@ (80094e4 <USBD_LL_Init+0xac>)
 8009458:	2208      	movs	r2, #8
 800945a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800945c:	4b21      	ldr	r3, [pc, #132]	@ (80094e4 <USBD_LL_Init+0xac>)
 800945e:	2202      	movs	r2, #2
 8009460:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009462:	4b20      	ldr	r3, [pc, #128]	@ (80094e4 <USBD_LL_Init+0xac>)
 8009464:	2200      	movs	r2, #0
 8009466:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009468:	4b1e      	ldr	r3, [pc, #120]	@ (80094e4 <USBD_LL_Init+0xac>)
 800946a:	2200      	movs	r2, #0
 800946c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800946e:	4b1d      	ldr	r3, [pc, #116]	@ (80094e4 <USBD_LL_Init+0xac>)
 8009470:	2200      	movs	r2, #0
 8009472:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009474:	481b      	ldr	r0, [pc, #108]	@ (80094e4 <USBD_LL_Init+0xac>)
 8009476:	f7f8 fb95 	bl	8001ba4 <HAL_PCD_Init>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d001      	beq.n	8009484 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009480:	f7f7 f9dc 	bl	800083c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800948a:	2318      	movs	r3, #24
 800948c:	2200      	movs	r2, #0
 800948e:	2100      	movs	r1, #0
 8009490:	f7fa f8b3 	bl	80035fa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800949a:	2358      	movs	r3, #88	@ 0x58
 800949c:	2200      	movs	r2, #0
 800949e:	2180      	movs	r1, #128	@ 0x80
 80094a0:	f7fa f8ab 	bl	80035fa <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80094aa:	23c0      	movs	r3, #192	@ 0xc0
 80094ac:	2200      	movs	r2, #0
 80094ae:	2181      	movs	r1, #129	@ 0x81
 80094b0:	f7fa f8a3 	bl	80035fa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80094ba:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80094be:	2200      	movs	r2, #0
 80094c0:	2101      	movs	r1, #1
 80094c2:	f7fa f89a 	bl	80035fa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80094cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80094d0:	2200      	movs	r2, #0
 80094d2:	2182      	movs	r1, #130	@ 0x82
 80094d4:	f7fa f891 	bl	80035fa <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80094d8:	2300      	movs	r3, #0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3708      	adds	r7, #8
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	20001068 	.word	0x20001068
 80094e8:	40005c00 	.word	0x40005c00

080094ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094f4:	2300      	movs	r3, #0
 80094f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094f8:	2300      	movs	r3, #0
 80094fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009502:	4618      	mov	r0, r3
 8009504:	f7f8 fc4d 	bl	8001da2 <HAL_PCD_Start>
 8009508:	4603      	mov	r3, r0
 800950a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800950c:	7bfb      	ldrb	r3, [r7, #15]
 800950e:	4618      	mov	r0, r3
 8009510:	f000 f94e 	bl	80097b0 <USBD_Get_USB_Status>
 8009514:	4603      	mov	r3, r0
 8009516:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009518:	7bbb      	ldrb	r3, [r7, #14]
}
 800951a:	4618      	mov	r0, r3
 800951c:	3710      	adds	r7, #16
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}

08009522 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009522:	b580      	push	{r7, lr}
 8009524:	b084      	sub	sp, #16
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
 800952a:	4608      	mov	r0, r1
 800952c:	4611      	mov	r1, r2
 800952e:	461a      	mov	r2, r3
 8009530:	4603      	mov	r3, r0
 8009532:	70fb      	strb	r3, [r7, #3]
 8009534:	460b      	mov	r3, r1
 8009536:	70bb      	strb	r3, [r7, #2]
 8009538:	4613      	mov	r3, r2
 800953a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800953c:	2300      	movs	r3, #0
 800953e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009540:	2300      	movs	r3, #0
 8009542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800954a:	78bb      	ldrb	r3, [r7, #2]
 800954c:	883a      	ldrh	r2, [r7, #0]
 800954e:	78f9      	ldrb	r1, [r7, #3]
 8009550:	f7f8 fda2 	bl	8002098 <HAL_PCD_EP_Open>
 8009554:	4603      	mov	r3, r0
 8009556:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009558:	7bfb      	ldrb	r3, [r7, #15]
 800955a:	4618      	mov	r0, r3
 800955c:	f000 f928 	bl	80097b0 <USBD_Get_USB_Status>
 8009560:	4603      	mov	r3, r0
 8009562:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009564:	7bbb      	ldrb	r3, [r7, #14]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}

0800956e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b084      	sub	sp, #16
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
 8009576:	460b      	mov	r3, r1
 8009578:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800957e:	2300      	movs	r3, #0
 8009580:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009588:	78fa      	ldrb	r2, [r7, #3]
 800958a:	4611      	mov	r1, r2
 800958c:	4618      	mov	r0, r3
 800958e:	f7f8 fde0 	bl	8002152 <HAL_PCD_EP_Close>
 8009592:	4603      	mov	r3, r0
 8009594:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009596:	7bfb      	ldrb	r3, [r7, #15]
 8009598:	4618      	mov	r0, r3
 800959a:	f000 f909 	bl	80097b0 <USBD_Get_USB_Status>
 800959e:	4603      	mov	r3, r0
 80095a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3710      	adds	r7, #16
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}

080095ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b084      	sub	sp, #16
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	460b      	mov	r3, r1
 80095b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095b8:	2300      	movs	r3, #0
 80095ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095bc:	2300      	movs	r3, #0
 80095be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80095c6:	78fa      	ldrb	r2, [r7, #3]
 80095c8:	4611      	mov	r1, r2
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7f8 fe88 	bl	80022e0 <HAL_PCD_EP_SetStall>
 80095d0:	4603      	mov	r3, r0
 80095d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095d4:	7bfb      	ldrb	r3, [r7, #15]
 80095d6:	4618      	mov	r0, r3
 80095d8:	f000 f8ea 	bl	80097b0 <USBD_Get_USB_Status>
 80095dc:	4603      	mov	r3, r0
 80095de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b084      	sub	sp, #16
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	460b      	mov	r3, r1
 80095f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095fa:	2300      	movs	r3, #0
 80095fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009604:	78fa      	ldrb	r2, [r7, #3]
 8009606:	4611      	mov	r1, r2
 8009608:	4618      	mov	r0, r3
 800960a:	f7f8 fec9 	bl	80023a0 <HAL_PCD_EP_ClrStall>
 800960e:	4603      	mov	r3, r0
 8009610:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009612:	7bfb      	ldrb	r3, [r7, #15]
 8009614:	4618      	mov	r0, r3
 8009616:	f000 f8cb 	bl	80097b0 <USBD_Get_USB_Status>
 800961a:	4603      	mov	r3, r0
 800961c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800961e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800963a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800963c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009640:	2b00      	cmp	r3, #0
 8009642:	da0c      	bge.n	800965e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009644:	78fb      	ldrb	r3, [r7, #3]
 8009646:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800964a:	68f9      	ldr	r1, [r7, #12]
 800964c:	1c5a      	adds	r2, r3, #1
 800964e:	4613      	mov	r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	4413      	add	r3, r2
 8009654:	00db      	lsls	r3, r3, #3
 8009656:	440b      	add	r3, r1
 8009658:	3302      	adds	r3, #2
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	e00b      	b.n	8009676 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800965e:	78fb      	ldrb	r3, [r7, #3]
 8009660:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009664:	68f9      	ldr	r1, [r7, #12]
 8009666:	4613      	mov	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	4413      	add	r3, r2
 800966c:	00db      	lsls	r3, r3, #3
 800966e:	440b      	add	r3, r1
 8009670:	f503 73b5 	add.w	r3, r3, #362	@ 0x16a
 8009674:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009676:	4618      	mov	r0, r3
 8009678:	3714      	adds	r7, #20
 800967a:	46bd      	mov	sp, r7
 800967c:	bc80      	pop	{r7}
 800967e:	4770      	bx	lr

08009680 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	460b      	mov	r3, r1
 800968a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800968c:	2300      	movs	r3, #0
 800968e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009690:	2300      	movs	r3, #0
 8009692:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800969a:	78fa      	ldrb	r2, [r7, #3]
 800969c:	4611      	mov	r1, r2
 800969e:	4618      	mov	r0, r3
 80096a0:	f7f8 fcd5 	bl	800204e <HAL_PCD_SetAddress>
 80096a4:	4603      	mov	r3, r0
 80096a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096a8:	7bfb      	ldrb	r3, [r7, #15]
 80096aa:	4618      	mov	r0, r3
 80096ac:	f000 f880 	bl	80097b0 <USBD_Get_USB_Status>
 80096b0:	4603      	mov	r3, r0
 80096b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b086      	sub	sp, #24
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	60f8      	str	r0, [r7, #12]
 80096c6:	607a      	str	r2, [r7, #4]
 80096c8:	461a      	mov	r2, r3
 80096ca:	460b      	mov	r3, r1
 80096cc:	72fb      	strb	r3, [r7, #11]
 80096ce:	4613      	mov	r3, r2
 80096d0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096d2:	2300      	movs	r3, #0
 80096d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096d6:	2300      	movs	r3, #0
 80096d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80096e0:	893b      	ldrh	r3, [r7, #8]
 80096e2:	7af9      	ldrb	r1, [r7, #11]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	f7f8 fdc4 	bl	8002272 <HAL_PCD_EP_Transmit>
 80096ea:	4603      	mov	r3, r0
 80096ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ee:	7dfb      	ldrb	r3, [r7, #23]
 80096f0:	4618      	mov	r0, r3
 80096f2:	f000 f85d 	bl	80097b0 <USBD_Get_USB_Status>
 80096f6:	4603      	mov	r3, r0
 80096f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096fa:	7dbb      	ldrb	r3, [r7, #22]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3718      	adds	r7, #24
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	607a      	str	r2, [r7, #4]
 800970e:	461a      	mov	r2, r3
 8009710:	460b      	mov	r3, r1
 8009712:	72fb      	strb	r3, [r7, #11]
 8009714:	4613      	mov	r3, r2
 8009716:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009718:	2300      	movs	r3, #0
 800971a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800971c:	2300      	movs	r3, #0
 800971e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009726:	893b      	ldrh	r3, [r7, #8]
 8009728:	7af9      	ldrb	r1, [r7, #11]
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	f7f8 fd59 	bl	80021e2 <HAL_PCD_EP_Receive>
 8009730:	4603      	mov	r3, r0
 8009732:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009734:	7dfb      	ldrb	r3, [r7, #23]
 8009736:	4618      	mov	r0, r3
 8009738:	f000 f83a 	bl	80097b0 <USBD_Get_USB_Status>
 800973c:	4603      	mov	r3, r0
 800973e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009740:	7dbb      	ldrb	r3, [r7, #22]
}
 8009742:	4618      	mov	r0, r3
 8009744:	3718      	adds	r7, #24
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}

0800974a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b082      	sub	sp, #8
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
 8009752:	460b      	mov	r3, r1
 8009754:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800975c:	78fa      	ldrb	r2, [r7, #3]
 800975e:	4611      	mov	r1, r2
 8009760:	4618      	mov	r0, r3
 8009762:	f7f8 fd6f 	bl	8002244 <HAL_PCD_EP_GetRxCount>
 8009766:	4603      	mov	r3, r0
}
 8009768:	4618      	mov	r0, r3
 800976a:	3708      	adds	r7, #8
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009778:	4b02      	ldr	r3, [pc, #8]	@ (8009784 <USBD_static_malloc+0x14>)
}
 800977a:	4618      	mov	r0, r3
 800977c:	370c      	adds	r7, #12
 800977e:	46bd      	mov	sp, r7
 8009780:	bc80      	pop	{r7}
 8009782:	4770      	bx	lr
 8009784:	20001358 	.word	0x20001358

08009788 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009788:	b480      	push	{r7}
 800978a:	b083      	sub	sp, #12
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]

}
 8009790:	bf00      	nop
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	bc80      	pop	{r7}
 8009798:	4770      	bx	lr

0800979a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800979a:	b480      	push	{r7}
 800979c:	b083      	sub	sp, #12
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6078      	str	r0, [r7, #4]
 80097a2:	460b      	mov	r3, r1
 80097a4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80097a6:	bf00      	nop
 80097a8:	370c      	adds	r7, #12
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bc80      	pop	{r7}
 80097ae:	4770      	bx	lr

080097b0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b085      	sub	sp, #20
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	4603      	mov	r3, r0
 80097b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ba:	2300      	movs	r3, #0
 80097bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80097be:	79fb      	ldrb	r3, [r7, #7]
 80097c0:	2b03      	cmp	r3, #3
 80097c2:	d817      	bhi.n	80097f4 <USBD_Get_USB_Status+0x44>
 80097c4:	a201      	add	r2, pc, #4	@ (adr r2, 80097cc <USBD_Get_USB_Status+0x1c>)
 80097c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ca:	bf00      	nop
 80097cc:	080097dd 	.word	0x080097dd
 80097d0:	080097e3 	.word	0x080097e3
 80097d4:	080097e9 	.word	0x080097e9
 80097d8:	080097ef 	.word	0x080097ef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	73fb      	strb	r3, [r7, #15]
    break;
 80097e0:	e00b      	b.n	80097fa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80097e2:	2302      	movs	r3, #2
 80097e4:	73fb      	strb	r3, [r7, #15]
    break;
 80097e6:	e008      	b.n	80097fa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80097e8:	2301      	movs	r3, #1
 80097ea:	73fb      	strb	r3, [r7, #15]
    break;
 80097ec:	e005      	b.n	80097fa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80097ee:	2302      	movs	r3, #2
 80097f0:	73fb      	strb	r3, [r7, #15]
    break;
 80097f2:	e002      	b.n	80097fa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80097f4:	2302      	movs	r3, #2
 80097f6:	73fb      	strb	r3, [r7, #15]
    break;
 80097f8:	bf00      	nop
  }
  return usb_status;
 80097fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3714      	adds	r7, #20
 8009800:	46bd      	mov	sp, r7
 8009802:	bc80      	pop	{r7}
 8009804:	4770      	bx	lr
 8009806:	bf00      	nop

08009808 <memset>:
 8009808:	4603      	mov	r3, r0
 800980a:	4402      	add	r2, r0
 800980c:	4293      	cmp	r3, r2
 800980e:	d100      	bne.n	8009812 <memset+0xa>
 8009810:	4770      	bx	lr
 8009812:	f803 1b01 	strb.w	r1, [r3], #1
 8009816:	e7f9      	b.n	800980c <memset+0x4>

08009818 <__libc_init_array>:
 8009818:	b570      	push	{r4, r5, r6, lr}
 800981a:	2600      	movs	r6, #0
 800981c:	4d0c      	ldr	r5, [pc, #48]	@ (8009850 <__libc_init_array+0x38>)
 800981e:	4c0d      	ldr	r4, [pc, #52]	@ (8009854 <__libc_init_array+0x3c>)
 8009820:	1b64      	subs	r4, r4, r5
 8009822:	10a4      	asrs	r4, r4, #2
 8009824:	42a6      	cmp	r6, r4
 8009826:	d109      	bne.n	800983c <__libc_init_array+0x24>
 8009828:	f000 f81a 	bl	8009860 <_init>
 800982c:	2600      	movs	r6, #0
 800982e:	4d0a      	ldr	r5, [pc, #40]	@ (8009858 <__libc_init_array+0x40>)
 8009830:	4c0a      	ldr	r4, [pc, #40]	@ (800985c <__libc_init_array+0x44>)
 8009832:	1b64      	subs	r4, r4, r5
 8009834:	10a4      	asrs	r4, r4, #2
 8009836:	42a6      	cmp	r6, r4
 8009838:	d105      	bne.n	8009846 <__libc_init_array+0x2e>
 800983a:	bd70      	pop	{r4, r5, r6, pc}
 800983c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009840:	4798      	blx	r3
 8009842:	3601      	adds	r6, #1
 8009844:	e7ee      	b.n	8009824 <__libc_init_array+0xc>
 8009846:	f855 3b04 	ldr.w	r3, [r5], #4
 800984a:	4798      	blx	r3
 800984c:	3601      	adds	r6, #1
 800984e:	e7f2      	b.n	8009836 <__libc_init_array+0x1e>
 8009850:	080098ec 	.word	0x080098ec
 8009854:	080098ec 	.word	0x080098ec
 8009858:	080098ec 	.word	0x080098ec
 800985c:	080098f0 	.word	0x080098f0

08009860 <_init>:
 8009860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009862:	bf00      	nop
 8009864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009866:	bc08      	pop	{r3}
 8009868:	469e      	mov	lr, r3
 800986a:	4770      	bx	lr

0800986c <_fini>:
 800986c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800986e:	bf00      	nop
 8009870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009872:	bc08      	pop	{r3}
 8009874:	469e      	mov	lr, r3
 8009876:	4770      	bx	lr
