/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/jessica/Desktop/new_libero/mat/synthesis  -sap  /home/jessica/Desktop/new_libero/mat/synthesis/mat.sap  -otap  /home/jessica/Desktop/new_libero/mat/synthesis/mat.tap  -omap  /home/jessica/Desktop/new_libero/mat/synthesis/mat.map   -part MPFS025T  -package FCVG484  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/jessica/Desktop/new_libero/mat/synthesis/synlog/report/mat_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  mat  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/jessica/Desktop/new_libero/mat/synthesis/scratchproject.prs  -multisrs  -ovm  /home/jessica/Desktop/new_libero/mat/synthesis/mat.vm   -freq 100.000   -tcl  /home/jessica/Desktop/new_libero/mat/designer/mat/synthesis.fdc  /home/jessica/Desktop/new_libero/mat/synthesis/synwork/mat_prem.srd  -devicelib  /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/jessica/Desktop/new_libero/mat/synthesis/syntmp/mat.plg  -osyn  /home/jessica/Desktop/new_libero/mat/synthesis/mat.srm  -prjdir  /home/jessica/Desktop/new_libero/mat/synthesis/  -prjname  mat_syn  -log  /home/jessica/Desktop/new_libero/mat/synthesis/synlog/mat_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../mat.sap -otap ../mat.tap -omap ../mat.map -part MPFS025T -package FCVG484 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/mat_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module mat -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../mat.vm -freq 100.000 -tcl ../../designer/mat/synthesis.fdc ../synwork/mat_prem.srd -devicelib /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v -ologparam mat.plg -osyn ../mat.srm -prjdir ../ -prjname mat_syn -log ../synlog/mat_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:1
file:../mat.sap|io:o|time:1754937131|size:457|exec:0|csum:
file:../mat.tap|io:o|time:0|size:-1|exec:0|csum:
file:../mat.map|io:o|time:1754937132|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1754937129|size:3093|exec:0|csum:
file:../mat.vm|io:o|time:1754937132|size:31358|exec:0|csum:
file:../../designer/mat/synthesis.fdc|io:i|time:1754937127|size:60|exec:0|csum:906630AF91ED1A5E11D42569E384C2E1
file:../synwork/mat_prem.srd|io:i|time:1754937130|size:4723|exec:0|csum:1FB6E02E89EDD0A238343CC3AE7E9694
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1721922091|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:mat.plg|io:o|time:1754937132|size:353|exec:0|csum:
file:../mat.srm|io:o|time:1754937132|size:6968|exec:0|csum:
file:../synlog/mat_fpga_mapper.srr|io:o|time:1754937132|size:8857|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1721924138|size:124847304|exec:1|csum:4E816089C12F3CAAA8E7B79FDFF84A73
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic|io:i|time:1721922421|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
