// Seed: 2703270728
module module_0;
  wire id_2;
  wire id_3;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri1  id_1,
    output wor   id_2,
    output uwire id_3,
    input  tri1  id_4
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0,
    input  uwire   id_1,
    output uwire   id_2,
    input  supply1 id_3
    , id_5
);
  module_0 modCall_1 ();
endmodule
