
GSM with SIM800L.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000894  08003c04  08003c04  00004c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004498  08004498  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004498  08004498  00005498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044a0  080044a0  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a0  080044a0  000054a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044a4  080044a4  000054a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080044a8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000658  20000064  0800450c  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006bc  0800450c  000066bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c4cb  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002278  00000000  00000000  00012558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  000147d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000892  00000000  00000000  000152e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181f2  00000000  00000000  00015b72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8ad  00000000  00000000  0002dd64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000859f2  00000000  00000000  0003d611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3003  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003184  00000000  00000000  000c3048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000c61cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08003bec 	.word	0x08003bec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08003bec 	.word	0x08003bec

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <General_Run>:
#include <sim800l.h>

extern I2C_HandleTypeDef hi2c1;
extern UART_HandleTypeDef huart1; // GSM

void General_Run(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    OLED_Init(&hi2c1);
 8000160:	4835      	ldr	r0, [pc, #212]	@ (8000238 <General_Run+0xdc>)
 8000162:	f000 f99f 	bl	80004a4 <OLED_Init>
    SIM800L_Init(&huart1);
 8000166:	4835      	ldr	r0, [pc, #212]	@ (800023c <General_Run+0xe0>)
 8000168:	f000 f9f2 	bl	8000550 <SIM800L_Init>

    OLED_Clear();
 800016c:	f000 f9a4 	bl	80004b8 <OLED_Clear>
    OLED_Rectangle(74, 0, 5, 12);
 8000170:	230c      	movs	r3, #12
 8000172:	2205      	movs	r2, #5
 8000174:	2100      	movs	r1, #0
 8000176:	204a      	movs	r0, #74	@ 0x4a
 8000178:	f000 f9ca 	bl	8000510 <OLED_Rectangle>
    OLED_Print(20, 0, "SMS:");
 800017c:	4a30      	ldr	r2, [pc, #192]	@ (8000240 <General_Run+0xe4>)
 800017e:	2100      	movs	r1, #0
 8000180:	2014      	movs	r0, #20
 8000182:	f000 f9a3 	bl	80004cc <OLED_Print>
    OLED_Update();
 8000186:	f000 f9bd 	bl	8000504 <OLED_Update>
    while (1)
    {
        // ========================
        // BUTTON 1  → PB13
        // ========================
    	if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET)
 800018a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800018e:	482d      	ldr	r0, [pc, #180]	@ (8000244 <General_Run+0xe8>)
 8000190:	f001 fc3a 	bl	8001a08 <HAL_GPIO_ReadPin>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d113      	bne.n	80001c2 <General_Run+0x66>
    	{
    	    // Turn on LED (PB12)
    	    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800019a:	2201      	movs	r2, #1
 800019c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001a0:	4828      	ldr	r0, [pc, #160]	@ (8000244 <General_Run+0xe8>)
 80001a2:	f001 fc48 	bl	8001a36 <HAL_GPIO_WritePin>

    	    //OLED_ClearArea(0, 16, 128, 10);
    	    //OLED_Print(0, 16, "BTN1");
    	    // OLED_Update();

    	    SIM800L_SendSMS("+94765370377",
 80001a6:	4928      	ldr	r1, [pc, #160]	@ (8000248 <General_Run+0xec>)
 80001a8:	4828      	ldr	r0, [pc, #160]	@ (800024c <General_Run+0xf0>)
 80001aa:	f000 f9fb 	bl	80005a4 <SIM800L_SendSMS>
    	                    "Alert: Button 1 Pressed\nSerial No = 001");

    	    HAL_Delay(3000);   // prevent multiple sending
 80001ae:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80001b2:	f001 f813 	bl	80011dc <HAL_Delay>

    	    // Turn off LED after action
    	    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80001b6:	2200      	movs	r2, #0
 80001b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001bc:	4821      	ldr	r0, [pc, #132]	@ (8000244 <General_Run+0xe8>)
 80001be:	f001 fc3a 	bl	8001a36 <HAL_GPIO_WritePin>


        // ========================
        // BUTTON 2  → PB14
        // ========================
        if (HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin) == GPIO_PIN_RESET)
 80001c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001c6:	481f      	ldr	r0, [pc, #124]	@ (8000244 <General_Run+0xe8>)
 80001c8:	f001 fc1e 	bl	8001a08 <HAL_GPIO_ReadPin>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d113      	bne.n	80001fa <General_Run+0x9e>
        {

        	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80001d2:	2201      	movs	r2, #1
 80001d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001d8:	481a      	ldr	r0, [pc, #104]	@ (8000244 <General_Run+0xe8>)
 80001da:	f001 fc2c 	bl	8001a36 <HAL_GPIO_WritePin>
			//OLED_ClearArea(0, 16, 128, 10);
			//OLED_Print(0, 16, "BTN2");
			//OLED_Update();

			SIM800L_SendSMS("+94765370377",
 80001de:	491c      	ldr	r1, [pc, #112]	@ (8000250 <General_Run+0xf4>)
 80001e0:	481a      	ldr	r0, [pc, #104]	@ (800024c <General_Run+0xf0>)
 80001e2:	f000 f9df 	bl	80005a4 <SIM800L_SendSMS>
							"Alert: Button 2 Pressed\nSerial No = 002");

			HAL_Delay(3000);
 80001e6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80001ea:	f000 fff7 	bl	80011dc <HAL_Delay>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80001ee:	2200      	movs	r2, #0
 80001f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001f4:	4813      	ldr	r0, [pc, #76]	@ (8000244 <General_Run+0xe8>)
 80001f6:	f001 fc1e 	bl	8001a36 <HAL_GPIO_WritePin>
        }

        // ========================
        // BUTTON 3  → PB15
        // ========================
        if (HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin) == GPIO_PIN_RESET)
 80001fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80001fe:	4811      	ldr	r0, [pc, #68]	@ (8000244 <General_Run+0xe8>)
 8000200:	f001 fc02 	bl	8001a08 <HAL_GPIO_ReadPin>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d113      	bne.n	8000232 <General_Run+0xd6>
        {
        	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800020a:	2201      	movs	r2, #1
 800020c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000210:	480c      	ldr	r0, [pc, #48]	@ (8000244 <General_Run+0xe8>)
 8000212:	f001 fc10 	bl	8001a36 <HAL_GPIO_WritePin>

			//OLED_ClearArea(0, 16, 128, 10);
			//OLED_Print(0, 16, "BTN3");
			//OLED_Update();

			SIM800L_SendSMS("+94765370377",
 8000216:	490f      	ldr	r1, [pc, #60]	@ (8000254 <General_Run+0xf8>)
 8000218:	480c      	ldr	r0, [pc, #48]	@ (800024c <General_Run+0xf0>)
 800021a:	f000 f9c3 	bl	80005a4 <SIM800L_SendSMS>
							"Alert: Button 3 Pressed\nSerial No = 003");

			HAL_Delay(3000);
 800021e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000222:	f000 ffdb 	bl	80011dc <HAL_Delay>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000226:	2200      	movs	r2, #0
 8000228:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800022c:	4805      	ldr	r0, [pc, #20]	@ (8000244 <General_Run+0xe8>)
 800022e:	f001 fc02 	bl	8001a36 <HAL_GPIO_WritePin>

        }

        OLED_Update();
 8000232:	f000 f967 	bl	8000504 <OLED_Update>
    	if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET)
 8000236:	e7a8      	b.n	800018a <General_Run+0x2e>
 8000238:	20000080 	.word	0x20000080
 800023c:	200000d4 	.word	0x200000d4
 8000240:	08003c04 	.word	0x08003c04
 8000244:	40010c00 	.word	0x40010c00
 8000248:	08003c0c 	.word	0x08003c0c
 800024c:	08003c34 	.word	0x08003c34
 8000250:	08003c44 	.word	0x08003c44
 8000254:	08003c6c 	.word	0x08003c6c

08000258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025c:	f000 ff5c 	bl	8001118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000260:	f000 f80c 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_I2C1_Init();
 8000264:	f000 f850 	bl	8000308 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000268:	f000 f87c 	bl	8000364 <MX_USART1_UART_Init>
  MX_DMA_Init();
 800026c:	f000 f8a4 	bl	80003b8 <MX_DMA_Init>
  MX_GPIO_Init();
 8000270:	f000 f8c0 	bl	80003f4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Infinite loop */
  General_Run();
 8000274:	f7ff ff72 	bl	800015c <General_Run>
  /* USER CODE BEGIN WHILE */
  while (1)
 8000278:	bf00      	nop
 800027a:	e7fd      	b.n	8000278 <main+0x20>

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b090      	sub	sp, #64	@ 0x40
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	f107 0318 	add.w	r3, r7, #24
 8000286:	2228      	movs	r2, #40	@ 0x28
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f003 f820 	bl	80032d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2200      	movs	r2, #0
 8000294:	601a      	str	r2, [r3, #0]
 8000296:	605a      	str	r2, [r3, #4]
 8000298:	609a      	str	r2, [r3, #8]
 800029a:	60da      	str	r2, [r3, #12]
 800029c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800029e:	2301      	movs	r3, #1
 80002a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002a8:	2300      	movs	r3, #0
 80002aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ac:	2301      	movs	r3, #1
 80002ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b0:	2302      	movs	r3, #2
 80002b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002ba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c0:	f107 0318 	add.w	r3, r7, #24
 80002c4:	4618      	mov	r0, r3
 80002c6:	f002 f999 	bl	80025fc <HAL_RCC_OscConfig>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002d0:	f000 f8e2 	bl	8000498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d4:	230f      	movs	r3, #15
 80002d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d8:	2302      	movs	r3, #2
 80002da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002dc:	2300      	movs	r3, #0
 80002de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e6:	2300      	movs	r3, #0
 80002e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	2102      	movs	r1, #2
 80002ee:	4618      	mov	r0, r3
 80002f0:	f002 fc06 	bl	8002b00 <HAL_RCC_ClockConfig>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002fa:	f000 f8cd 	bl	8000498 <Error_Handler>
  }
}
 80002fe:	bf00      	nop
 8000300:	3740      	adds	r7, #64	@ 0x40
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
	...

08000308 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 800030c:	4b12      	ldr	r3, [pc, #72]	@ (8000358 <MX_I2C1_Init+0x50>)
 800030e:	4a13      	ldr	r2, [pc, #76]	@ (800035c <MX_I2C1_Init+0x54>)
 8000310:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000312:	4b11      	ldr	r3, [pc, #68]	@ (8000358 <MX_I2C1_Init+0x50>)
 8000314:	4a12      	ldr	r2, [pc, #72]	@ (8000360 <MX_I2C1_Init+0x58>)
 8000316:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000318:	4b0f      	ldr	r3, [pc, #60]	@ (8000358 <MX_I2C1_Init+0x50>)
 800031a:	2200      	movs	r2, #0
 800031c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800031e:	4b0e      	ldr	r3, [pc, #56]	@ (8000358 <MX_I2C1_Init+0x50>)
 8000320:	2200      	movs	r2, #0
 8000322:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000324:	4b0c      	ldr	r3, [pc, #48]	@ (8000358 <MX_I2C1_Init+0x50>)
 8000326:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800032a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800032c:	4b0a      	ldr	r3, [pc, #40]	@ (8000358 <MX_I2C1_Init+0x50>)
 800032e:	2200      	movs	r2, #0
 8000330:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000332:	4b09      	ldr	r3, [pc, #36]	@ (8000358 <MX_I2C1_Init+0x50>)
 8000334:	2200      	movs	r2, #0
 8000336:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000338:	4b07      	ldr	r3, [pc, #28]	@ (8000358 <MX_I2C1_Init+0x50>)
 800033a:	2200      	movs	r2, #0
 800033c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800033e:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <MX_I2C1_Init+0x50>)
 8000340:	2200      	movs	r2, #0
 8000342:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000344:	4804      	ldr	r0, [pc, #16]	@ (8000358 <MX_I2C1_Init+0x50>)
 8000346:	f001 fb8f 	bl	8001a68 <HAL_I2C_Init>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000350:	f000 f8a2 	bl	8000498 <Error_Handler>
  }
}
 8000354:	bf00      	nop
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000080 	.word	0x20000080
 800035c:	40005400 	.word	0x40005400
 8000360:	00061a80 	.word	0x00061a80

08000364 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000368:	4b11      	ldr	r3, [pc, #68]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 800036a:	4a12      	ldr	r2, [pc, #72]	@ (80003b4 <MX_USART1_UART_Init+0x50>)
 800036c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800036e:	4b10      	ldr	r3, [pc, #64]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 8000370:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000374:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 8000378:	2200      	movs	r2, #0
 800037a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800037c:	4b0c      	ldr	r3, [pc, #48]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 800037e:	2200      	movs	r2, #0
 8000380:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000382:	4b0b      	ldr	r3, [pc, #44]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 8000384:	2200      	movs	r2, #0
 8000386:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000388:	4b09      	ldr	r3, [pc, #36]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 800038a:	220c      	movs	r2, #12
 800038c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038e:	4b08      	ldr	r3, [pc, #32]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 8000390:	2200      	movs	r2, #0
 8000392:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 8000396:	2200      	movs	r2, #0
 8000398:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800039a:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <MX_USART1_UART_Init+0x4c>)
 800039c:	f002 fd3e 	bl	8002e1c <HAL_UART_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003a6:	f000 f877 	bl	8000498 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	200000d4 	.word	0x200000d4
 80003b4:	40013800 	.word	0x40013800

080003b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003be:	4b0c      	ldr	r3, [pc, #48]	@ (80003f0 <MX_DMA_Init+0x38>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	4a0b      	ldr	r2, [pc, #44]	@ (80003f0 <MX_DMA_Init+0x38>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6153      	str	r3, [r2, #20]
 80003ca:	4b09      	ldr	r3, [pc, #36]	@ (80003f0 <MX_DMA_Init+0x38>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2100      	movs	r1, #0
 80003da:	200f      	movs	r0, #15
 80003dc:	f000 fff9 	bl	80013d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80003e0:	200f      	movs	r0, #15
 80003e2:	f001 f812 	bl	800140a <HAL_NVIC_EnableIRQ>

}
 80003e6:	bf00      	nop
 80003e8:	3708      	adds	r7, #8
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40021000 	.word	0x40021000

080003f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fa:	f107 0310 	add.w	r3, r7, #16
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000408:	4b21      	ldr	r3, [pc, #132]	@ (8000490 <MX_GPIO_Init+0x9c>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a20      	ldr	r2, [pc, #128]	@ (8000490 <MX_GPIO_Init+0x9c>)
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <MX_GPIO_Init+0x9c>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0320 	and.w	r3, r3, #32
 800041c:	60fb      	str	r3, [r7, #12]
 800041e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000420:	4b1b      	ldr	r3, [pc, #108]	@ (8000490 <MX_GPIO_Init+0x9c>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a1a      	ldr	r2, [pc, #104]	@ (8000490 <MX_GPIO_Init+0x9c>)
 8000426:	f043 0304 	orr.w	r3, r3, #4
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b18      	ldr	r3, [pc, #96]	@ (8000490 <MX_GPIO_Init+0x9c>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	60bb      	str	r3, [r7, #8]
 8000436:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000438:	4b15      	ldr	r3, [pc, #84]	@ (8000490 <MX_GPIO_Init+0x9c>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a14      	ldr	r2, [pc, #80]	@ (8000490 <MX_GPIO_Init+0x9c>)
 800043e:	f043 0308 	orr.w	r3, r3, #8
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b12      	ldr	r3, [pc, #72]	@ (8000490 <MX_GPIO_Init+0x9c>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0308 	and.w	r3, r3, #8
 800044c:	607b      	str	r3, [r7, #4]
 800044e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8000450:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000456:	2300      	movs	r3, #0
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800045a:	2301      	movs	r3, #1
 800045c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800045e:	f107 0310 	add.w	r3, r7, #16
 8000462:	4619      	mov	r1, r3
 8000464:	480b      	ldr	r0, [pc, #44]	@ (8000494 <MX_GPIO_Init+0xa0>)
 8000466:	f001 f94b 	bl	8001700 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800046a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800046e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000470:	2301      	movs	r3, #1
 8000472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000474:	2302      	movs	r3, #2
 8000476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000478:	2302      	movs	r3, #2
 800047a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800047c:	f107 0310 	add.w	r3, r7, #16
 8000480:	4619      	mov	r1, r3
 8000482:	4804      	ldr	r0, [pc, #16]	@ (8000494 <MX_GPIO_Init+0xa0>)
 8000484:	f001 f93c 	bl	8001700 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000488:	bf00      	nop
 800048a:	3720      	adds	r7, #32
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	40021000 	.word	0x40021000
 8000494:	40010c00 	.word	0x40010c00

08000498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800049c:	b672      	cpsid	i
}
 800049e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <Error_Handler+0x8>

080004a4 <OLED_Init>:
#include "ssd1306.h"   // use an existing SSD1306 library
#include "fonts.h"

//static I2C_HandleTypeDef *oled_i2c;

void OLED_Init(I2C_HandleTypeDef *hi2c) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
    //oled_i2c = hi2c;
    SSD1306_Init();
 80004ac:	f000 fa32 	bl	8000914 <SSD1306_Init>
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <OLED_Clear>:

void OLED_Clear(void) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 80004bc:	2000      	movs	r0, #0
 80004be:	f000 fb1b 	bl	8000af8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80004c2:	f000 faeb 	bl	8000a9c <SSD1306_UpdateScreen>
}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <OLED_Print>:

//Draw text into the buffer only (no immediate update)
void OLED_Print(uint8_t x, uint8_t y, const char *str) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	4603      	mov	r3, r0
 80004d4:	603a      	str	r2, [r7, #0]
 80004d6:	71fb      	strb	r3, [r7, #7]
 80004d8:	460b      	mov	r3, r1
 80004da:	71bb      	strb	r3, [r7, #6]
	SSD1306_GotoXY(x, y);
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	b29b      	uxth	r3, r3
 80004e0:	79ba      	ldrb	r2, [r7, #6]
 80004e2:	b292      	uxth	r2, r2
 80004e4:	4611      	mov	r1, r2
 80004e6:	4618      	mov	r0, r3
 80004e8:	f000 fb7c 	bl	8000be4 <SSD1306_GotoXY>
	SSD1306_Puts((char*)str, &Font_7x10, SSD1306_COLOR_WHITE);
 80004ec:	2201      	movs	r2, #1
 80004ee:	4904      	ldr	r1, [pc, #16]	@ (8000500 <OLED_Print+0x34>)
 80004f0:	6838      	ldr	r0, [r7, #0]
 80004f2:	f000 fc0b 	bl	8000d0c <SSD1306_Puts>
}
 80004f6:	bf00      	nop
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	20000004 	.word	0x20000004

08000504 <OLED_Update>:

// New: update onece after all drawing
void OLED_Update(void){
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 8000508:	f000 fac8 	bl	8000a9c <SSD1306_UpdateScreen>
}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}

08000510 <OLED_Rectangle>:
// New: clear a small area (erase a line/field without clearing whole screen)
void OLED_ClearArea(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_BLACK);
}

void OLED_Rectangle(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b085      	sub	sp, #20
 8000514:	af02      	add	r7, sp, #8
 8000516:	4604      	mov	r4, r0
 8000518:	4608      	mov	r0, r1
 800051a:	4611      	mov	r1, r2
 800051c:	461a      	mov	r2, r3
 800051e:	4623      	mov	r3, r4
 8000520:	71fb      	strb	r3, [r7, #7]
 8000522:	4603      	mov	r3, r0
 8000524:	71bb      	strb	r3, [r7, #6]
 8000526:	460b      	mov	r3, r1
 8000528:	717b      	strb	r3, [r7, #5]
 800052a:	4613      	mov	r3, r2
 800052c:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_WHITE);
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	b298      	uxth	r0, r3
 8000532:	79bb      	ldrb	r3, [r7, #6]
 8000534:	b299      	uxth	r1, r3
 8000536:	797b      	ldrb	r3, [r7, #5]
 8000538:	b29a      	uxth	r2, r3
 800053a:	793b      	ldrb	r3, [r7, #4]
 800053c:	b29b      	uxth	r3, r3
 800053e:	2401      	movs	r4, #1
 8000540:	9400      	str	r4, [sp, #0]
 8000542:	f000 fd03 	bl	8000f4c <SSD1306_DrawFilledRectangle>
}
 8000546:	bf00      	nop
 8000548:	370c      	adds	r7, #12
 800054a:	46bd      	mov	sp, r7
 800054c:	bd90      	pop	{r4, r7, pc}
	...

08000550 <SIM800L_Init>:
#include <string.h>
#include <stdio.h>

static UART_HandleTypeDef *gsm_uart;

void SIM800L_Init(UART_HandleTypeDef *huart) {
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
    gsm_uart = huart;
 8000558:	4a03      	ldr	r2, [pc, #12]	@ (8000568 <SIM800L_Init+0x18>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	6013      	str	r3, [r2, #0]
}
 800055e:	bf00      	nop
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr
 8000568:	20000160 	.word	0x20000160

0800056c <send_cmd>:

static void send_cmd(const char *cmd, uint32_t delay) {
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(gsm_uart, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000576:	4b0a      	ldr	r3, [pc, #40]	@ (80005a0 <send_cmd+0x34>)
 8000578:	681c      	ldr	r4, [r3, #0]
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f7ff fde6 	bl	800014c <strlen>
 8000580:	4603      	mov	r3, r0
 8000582:	b29a      	uxth	r2, r3
 8000584:	f04f 33ff 	mov.w	r3, #4294967295
 8000588:	6879      	ldr	r1, [r7, #4]
 800058a:	4620      	mov	r0, r4
 800058c:	f002 fc96 	bl	8002ebc <HAL_UART_Transmit>
    HAL_Delay(delay);
 8000590:	6838      	ldr	r0, [r7, #0]
 8000592:	f000 fe23 	bl	80011dc <HAL_Delay>
}
 8000596:	bf00      	nop
 8000598:	370c      	adds	r7, #12
 800059a:	46bd      	mov	sp, r7
 800059c:	bd90      	pop	{r4, r7, pc}
 800059e:	bf00      	nop
 80005a0:	20000160 	.word	0x20000160

080005a4 <SIM800L_SendSMS>:

void SIM800L_SendSMS(const char *number, const char *message) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b0a4      	sub	sp, #144	@ 0x90
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
    char buf[128];
    send_cmd("AT\r\n", 500);
 80005ae:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005b2:	4815      	ldr	r0, [pc, #84]	@ (8000608 <SIM800L_SendSMS+0x64>)
 80005b4:	f7ff ffda 	bl	800056c <send_cmd>
    send_cmd("AT+CMGF=1\r\n", 500); // text mode
 80005b8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005bc:	4813      	ldr	r0, [pc, #76]	@ (800060c <SIM800L_SendSMS+0x68>)
 80005be:	f7ff ffd5 	bl	800056c <send_cmd>
    snprintf(buf, sizeof(buf), "AT+CMGS=\"%s\"\r\n", number);
 80005c2:	f107 0010 	add.w	r0, r7, #16
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4a11      	ldr	r2, [pc, #68]	@ (8000610 <SIM800L_SendSMS+0x6c>)
 80005ca:	2180      	movs	r1, #128	@ 0x80
 80005cc:	f002 fe4a 	bl	8003264 <sniprintf>
    send_cmd(buf, 500);
 80005d0:	f107 0310 	add.w	r3, r7, #16
 80005d4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005d8:	4618      	mov	r0, r3
 80005da:	f7ff ffc7 	bl	800056c <send_cmd>
    send_cmd(message, 500);
 80005de:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005e2:	6838      	ldr	r0, [r7, #0]
 80005e4:	f7ff ffc2 	bl	800056c <send_cmd>
    uint8_t ctrlZ = 26; // end of SMS
 80005e8:	231a      	movs	r3, #26
 80005ea:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(gsm_uart, &ctrlZ, 1, HAL_MAX_DELAY);
 80005ec:	4b09      	ldr	r3, [pc, #36]	@ (8000614 <SIM800L_SendSMS+0x70>)
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	f107 010f 	add.w	r1, r7, #15
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	2201      	movs	r2, #1
 80005fa:	f002 fc5f 	bl	8002ebc <HAL_UART_Transmit>
}
 80005fe:	bf00      	nop
 8000600:	3790      	adds	r7, #144	@ 0x90
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	08003c94 	.word	0x08003c94
 800060c:	08003c9c 	.word	0x08003c9c
 8000610:	08003ca8 	.word	0x08003ca8
 8000614:	20000160 	.word	0x20000160

08000618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800061e:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <HAL_MspInit+0x5c>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	4a14      	ldr	r2, [pc, #80]	@ (8000674 <HAL_MspInit+0x5c>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6193      	str	r3, [r2, #24]
 800062a:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <HAL_MspInit+0x5c>)
 800062c:	699b      	ldr	r3, [r3, #24]
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	60bb      	str	r3, [r7, #8]
 8000634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <HAL_MspInit+0x5c>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	4a0e      	ldr	r2, [pc, #56]	@ (8000674 <HAL_MspInit+0x5c>)
 800063c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000640:	61d3      	str	r3, [r2, #28]
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <HAL_MspInit+0x5c>)
 8000644:	69db      	ldr	r3, [r3, #28]
 8000646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <HAL_MspInit+0x60>)
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	4a04      	ldr	r2, [pc, #16]	@ (8000678 <HAL_MspInit+0x60>)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	40021000 	.word	0x40021000
 8000678:	40010000 	.word	0x40010000

0800067c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b088      	sub	sp, #32
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000684:	f107 0310 	add.w	r3, r7, #16
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a15      	ldr	r2, [pc, #84]	@ (80006ec <HAL_I2C_MspInit+0x70>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d123      	bne.n	80006e4 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800069c:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <HAL_I2C_MspInit+0x74>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	4a13      	ldr	r2, [pc, #76]	@ (80006f0 <HAL_I2C_MspInit+0x74>)
 80006a2:	f043 0308 	orr.w	r3, r3, #8
 80006a6:	6193      	str	r3, [r2, #24]
 80006a8:	4b11      	ldr	r3, [pc, #68]	@ (80006f0 <HAL_I2C_MspInit+0x74>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	f003 0308 	and.w	r3, r3, #8
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006b4:	23c0      	movs	r3, #192	@ 0xc0
 80006b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006b8:	2312      	movs	r3, #18
 80006ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006bc:	2303      	movs	r3, #3
 80006be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c0:	f107 0310 	add.w	r3, r7, #16
 80006c4:	4619      	mov	r1, r3
 80006c6:	480b      	ldr	r0, [pc, #44]	@ (80006f4 <HAL_I2C_MspInit+0x78>)
 80006c8:	f001 f81a 	bl	8001700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006cc:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <HAL_I2C_MspInit+0x74>)
 80006ce:	69db      	ldr	r3, [r3, #28]
 80006d0:	4a07      	ldr	r2, [pc, #28]	@ (80006f0 <HAL_I2C_MspInit+0x74>)
 80006d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006d6:	61d3      	str	r3, [r2, #28]
 80006d8:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <HAL_I2C_MspInit+0x74>)
 80006da:	69db      	ldr	r3, [r3, #28]
 80006dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80006e4:	bf00      	nop
 80006e6:	3720      	adds	r7, #32
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40005400 	.word	0x40005400
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40010c00 	.word	0x40010c00

080006f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000700:	f107 0310 	add.w	r3, r7, #16
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a2f      	ldr	r2, [pc, #188]	@ (80007d0 <HAL_UART_MspInit+0xd8>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d157      	bne.n	80007c8 <HAL_UART_MspInit+0xd0>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000718:	4b2e      	ldr	r3, [pc, #184]	@ (80007d4 <HAL_UART_MspInit+0xdc>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	4a2d      	ldr	r2, [pc, #180]	@ (80007d4 <HAL_UART_MspInit+0xdc>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000722:	6193      	str	r3, [r2, #24]
 8000724:	4b2b      	ldr	r3, [pc, #172]	@ (80007d4 <HAL_UART_MspInit+0xdc>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800072c:	60fb      	str	r3, [r7, #12]
 800072e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000730:	4b28      	ldr	r3, [pc, #160]	@ (80007d4 <HAL_UART_MspInit+0xdc>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a27      	ldr	r2, [pc, #156]	@ (80007d4 <HAL_UART_MspInit+0xdc>)
 8000736:	f043 0304 	orr.w	r3, r3, #4
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b25      	ldr	r3, [pc, #148]	@ (80007d4 <HAL_UART_MspInit+0xdc>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f003 0304 	and.w	r3, r3, #4
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800074c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074e:	2302      	movs	r3, #2
 8000750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000752:	2303      	movs	r3, #3
 8000754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000756:	f107 0310 	add.w	r3, r7, #16
 800075a:	4619      	mov	r1, r3
 800075c:	481e      	ldr	r0, [pc, #120]	@ (80007d8 <HAL_UART_MspInit+0xe0>)
 800075e:	f000 ffcf 	bl	8001700 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000766:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	4818      	ldr	r0, [pc, #96]	@ (80007d8 <HAL_UART_MspInit+0xe0>)
 8000778:	f000 ffc2 	bl	8001700 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800077c:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 800077e:	4a18      	ldr	r2, [pc, #96]	@ (80007e0 <HAL_UART_MspInit+0xe8>)
 8000780:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000782:	4b16      	ldr	r3, [pc, #88]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000788:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800078e:	4b13      	ldr	r3, [pc, #76]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 8000790:	2280      	movs	r2, #128	@ 0x80
 8000792:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000794:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800079a:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 800079c:	2200      	movs	r2, #0
 800079e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 80007a2:	2220      	movs	r2, #32
 80007a4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80007ac:	480b      	ldr	r0, [pc, #44]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 80007ae:	f000 fe47 	bl	8001440 <HAL_DMA_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80007b8:	f7ff fe6e 	bl	8000498 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4a07      	ldr	r2, [pc, #28]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 80007c0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80007c2:	4a06      	ldr	r2, [pc, #24]	@ (80007dc <HAL_UART_MspInit+0xe4>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80007c8:	bf00      	nop
 80007ca:	3720      	adds	r7, #32
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40013800 	.word	0x40013800
 80007d4:	40021000 	.word	0x40021000
 80007d8:	40010800 	.word	0x40010800
 80007dc:	2000011c 	.word	0x2000011c
 80007e0:	40020058 	.word	0x40020058

080007e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <NMI_Handler+0x4>

080007ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <HardFault_Handler+0x4>

080007f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <MemManage_Handler+0x4>

080007fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <UsageFault_Handler+0x4>

0800080c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr

08000830 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000834:	f000 fcb6 	bl	80011a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}

0800083c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000840:	4802      	ldr	r0, [pc, #8]	@ (800084c <DMA1_Channel5_IRQHandler+0x10>)
 8000842:	f000 fe57 	bl	80014f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000011c 	.word	0x2000011c

08000850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000858:	4a14      	ldr	r2, [pc, #80]	@ (80008ac <_sbrk+0x5c>)
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <_sbrk+0x60>)
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000864:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <_sbrk+0x64>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d102      	bne.n	8000872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800086c:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <_sbrk+0x64>)
 800086e:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <_sbrk+0x68>)
 8000870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000872:	4b10      	ldr	r3, [pc, #64]	@ (80008b4 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	429a      	cmp	r2, r3
 800087e:	d207      	bcs.n	8000890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000880:	f002 fd2e 	bl	80032e0 <__errno>
 8000884:	4603      	mov	r3, r0
 8000886:	220c      	movs	r2, #12
 8000888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
 800088e:	e009      	b.n	80008a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000890:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <_sbrk+0x64>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000896:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <_sbrk+0x64>)
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	4a05      	ldr	r2, [pc, #20]	@ (80008b4 <_sbrk+0x64>)
 80008a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008a2:	68fb      	ldr	r3, [r7, #12]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20005000 	.word	0x20005000
 80008b0:	00000400 	.word	0x00000400
 80008b4:	20000164 	.word	0x20000164
 80008b8:	200006c0 	.word	0x200006c0

080008bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008c8:	f7ff fff8 	bl	80008bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008cc:	480b      	ldr	r0, [pc, #44]	@ (80008fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008ce:	490c      	ldr	r1, [pc, #48]	@ (8000900 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000904 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a09      	ldr	r2, [pc, #36]	@ (8000908 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008e4:	4c09      	ldr	r4, [pc, #36]	@ (800090c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008f2:	f002 fcfb 	bl	80032ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f6:	f7ff fcaf 	bl	8000258 <main>
  bx lr
 80008fa:	4770      	bx	lr
  ldr r0, =_sdata
 80008fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000900:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000904:	080044a8 	.word	0x080044a8
  ldr r2, =_sbss
 8000908:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800090c:	200006bc 	.word	0x200006bc

08000910 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000910:	e7fe      	b.n	8000910 <ADC1_2_IRQHandler>
	...

08000914 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800091a:	f000 fb65 	bl	8000fe8 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800091e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000922:	2201      	movs	r2, #1
 8000924:	2178      	movs	r1, #120	@ 0x78
 8000926:	485b      	ldr	r0, [pc, #364]	@ (8000a94 <SSD1306_Init+0x180>)
 8000928:	f001 fae0 	bl	8001eec <HAL_I2C_IsDeviceReady>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000932:	2300      	movs	r3, #0
 8000934:	e0a9      	b.n	8000a8a <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000936:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800093a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800093c:	e002      	b.n	8000944 <SSD1306_Init+0x30>
		p--;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3b01      	subs	r3, #1
 8000942:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d1f9      	bne.n	800093e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800094a:	22ae      	movs	r2, #174	@ 0xae
 800094c:	2100      	movs	r1, #0
 800094e:	2078      	movs	r0, #120	@ 0x78
 8000950:	f000 fbc4 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000954:	2220      	movs	r2, #32
 8000956:	2100      	movs	r1, #0
 8000958:	2078      	movs	r0, #120	@ 0x78
 800095a:	f000 fbbf 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800095e:	2210      	movs	r2, #16
 8000960:	2100      	movs	r1, #0
 8000962:	2078      	movs	r0, #120	@ 0x78
 8000964:	f000 fbba 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000968:	22b0      	movs	r2, #176	@ 0xb0
 800096a:	2100      	movs	r1, #0
 800096c:	2078      	movs	r0, #120	@ 0x78
 800096e:	f000 fbb5 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000972:	22c8      	movs	r2, #200	@ 0xc8
 8000974:	2100      	movs	r1, #0
 8000976:	2078      	movs	r0, #120	@ 0x78
 8000978:	f000 fbb0 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800097c:	2200      	movs	r2, #0
 800097e:	2100      	movs	r1, #0
 8000980:	2078      	movs	r0, #120	@ 0x78
 8000982:	f000 fbab 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000986:	2210      	movs	r2, #16
 8000988:	2100      	movs	r1, #0
 800098a:	2078      	movs	r0, #120	@ 0x78
 800098c:	f000 fba6 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000990:	2240      	movs	r2, #64	@ 0x40
 8000992:	2100      	movs	r1, #0
 8000994:	2078      	movs	r0, #120	@ 0x78
 8000996:	f000 fba1 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800099a:	2281      	movs	r2, #129	@ 0x81
 800099c:	2100      	movs	r1, #0
 800099e:	2078      	movs	r0, #120	@ 0x78
 80009a0:	f000 fb9c 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80009a4:	22ff      	movs	r2, #255	@ 0xff
 80009a6:	2100      	movs	r1, #0
 80009a8:	2078      	movs	r0, #120	@ 0x78
 80009aa:	f000 fb97 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80009ae:	22a1      	movs	r2, #161	@ 0xa1
 80009b0:	2100      	movs	r1, #0
 80009b2:	2078      	movs	r0, #120	@ 0x78
 80009b4:	f000 fb92 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80009b8:	22a6      	movs	r2, #166	@ 0xa6
 80009ba:	2100      	movs	r1, #0
 80009bc:	2078      	movs	r0, #120	@ 0x78
 80009be:	f000 fb8d 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80009c2:	22a8      	movs	r2, #168	@ 0xa8
 80009c4:	2100      	movs	r1, #0
 80009c6:	2078      	movs	r0, #120	@ 0x78
 80009c8:	f000 fb88 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80009cc:	223f      	movs	r2, #63	@ 0x3f
 80009ce:	2100      	movs	r1, #0
 80009d0:	2078      	movs	r0, #120	@ 0x78
 80009d2:	f000 fb83 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80009d6:	22a4      	movs	r2, #164	@ 0xa4
 80009d8:	2100      	movs	r1, #0
 80009da:	2078      	movs	r0, #120	@ 0x78
 80009dc:	f000 fb7e 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80009e0:	22d3      	movs	r2, #211	@ 0xd3
 80009e2:	2100      	movs	r1, #0
 80009e4:	2078      	movs	r0, #120	@ 0x78
 80009e6:	f000 fb79 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80009ea:	2200      	movs	r2, #0
 80009ec:	2100      	movs	r1, #0
 80009ee:	2078      	movs	r0, #120	@ 0x78
 80009f0:	f000 fb74 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80009f4:	22d5      	movs	r2, #213	@ 0xd5
 80009f6:	2100      	movs	r1, #0
 80009f8:	2078      	movs	r0, #120	@ 0x78
 80009fa:	f000 fb6f 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80009fe:	22f0      	movs	r2, #240	@ 0xf0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2078      	movs	r0, #120	@ 0x78
 8000a04:	f000 fb6a 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000a08:	22d9      	movs	r2, #217	@ 0xd9
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2078      	movs	r0, #120	@ 0x78
 8000a0e:	f000 fb65 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000a12:	2222      	movs	r2, #34	@ 0x22
 8000a14:	2100      	movs	r1, #0
 8000a16:	2078      	movs	r0, #120	@ 0x78
 8000a18:	f000 fb60 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000a1c:	22da      	movs	r2, #218	@ 0xda
 8000a1e:	2100      	movs	r1, #0
 8000a20:	2078      	movs	r0, #120	@ 0x78
 8000a22:	f000 fb5b 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000a26:	2212      	movs	r2, #18
 8000a28:	2100      	movs	r1, #0
 8000a2a:	2078      	movs	r0, #120	@ 0x78
 8000a2c:	f000 fb56 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000a30:	22db      	movs	r2, #219	@ 0xdb
 8000a32:	2100      	movs	r1, #0
 8000a34:	2078      	movs	r0, #120	@ 0x78
 8000a36:	f000 fb51 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000a3a:	2220      	movs	r2, #32
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	2078      	movs	r0, #120	@ 0x78
 8000a40:	f000 fb4c 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000a44:	228d      	movs	r2, #141	@ 0x8d
 8000a46:	2100      	movs	r1, #0
 8000a48:	2078      	movs	r0, #120	@ 0x78
 8000a4a:	f000 fb47 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000a4e:	2214      	movs	r2, #20
 8000a50:	2100      	movs	r1, #0
 8000a52:	2078      	movs	r0, #120	@ 0x78
 8000a54:	f000 fb42 	bl	80010dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000a58:	22af      	movs	r2, #175	@ 0xaf
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	2078      	movs	r0, #120	@ 0x78
 8000a5e:	f000 fb3d 	bl	80010dc <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000a62:	222e      	movs	r2, #46	@ 0x2e
 8000a64:	2100      	movs	r1, #0
 8000a66:	2078      	movs	r0, #120	@ 0x78
 8000a68:	f000 fb38 	bl	80010dc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	f000 f843 	bl	8000af8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000a72:	f000 f813 	bl	8000a9c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000a76:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <SSD1306_Init+0x184>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000a7c:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <SSD1306_Init+0x184>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000a82:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <SSD1306_Init+0x184>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000a88:	2301      	movs	r3, #1
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000080 	.word	0x20000080
 8000a98:	20000568 	.word	0x20000568

08000a9c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	71fb      	strb	r3, [r7, #7]
 8000aa6:	e01d      	b.n	8000ae4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	3b50      	subs	r3, #80	@ 0x50
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	461a      	mov	r2, r3
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	2078      	movs	r0, #120	@ 0x78
 8000ab4:	f000 fb12 	bl	80010dc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2100      	movs	r1, #0
 8000abc:	2078      	movs	r0, #120	@ 0x78
 8000abe:	f000 fb0d 	bl	80010dc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000ac2:	2210      	movs	r2, #16
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2078      	movs	r0, #120	@ 0x78
 8000ac8:	f000 fb08 	bl	80010dc <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	01db      	lsls	r3, r3, #7
 8000ad0:	4a08      	ldr	r2, [pc, #32]	@ (8000af4 <SSD1306_UpdateScreen+0x58>)
 8000ad2:	441a      	add	r2, r3
 8000ad4:	2380      	movs	r3, #128	@ 0x80
 8000ad6:	2140      	movs	r1, #64	@ 0x40
 8000ad8:	2078      	movs	r0, #120	@ 0x78
 8000ada:	f000 fa99 	bl	8001010 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	71fb      	strb	r3, [r7, #7]
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	2b07      	cmp	r3, #7
 8000ae8:	d9de      	bls.n	8000aa8 <SSD1306_UpdateScreen+0xc>
	}
}
 8000aea:	bf00      	nop
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000168 	.word	0x20000168

08000af8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d101      	bne.n	8000b0c <SSD1306_Fill+0x14>
 8000b08:	2300      	movs	r3, #0
 8000b0a:	e000      	b.n	8000b0e <SSD1306_Fill+0x16>
 8000b0c:	23ff      	movs	r3, #255	@ 0xff
 8000b0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b12:	4619      	mov	r1, r3
 8000b14:	4803      	ldr	r0, [pc, #12]	@ (8000b24 <SSD1306_Fill+0x2c>)
 8000b16:	f002 fbdb 	bl	80032d0 <memset>
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000168 	.word	0x20000168

08000b28 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	80fb      	strh	r3, [r7, #6]
 8000b32:	460b      	mov	r3, r1
 8000b34:	80bb      	strh	r3, [r7, #4]
 8000b36:	4613      	mov	r3, r2
 8000b38:	70fb      	strb	r3, [r7, #3]
	if (
 8000b3a:	88fb      	ldrh	r3, [r7, #6]
 8000b3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b3e:	d848      	bhi.n	8000bd2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000b40:	88bb      	ldrh	r3, [r7, #4]
 8000b42:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b44:	d845      	bhi.n	8000bd2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000b46:	4b25      	ldr	r3, [pc, #148]	@ (8000bdc <SSD1306_DrawPixel+0xb4>)
 8000b48:	791b      	ldrb	r3, [r3, #4]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d006      	beq.n	8000b5c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000b4e:	78fb      	ldrb	r3, [r7, #3]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	bf0c      	ite	eq
 8000b54:	2301      	moveq	r3, #1
 8000b56:	2300      	movne	r3, #0
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000b5c:	78fb      	ldrb	r3, [r7, #3]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d11a      	bne.n	8000b98 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000b62:	88fa      	ldrh	r2, [r7, #6]
 8000b64:	88bb      	ldrh	r3, [r7, #4]
 8000b66:	08db      	lsrs	r3, r3, #3
 8000b68:	b298      	uxth	r0, r3
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	01db      	lsls	r3, r3, #7
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a1b      	ldr	r2, [pc, #108]	@ (8000be0 <SSD1306_DrawPixel+0xb8>)
 8000b72:	5cd3      	ldrb	r3, [r2, r3]
 8000b74:	b25a      	sxtb	r2, r3
 8000b76:	88bb      	ldrh	r3, [r7, #4]
 8000b78:	f003 0307 	and.w	r3, r3, #7
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	4313      	orrs	r3, r2
 8000b86:	b259      	sxtb	r1, r3
 8000b88:	88fa      	ldrh	r2, [r7, #6]
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	01db      	lsls	r3, r3, #7
 8000b8e:	4413      	add	r3, r2
 8000b90:	b2c9      	uxtb	r1, r1
 8000b92:	4a13      	ldr	r2, [pc, #76]	@ (8000be0 <SSD1306_DrawPixel+0xb8>)
 8000b94:	54d1      	strb	r1, [r2, r3]
 8000b96:	e01d      	b.n	8000bd4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000b98:	88fa      	ldrh	r2, [r7, #6]
 8000b9a:	88bb      	ldrh	r3, [r7, #4]
 8000b9c:	08db      	lsrs	r3, r3, #3
 8000b9e:	b298      	uxth	r0, r3
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	01db      	lsls	r3, r3, #7
 8000ba4:	4413      	add	r3, r2
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	@ (8000be0 <SSD1306_DrawPixel+0xb8>)
 8000ba8:	5cd3      	ldrb	r3, [r2, r3]
 8000baa:	b25a      	sxtb	r2, r3
 8000bac:	88bb      	ldrh	r3, [r7, #4]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb8:	b25b      	sxtb	r3, r3
 8000bba:	43db      	mvns	r3, r3
 8000bbc:	b25b      	sxtb	r3, r3
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	b259      	sxtb	r1, r3
 8000bc2:	88fa      	ldrh	r2, [r7, #6]
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	01db      	lsls	r3, r3, #7
 8000bc8:	4413      	add	r3, r2
 8000bca:	b2c9      	uxtb	r1, r1
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <SSD1306_DrawPixel+0xb8>)
 8000bce:	54d1      	strb	r1, [r2, r3]
 8000bd0:	e000      	b.n	8000bd4 <SSD1306_DrawPixel+0xac>
		return;
 8000bd2:	bf00      	nop
	}
}
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr
 8000bdc:	20000568 	.word	0x20000568
 8000be0:	20000168 	.word	0x20000168

08000be4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	460a      	mov	r2, r1
 8000bee:	80fb      	strh	r3, [r7, #6]
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000bf4:	4a05      	ldr	r2, [pc, #20]	@ (8000c0c <SSD1306_GotoXY+0x28>)
 8000bf6:	88fb      	ldrh	r3, [r7, #6]
 8000bf8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000bfa:	4a04      	ldr	r2, [pc, #16]	@ (8000c0c <SSD1306_GotoXY+0x28>)
 8000bfc:	88bb      	ldrh	r3, [r7, #4]
 8000bfe:	8053      	strh	r3, [r2, #2]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	20000568 	.word	0x20000568

08000c10 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c20:	4b39      	ldr	r3, [pc, #228]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
	if (
 8000c2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c2e:	dc07      	bgt.n	8000c40 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000c30:	4b35      	ldr	r3, [pc, #212]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000c32:	885b      	ldrh	r3, [r3, #2]
 8000c34:	461a      	mov	r2, r3
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	785b      	ldrb	r3, [r3, #1]
 8000c3a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c3e:	dd01      	ble.n	8000c44 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	e05d      	b.n	8000d00 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e04b      	b.n	8000ce2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	3b20      	subs	r3, #32
 8000c52:	6839      	ldr	r1, [r7, #0]
 8000c54:	7849      	ldrb	r1, [r1, #1]
 8000c56:	fb01 f303 	mul.w	r3, r1, r3
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	440b      	add	r3, r1
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	4413      	add	r3, r2
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000c68:	2300      	movs	r3, #0
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	e030      	b.n	8000cd0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d010      	beq.n	8000ca0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000c7e:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000c80:	881a      	ldrh	r2, [r3, #0]
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	b29b      	uxth	r3, r3
 8000c86:	4413      	add	r3, r2
 8000c88:	b298      	uxth	r0, r3
 8000c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000c8c:	885a      	ldrh	r2, [r3, #2]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	4413      	add	r3, r2
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	79ba      	ldrb	r2, [r7, #6]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	f7ff ff45 	bl	8000b28 <SSD1306_DrawPixel>
 8000c9e:	e014      	b.n	8000cca <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000ca0:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000ca2:	881a      	ldrh	r2, [r3, #0]
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	4413      	add	r3, r2
 8000caa:	b298      	uxth	r0, r3
 8000cac:	4b16      	ldr	r3, [pc, #88]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000cae:	885a      	ldrh	r2, [r3, #2]
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	4413      	add	r3, r2
 8000cb6:	b299      	uxth	r1, r3
 8000cb8:	79bb      	ldrb	r3, [r7, #6]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	bf0c      	ite	eq
 8000cbe:	2301      	moveq	r3, #1
 8000cc0:	2300      	movne	r3, #0
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	f7ff ff2f 	bl	8000b28 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	613b      	str	r3, [r7, #16]
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d3c8      	bcc.n	8000c6e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	785b      	ldrb	r3, [r3, #1]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d3ad      	bcc.n	8000c4a <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000cee:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	4b03      	ldr	r3, [pc, #12]	@ (8000d08 <SSD1306_Putc+0xf8>)
 8000cfc:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000568 	.word	0x20000568

08000d0c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	4613      	mov	r3, r2
 8000d18:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000d1a:	e012      	b.n	8000d42 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	79fa      	ldrb	r2, [r7, #7]
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff ff73 	bl	8000c10 <SSD1306_Putc>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d002      	beq.n	8000d3c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	e008      	b.n	8000d4e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1e8      	bne.n	8000d1c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	781b      	ldrb	r3, [r3, #0]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8000d56:	b590      	push	{r4, r7, lr}
 8000d58:	b087      	sub	sp, #28
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	4611      	mov	r1, r2
 8000d62:	461a      	mov	r2, r3
 8000d64:	4623      	mov	r3, r4
 8000d66:	80fb      	strh	r3, [r7, #6]
 8000d68:	4603      	mov	r3, r0
 8000d6a:	80bb      	strh	r3, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	807b      	strh	r3, [r7, #2]
 8000d70:	4613      	mov	r3, r2
 8000d72:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8000d74:	88fb      	ldrh	r3, [r7, #6]
 8000d76:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d78:	d901      	bls.n	8000d7e <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8000d7a:	237f      	movs	r3, #127	@ 0x7f
 8000d7c:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8000d7e:	887b      	ldrh	r3, [r7, #2]
 8000d80:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d82:	d901      	bls.n	8000d88 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8000d84:	237f      	movs	r3, #127	@ 0x7f
 8000d86:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8000d88:	88bb      	ldrh	r3, [r7, #4]
 8000d8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d8c:	d901      	bls.n	8000d92 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8000d8e:	233f      	movs	r3, #63	@ 0x3f
 8000d90:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8000d92:	883b      	ldrh	r3, [r7, #0]
 8000d94:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d96:	d901      	bls.n	8000d9c <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8000d98:	233f      	movs	r3, #63	@ 0x3f
 8000d9a:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8000d9c:	88fa      	ldrh	r2, [r7, #6]
 8000d9e:	887b      	ldrh	r3, [r7, #2]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d205      	bcs.n	8000db0 <SSD1306_DrawLine+0x5a>
 8000da4:	887a      	ldrh	r2, [r7, #2]
 8000da6:	88fb      	ldrh	r3, [r7, #6]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	e004      	b.n	8000dba <SSD1306_DrawLine+0x64>
 8000db0:	88fa      	ldrh	r2, [r7, #6]
 8000db2:	887b      	ldrh	r3, [r7, #2]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	b21b      	sxth	r3, r3
 8000dba:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8000dbc:	88ba      	ldrh	r2, [r7, #4]
 8000dbe:	883b      	ldrh	r3, [r7, #0]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d205      	bcs.n	8000dd0 <SSD1306_DrawLine+0x7a>
 8000dc4:	883a      	ldrh	r2, [r7, #0]
 8000dc6:	88bb      	ldrh	r3, [r7, #4]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b21b      	sxth	r3, r3
 8000dce:	e004      	b.n	8000dda <SSD1306_DrawLine+0x84>
 8000dd0:	88ba      	ldrh	r2, [r7, #4]
 8000dd2:	883b      	ldrh	r3, [r7, #0]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	b21b      	sxth	r3, r3
 8000dda:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8000ddc:	88fa      	ldrh	r2, [r7, #6]
 8000dde:	887b      	ldrh	r3, [r7, #2]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d201      	bcs.n	8000de8 <SSD1306_DrawLine+0x92>
 8000de4:	2301      	movs	r3, #1
 8000de6:	e001      	b.n	8000dec <SSD1306_DrawLine+0x96>
 8000de8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dec:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8000dee:	88ba      	ldrh	r2, [r7, #4]
 8000df0:	883b      	ldrh	r3, [r7, #0]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d201      	bcs.n	8000dfa <SSD1306_DrawLine+0xa4>
 8000df6:	2301      	movs	r3, #1
 8000df8:	e001      	b.n	8000dfe <SSD1306_DrawLine+0xa8>
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfe:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8000e00:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000e04:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	dd06      	ble.n	8000e1a <SSD1306_DrawLine+0xc4>
 8000e0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e10:	0fda      	lsrs	r2, r3, #31
 8000e12:	4413      	add	r3, r2
 8000e14:	105b      	asrs	r3, r3, #1
 8000e16:	b21b      	sxth	r3, r3
 8000e18:	e006      	b.n	8000e28 <SSD1306_DrawLine+0xd2>
 8000e1a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e1e:	0fda      	lsrs	r2, r3, #31
 8000e20:	4413      	add	r3, r2
 8000e22:	105b      	asrs	r3, r3, #1
 8000e24:	425b      	negs	r3, r3
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8000e2a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d129      	bne.n	8000e86 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8000e32:	883a      	ldrh	r2, [r7, #0]
 8000e34:	88bb      	ldrh	r3, [r7, #4]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d205      	bcs.n	8000e46 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8000e3a:	883b      	ldrh	r3, [r7, #0]
 8000e3c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000e3e:	88bb      	ldrh	r3, [r7, #4]
 8000e40:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000e42:	893b      	ldrh	r3, [r7, #8]
 8000e44:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8000e46:	887a      	ldrh	r2, [r7, #2]
 8000e48:	88fb      	ldrh	r3, [r7, #6]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d205      	bcs.n	8000e5a <SSD1306_DrawLine+0x104>
			tmp = x1;
 8000e4e:	887b      	ldrh	r3, [r7, #2]
 8000e50:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000e56:	893b      	ldrh	r3, [r7, #8]
 8000e58:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8000e5a:	88bb      	ldrh	r3, [r7, #4]
 8000e5c:	82bb      	strh	r3, [r7, #20]
 8000e5e:	e00c      	b.n	8000e7a <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8000e60:	8ab9      	ldrh	r1, [r7, #20]
 8000e62:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000e66:	88fb      	ldrh	r3, [r7, #6]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fe5d 	bl	8000b28 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8000e6e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	3301      	adds	r3, #1
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	82bb      	strh	r3, [r7, #20]
 8000e7a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000e7e:	883b      	ldrh	r3, [r7, #0]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dded      	ble.n	8000e60 <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8000e84:	e05f      	b.n	8000f46 <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8000e86:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d129      	bne.n	8000ee2 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8000e8e:	883a      	ldrh	r2, [r7, #0]
 8000e90:	88bb      	ldrh	r3, [r7, #4]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d205      	bcs.n	8000ea2 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8000e96:	883b      	ldrh	r3, [r7, #0]
 8000e98:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000e9a:	88bb      	ldrh	r3, [r7, #4]
 8000e9c:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000e9e:	893b      	ldrh	r3, [r7, #8]
 8000ea0:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8000ea2:	887a      	ldrh	r2, [r7, #2]
 8000ea4:	88fb      	ldrh	r3, [r7, #6]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d205      	bcs.n	8000eb6 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8000eaa:	887b      	ldrh	r3, [r7, #2]
 8000eac:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000eb2:	893b      	ldrh	r3, [r7, #8]
 8000eb4:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	82bb      	strh	r3, [r7, #20]
 8000eba:	e00c      	b.n	8000ed6 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8000ebc:	8abb      	ldrh	r3, [r7, #20]
 8000ebe:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000ec2:	88b9      	ldrh	r1, [r7, #4]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff fe2f 	bl	8000b28 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8000eca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	82bb      	strh	r3, [r7, #20]
 8000ed6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000eda:	887b      	ldrh	r3, [r7, #2]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	dded      	ble.n	8000ebc <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 8000ee0:	e031      	b.n	8000f46 <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8000ee2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000ee6:	88b9      	ldrh	r1, [r7, #4]
 8000ee8:	88fb      	ldrh	r3, [r7, #6]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fe1c 	bl	8000b28 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8000ef0:	88fa      	ldrh	r2, [r7, #6]
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d103      	bne.n	8000f00 <SSD1306_DrawLine+0x1aa>
 8000ef8:	88ba      	ldrh	r2, [r7, #4]
 8000efa:	883b      	ldrh	r3, [r7, #0]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d021      	beq.n	8000f44 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8000f00:	8afb      	ldrh	r3, [r7, #22]
 8000f02:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8000f04:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000f08:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f0c:	425b      	negs	r3, r3
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	dd08      	ble.n	8000f24 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8000f12:	8afa      	ldrh	r2, [r7, #22]
 8000f14:	8a3b      	ldrh	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8000f1c:	89fa      	ldrh	r2, [r7, #14]
 8000f1e:	88fb      	ldrh	r3, [r7, #6]
 8000f20:	4413      	add	r3, r2
 8000f22:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8000f24:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000f28:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	dad8      	bge.n	8000ee2 <SSD1306_DrawLine+0x18c>
			err += dx;
 8000f30:	8afa      	ldrh	r2, [r7, #22]
 8000f32:	8a7b      	ldrh	r3, [r7, #18]
 8000f34:	4413      	add	r3, r2
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8000f3a:	89ba      	ldrh	r2, [r7, #12]
 8000f3c:	88bb      	ldrh	r3, [r7, #4]
 8000f3e:	4413      	add	r3, r2
 8000f40:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8000f42:	e7ce      	b.n	8000ee2 <SSD1306_DrawLine+0x18c>
			break;
 8000f44:	bf00      	nop
		}
	}
}
 8000f46:	371c      	adds	r7, #28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd90      	pop	{r4, r7, pc}

08000f4c <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8000f4c:	b590      	push	{r4, r7, lr}
 8000f4e:	b087      	sub	sp, #28
 8000f50:	af02      	add	r7, sp, #8
 8000f52:	4604      	mov	r4, r0
 8000f54:	4608      	mov	r0, r1
 8000f56:	4611      	mov	r1, r2
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4623      	mov	r3, r4
 8000f5c:	80fb      	strh	r3, [r7, #6]
 8000f5e:	4603      	mov	r3, r0
 8000f60:	80bb      	strh	r3, [r7, #4]
 8000f62:	460b      	mov	r3, r1
 8000f64:	807b      	strh	r3, [r7, #2]
 8000f66:	4613      	mov	r3, r2
 8000f68:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f6e:	d836      	bhi.n	8000fde <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f74:	d833      	bhi.n	8000fde <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8000f76:	88fa      	ldrh	r2, [r7, #6]
 8000f78:	887b      	ldrh	r3, [r7, #2]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f7e:	dd03      	ble.n	8000f88 <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8000f80:	88fb      	ldrh	r3, [r7, #6]
 8000f82:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000f86:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8000f88:	88ba      	ldrh	r2, [r7, #4]
 8000f8a:	883b      	ldrh	r3, [r7, #0]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f90:	dd03      	ble.n	8000f9a <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8000f92:	88bb      	ldrh	r3, [r7, #4]
 8000f94:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000f98:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	73fb      	strb	r3, [r7, #15]
 8000f9e:	e018      	b.n	8000fd2 <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	88bb      	ldrh	r3, [r7, #4]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	b299      	uxth	r1, r3
 8000faa:	88fa      	ldrh	r2, [r7, #6]
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	4413      	add	r3, r2
 8000fb0:	b29c      	uxth	r4, r3
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	88bb      	ldrh	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	88f8      	ldrh	r0, [r7, #6]
 8000fbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	4622      	mov	r2, r4
 8000fc8:	f7ff fec5 	bl	8000d56 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	73fb      	strb	r3, [r7, #15]
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	883a      	ldrh	r2, [r7, #0]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d2e1      	bcs.n	8000fa0 <SSD1306_DrawFilledRectangle+0x54>
 8000fdc:	e000      	b.n	8000fe0 <SSD1306_DrawFilledRectangle+0x94>
		return;
 8000fde:	bf00      	nop
	}
}
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd90      	pop	{r4, r7, pc}
	...

08000fe8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000fee:	4b07      	ldr	r3, [pc, #28]	@ (800100c <ssd1306_I2C_Init+0x24>)
 8000ff0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000ff2:	e002      	b.n	8000ffa <ssd1306_I2C_Init+0x12>
		p--;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1f9      	bne.n	8000ff4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr
 800100c:	0003d090 	.word	0x0003d090

08001010 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b0c7      	sub	sp, #284	@ 0x11c
 8001014:	af02      	add	r7, sp, #8
 8001016:	4604      	mov	r4, r0
 8001018:	4608      	mov	r0, r1
 800101a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800101e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001022:	600a      	str	r2, [r1, #0]
 8001024:	4619      	mov	r1, r3
 8001026:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800102a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800102e:	4622      	mov	r2, r4
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001036:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800103a:	4602      	mov	r2, r0
 800103c:	701a      	strb	r2, [r3, #0]
 800103e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001042:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001046:	460a      	mov	r2, r1
 8001048:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800104a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800104e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001052:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001056:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800105a:	7812      	ldrb	r2, [r2, #0]
 800105c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800105e:	2300      	movs	r3, #0
 8001060:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001064:	e015      	b.n	8001092 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001066:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800106a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800106e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001072:	6812      	ldr	r2, [r2, #0]
 8001074:	441a      	add	r2, r3
 8001076:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800107a:	3301      	adds	r3, #1
 800107c:	7811      	ldrb	r1, [r2, #0]
 800107e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001082:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001086:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001088:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800108c:	3301      	adds	r3, #1
 800108e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001092:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001096:	b29b      	uxth	r3, r3
 8001098:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800109c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80010a0:	8812      	ldrh	r2, [r2, #0]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d8df      	bhi.n	8001066 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80010a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010aa:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b299      	uxth	r1, r3
 80010b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010b6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	3301      	adds	r3, #1
 80010be:	b29b      	uxth	r3, r3
 80010c0:	f107 020c 	add.w	r2, r7, #12
 80010c4:	200a      	movs	r0, #10
 80010c6:	9000      	str	r0, [sp, #0]
 80010c8:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <ssd1306_I2C_WriteMulti+0xc8>)
 80010ca:	f000 fe11 	bl	8001cf0 <HAL_I2C_Master_Transmit>
}
 80010ce:	bf00      	nop
 80010d0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd90      	pop	{r4, r7, pc}
 80010d8:	20000080 	.word	0x20000080

080010dc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af02      	add	r7, sp, #8
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
 80010e6:	460b      	mov	r3, r1
 80010e8:	71bb      	strb	r3, [r7, #6]
 80010ea:	4613      	mov	r3, r2
 80010ec:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80010ee:	79bb      	ldrb	r3, [r7, #6]
 80010f0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80010f2:	797b      	ldrb	r3, [r7, #5]
 80010f4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	b299      	uxth	r1, r3
 80010fa:	f107 020c 	add.w	r2, r7, #12
 80010fe:	230a      	movs	r3, #10
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2302      	movs	r3, #2
 8001104:	4803      	ldr	r0, [pc, #12]	@ (8001114 <ssd1306_I2C_Write+0x38>)
 8001106:	f000 fdf3 	bl	8001cf0 <HAL_I2C_Master_Transmit>
}
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000080 	.word	0x20000080

08001118 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800111c:	4b08      	ldr	r3, [pc, #32]	@ (8001140 <HAL_Init+0x28>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a07      	ldr	r2, [pc, #28]	@ (8001140 <HAL_Init+0x28>)
 8001122:	f043 0310 	orr.w	r3, r3, #16
 8001126:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001128:	2003      	movs	r0, #3
 800112a:	f000 f947 	bl	80013bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800112e:	200f      	movs	r0, #15
 8001130:	f000 f808 	bl	8001144 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001134:	f7ff fa70 	bl	8000618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40022000 	.word	0x40022000

08001144 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <HAL_InitTick+0x54>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b12      	ldr	r3, [pc, #72]	@ (800119c <HAL_InitTick+0x58>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800115a:	fbb3 f3f1 	udiv	r3, r3, r1
 800115e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f95f 	bl	8001426 <HAL_SYSTICK_Config>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e00e      	b.n	8001190 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b0f      	cmp	r3, #15
 8001176:	d80a      	bhi.n	800118e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001178:	2200      	movs	r2, #0
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	f04f 30ff 	mov.w	r0, #4294967295
 8001180:	f000 f927 	bl	80013d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001184:	4a06      	ldr	r2, [pc, #24]	@ (80011a0 <HAL_InitTick+0x5c>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
 800118c:	e000      	b.n	8001190 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
}
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000000 	.word	0x20000000
 800119c:	20000010 	.word	0x20000010
 80011a0:	2000000c 	.word	0x2000000c

080011a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a8:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <HAL_IncTick+0x1c>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <HAL_IncTick+0x20>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a03      	ldr	r2, [pc, #12]	@ (80011c4 <HAL_IncTick+0x20>)
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr
 80011c0:	20000010 	.word	0x20000010
 80011c4:	20000570 	.word	0x20000570

080011c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  return uwTick;
 80011cc:	4b02      	ldr	r3, [pc, #8]	@ (80011d8 <HAL_GetTick+0x10>)
 80011ce:	681b      	ldr	r3, [r3, #0]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	20000570 	.word	0x20000570

080011dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011e4:	f7ff fff0 	bl	80011c8 <HAL_GetTick>
 80011e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f4:	d005      	beq.n	8001202 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <HAL_Delay+0x44>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	461a      	mov	r2, r3
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	4413      	add	r3, r2
 8001200:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001202:	bf00      	nop
 8001204:	f7ff ffe0 	bl	80011c8 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	429a      	cmp	r2, r3
 8001212:	d8f7      	bhi.n	8001204 <HAL_Delay+0x28>
  {
  }
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000010 	.word	0x20000010

08001224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001234:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <__NVIC_SetPriorityGrouping+0x44>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001240:	4013      	ands	r3, r2
 8001242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800124c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001256:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <__NVIC_SetPriorityGrouping+0x44>)
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	60d3      	str	r3, [r2, #12]
}
 800125c:	bf00      	nop
 800125e:	3714      	adds	r7, #20
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001270:	4b04      	ldr	r3, [pc, #16]	@ (8001284 <__NVIC_GetPriorityGrouping+0x18>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	f003 0307 	and.w	r3, r3, #7
}
 800127a:	4618      	mov	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001296:	2b00      	cmp	r3, #0
 8001298:	db0b      	blt.n	80012b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	f003 021f 	and.w	r2, r3, #31
 80012a0:	4906      	ldr	r1, [pc, #24]	@ (80012bc <__NVIC_EnableIRQ+0x34>)
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	095b      	lsrs	r3, r3, #5
 80012a8:	2001      	movs	r0, #1
 80012aa:	fa00 f202 	lsl.w	r2, r0, r2
 80012ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr
 80012bc:	e000e100 	.word	0xe000e100

080012c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	db0a      	blt.n	80012ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	490c      	ldr	r1, [pc, #48]	@ (800130c <__NVIC_SetPriority+0x4c>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	b2d2      	uxtb	r2, r2
 80012e2:	440b      	add	r3, r1
 80012e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e8:	e00a      	b.n	8001300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	4908      	ldr	r1, [pc, #32]	@ (8001310 <__NVIC_SetPriority+0x50>)
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	3b04      	subs	r3, #4
 80012f8:	0112      	lsls	r2, r2, #4
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	440b      	add	r3, r1
 80012fe:	761a      	strb	r2, [r3, #24]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	e000e100 	.word	0xe000e100
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001314:	b480      	push	{r7}
 8001316:	b089      	sub	sp, #36	@ 0x24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	f1c3 0307 	rsb	r3, r3, #7
 800132e:	2b04      	cmp	r3, #4
 8001330:	bf28      	it	cs
 8001332:	2304      	movcs	r3, #4
 8001334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3304      	adds	r3, #4
 800133a:	2b06      	cmp	r3, #6
 800133c:	d902      	bls.n	8001344 <NVIC_EncodePriority+0x30>
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3b03      	subs	r3, #3
 8001342:	e000      	b.n	8001346 <NVIC_EncodePriority+0x32>
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	f04f 32ff 	mov.w	r2, #4294967295
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43da      	mvns	r2, r3
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	401a      	ands	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800135c:	f04f 31ff 	mov.w	r1, #4294967295
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	fa01 f303 	lsl.w	r3, r1, r3
 8001366:	43d9      	mvns	r1, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136c:	4313      	orrs	r3, r2
         );
}
 800136e:	4618      	mov	r0, r3
 8001370:	3724      	adds	r7, #36	@ 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3b01      	subs	r3, #1
 8001384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001388:	d301      	bcc.n	800138e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800138a:	2301      	movs	r3, #1
 800138c:	e00f      	b.n	80013ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <SysTick_Config+0x40>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3b01      	subs	r3, #1
 8001394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001396:	210f      	movs	r1, #15
 8001398:	f04f 30ff 	mov.w	r0, #4294967295
 800139c:	f7ff ff90 	bl	80012c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <SysTick_Config+0x40>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013a6:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <SysTick_Config+0x40>)
 80013a8:	2207      	movs	r2, #7
 80013aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	e000e010 	.word	0xe000e010

080013bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ff2d 	bl	8001224 <__NVIC_SetPriorityGrouping>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b086      	sub	sp, #24
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	60b9      	str	r1, [r7, #8]
 80013dc:	607a      	str	r2, [r7, #4]
 80013de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013e4:	f7ff ff42 	bl	800126c <__NVIC_GetPriorityGrouping>
 80013e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	68b9      	ldr	r1, [r7, #8]
 80013ee:	6978      	ldr	r0, [r7, #20]
 80013f0:	f7ff ff90 	bl	8001314 <NVIC_EncodePriority>
 80013f4:	4602      	mov	r2, r0
 80013f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff ff5f 	bl	80012c0 <__NVIC_SetPriority>
}
 8001402:	bf00      	nop
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	4603      	mov	r3, r0
 8001412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff35 	bl	8001288 <__NVIC_EnableIRQ>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff ffa2 	bl	8001378 <SysTick_Config>
 8001434:	4603      	mov	r3, r0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e043      	b.n	80014de <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	461a      	mov	r2, r3
 800145c:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <HAL_DMA_Init+0xa8>)
 800145e:	4413      	add	r3, r2
 8001460:	4a22      	ldr	r2, [pc, #136]	@ (80014ec <HAL_DMA_Init+0xac>)
 8001462:	fba2 2303 	umull	r2, r3, r2, r3
 8001466:	091b      	lsrs	r3, r3, #4
 8001468:	009a      	lsls	r2, r3, #2
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a1f      	ldr	r2, [pc, #124]	@ (80014f0 <HAL_DMA_Init+0xb0>)
 8001472:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2202      	movs	r2, #2
 8001478:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800148a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800148e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001498:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3714      	adds	r7, #20
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	bffdfff8 	.word	0xbffdfff8
 80014ec:	cccccccd 	.word	0xcccccccd
 80014f0:	40020000 	.word	0x40020000

080014f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001510:	2204      	movs	r2, #4
 8001512:	409a      	lsls	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	4013      	ands	r3, r2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d04f      	beq.n	80015bc <HAL_DMA_IRQHandler+0xc8>
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b00      	cmp	r3, #0
 8001524:	d04a      	beq.n	80015bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0320 	and.w	r3, r3, #32
 8001530:	2b00      	cmp	r3, #0
 8001532:	d107      	bne.n	8001544 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f022 0204 	bic.w	r2, r2, #4
 8001542:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a66      	ldr	r2, [pc, #408]	@ (80016e4 <HAL_DMA_IRQHandler+0x1f0>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d029      	beq.n	80015a2 <HAL_DMA_IRQHandler+0xae>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a65      	ldr	r2, [pc, #404]	@ (80016e8 <HAL_DMA_IRQHandler+0x1f4>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d022      	beq.n	800159e <HAL_DMA_IRQHandler+0xaa>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a63      	ldr	r2, [pc, #396]	@ (80016ec <HAL_DMA_IRQHandler+0x1f8>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d01a      	beq.n	8001598 <HAL_DMA_IRQHandler+0xa4>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a62      	ldr	r2, [pc, #392]	@ (80016f0 <HAL_DMA_IRQHandler+0x1fc>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d012      	beq.n	8001592 <HAL_DMA_IRQHandler+0x9e>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a60      	ldr	r2, [pc, #384]	@ (80016f4 <HAL_DMA_IRQHandler+0x200>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00a      	beq.n	800158c <HAL_DMA_IRQHandler+0x98>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a5f      	ldr	r2, [pc, #380]	@ (80016f8 <HAL_DMA_IRQHandler+0x204>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d102      	bne.n	8001586 <HAL_DMA_IRQHandler+0x92>
 8001580:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001584:	e00e      	b.n	80015a4 <HAL_DMA_IRQHandler+0xb0>
 8001586:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800158a:	e00b      	b.n	80015a4 <HAL_DMA_IRQHandler+0xb0>
 800158c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001590:	e008      	b.n	80015a4 <HAL_DMA_IRQHandler+0xb0>
 8001592:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001596:	e005      	b.n	80015a4 <HAL_DMA_IRQHandler+0xb0>
 8001598:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800159c:	e002      	b.n	80015a4 <HAL_DMA_IRQHandler+0xb0>
 800159e:	2340      	movs	r3, #64	@ 0x40
 80015a0:	e000      	b.n	80015a4 <HAL_DMA_IRQHandler+0xb0>
 80015a2:	2304      	movs	r3, #4
 80015a4:	4a55      	ldr	r2, [pc, #340]	@ (80016fc <HAL_DMA_IRQHandler+0x208>)
 80015a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	f000 8094 	beq.w	80016da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80015ba:	e08e      	b.n	80016da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c0:	2202      	movs	r2, #2
 80015c2:	409a      	lsls	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d056      	beq.n	800167a <HAL_DMA_IRQHandler+0x186>
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d051      	beq.n	800167a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0320 	and.w	r3, r3, #32
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d10b      	bne.n	80015fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f022 020a 	bic.w	r2, r2, #10
 80015f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a38      	ldr	r2, [pc, #224]	@ (80016e4 <HAL_DMA_IRQHandler+0x1f0>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d029      	beq.n	800165a <HAL_DMA_IRQHandler+0x166>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a37      	ldr	r2, [pc, #220]	@ (80016e8 <HAL_DMA_IRQHandler+0x1f4>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d022      	beq.n	8001656 <HAL_DMA_IRQHandler+0x162>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a35      	ldr	r2, [pc, #212]	@ (80016ec <HAL_DMA_IRQHandler+0x1f8>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d01a      	beq.n	8001650 <HAL_DMA_IRQHandler+0x15c>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a34      	ldr	r2, [pc, #208]	@ (80016f0 <HAL_DMA_IRQHandler+0x1fc>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d012      	beq.n	800164a <HAL_DMA_IRQHandler+0x156>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a32      	ldr	r2, [pc, #200]	@ (80016f4 <HAL_DMA_IRQHandler+0x200>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d00a      	beq.n	8001644 <HAL_DMA_IRQHandler+0x150>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a31      	ldr	r2, [pc, #196]	@ (80016f8 <HAL_DMA_IRQHandler+0x204>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d102      	bne.n	800163e <HAL_DMA_IRQHandler+0x14a>
 8001638:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800163c:	e00e      	b.n	800165c <HAL_DMA_IRQHandler+0x168>
 800163e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001642:	e00b      	b.n	800165c <HAL_DMA_IRQHandler+0x168>
 8001644:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001648:	e008      	b.n	800165c <HAL_DMA_IRQHandler+0x168>
 800164a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800164e:	e005      	b.n	800165c <HAL_DMA_IRQHandler+0x168>
 8001650:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001654:	e002      	b.n	800165c <HAL_DMA_IRQHandler+0x168>
 8001656:	2320      	movs	r3, #32
 8001658:	e000      	b.n	800165c <HAL_DMA_IRQHandler+0x168>
 800165a:	2302      	movs	r3, #2
 800165c:	4a27      	ldr	r2, [pc, #156]	@ (80016fc <HAL_DMA_IRQHandler+0x208>)
 800165e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166c:	2b00      	cmp	r3, #0
 800166e:	d034      	beq.n	80016da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001678:	e02f      	b.n	80016da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167e:	2208      	movs	r2, #8
 8001680:	409a      	lsls	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	4013      	ands	r3, r2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d028      	beq.n	80016dc <HAL_DMA_IRQHandler+0x1e8>
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	2b00      	cmp	r3, #0
 8001692:	d023      	beq.n	80016dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f022 020e 	bic.w	r2, r2, #14
 80016a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ac:	2101      	movs	r1, #1
 80016ae:	fa01 f202 	lsl.w	r2, r1, r2
 80016b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2201      	movs	r2, #1
 80016b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2201      	movs	r2, #1
 80016be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d004      	beq.n	80016dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	4798      	blx	r3
    }
  }
  return;
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
}
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40020008 	.word	0x40020008
 80016e8:	4002001c 	.word	0x4002001c
 80016ec:	40020030 	.word	0x40020030
 80016f0:	40020044 	.word	0x40020044
 80016f4:	40020058 	.word	0x40020058
 80016f8:	4002006c 	.word	0x4002006c
 80016fc:	40020000 	.word	0x40020000

08001700 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001700:	b480      	push	{r7}
 8001702:	b08b      	sub	sp, #44	@ 0x2c
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800170a:	2300      	movs	r3, #0
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800170e:	2300      	movs	r3, #0
 8001710:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001712:	e169      	b.n	80019e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001714:	2201      	movs	r2, #1
 8001716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	69fa      	ldr	r2, [r7, #28]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	429a      	cmp	r2, r3
 800172e:	f040 8158 	bne.w	80019e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4a9a      	ldr	r2, [pc, #616]	@ (80019a0 <HAL_GPIO_Init+0x2a0>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d05e      	beq.n	80017fa <HAL_GPIO_Init+0xfa>
 800173c:	4a98      	ldr	r2, [pc, #608]	@ (80019a0 <HAL_GPIO_Init+0x2a0>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d875      	bhi.n	800182e <HAL_GPIO_Init+0x12e>
 8001742:	4a98      	ldr	r2, [pc, #608]	@ (80019a4 <HAL_GPIO_Init+0x2a4>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d058      	beq.n	80017fa <HAL_GPIO_Init+0xfa>
 8001748:	4a96      	ldr	r2, [pc, #600]	@ (80019a4 <HAL_GPIO_Init+0x2a4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d86f      	bhi.n	800182e <HAL_GPIO_Init+0x12e>
 800174e:	4a96      	ldr	r2, [pc, #600]	@ (80019a8 <HAL_GPIO_Init+0x2a8>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d052      	beq.n	80017fa <HAL_GPIO_Init+0xfa>
 8001754:	4a94      	ldr	r2, [pc, #592]	@ (80019a8 <HAL_GPIO_Init+0x2a8>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d869      	bhi.n	800182e <HAL_GPIO_Init+0x12e>
 800175a:	4a94      	ldr	r2, [pc, #592]	@ (80019ac <HAL_GPIO_Init+0x2ac>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d04c      	beq.n	80017fa <HAL_GPIO_Init+0xfa>
 8001760:	4a92      	ldr	r2, [pc, #584]	@ (80019ac <HAL_GPIO_Init+0x2ac>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d863      	bhi.n	800182e <HAL_GPIO_Init+0x12e>
 8001766:	4a92      	ldr	r2, [pc, #584]	@ (80019b0 <HAL_GPIO_Init+0x2b0>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d046      	beq.n	80017fa <HAL_GPIO_Init+0xfa>
 800176c:	4a90      	ldr	r2, [pc, #576]	@ (80019b0 <HAL_GPIO_Init+0x2b0>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d85d      	bhi.n	800182e <HAL_GPIO_Init+0x12e>
 8001772:	2b12      	cmp	r3, #18
 8001774:	d82a      	bhi.n	80017cc <HAL_GPIO_Init+0xcc>
 8001776:	2b12      	cmp	r3, #18
 8001778:	d859      	bhi.n	800182e <HAL_GPIO_Init+0x12e>
 800177a:	a201      	add	r2, pc, #4	@ (adr r2, 8001780 <HAL_GPIO_Init+0x80>)
 800177c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001780:	080017fb 	.word	0x080017fb
 8001784:	080017d5 	.word	0x080017d5
 8001788:	080017e7 	.word	0x080017e7
 800178c:	08001829 	.word	0x08001829
 8001790:	0800182f 	.word	0x0800182f
 8001794:	0800182f 	.word	0x0800182f
 8001798:	0800182f 	.word	0x0800182f
 800179c:	0800182f 	.word	0x0800182f
 80017a0:	0800182f 	.word	0x0800182f
 80017a4:	0800182f 	.word	0x0800182f
 80017a8:	0800182f 	.word	0x0800182f
 80017ac:	0800182f 	.word	0x0800182f
 80017b0:	0800182f 	.word	0x0800182f
 80017b4:	0800182f 	.word	0x0800182f
 80017b8:	0800182f 	.word	0x0800182f
 80017bc:	0800182f 	.word	0x0800182f
 80017c0:	0800182f 	.word	0x0800182f
 80017c4:	080017dd 	.word	0x080017dd
 80017c8:	080017f1 	.word	0x080017f1
 80017cc:	4a79      	ldr	r2, [pc, #484]	@ (80019b4 <HAL_GPIO_Init+0x2b4>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017d2:	e02c      	b.n	800182e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	623b      	str	r3, [r7, #32]
          break;
 80017da:	e029      	b.n	8001830 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	3304      	adds	r3, #4
 80017e2:	623b      	str	r3, [r7, #32]
          break;
 80017e4:	e024      	b.n	8001830 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	3308      	adds	r3, #8
 80017ec:	623b      	str	r3, [r7, #32]
          break;
 80017ee:	e01f      	b.n	8001830 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	330c      	adds	r3, #12
 80017f6:	623b      	str	r3, [r7, #32]
          break;
 80017f8:	e01a      	b.n	8001830 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d102      	bne.n	8001808 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001802:	2304      	movs	r3, #4
 8001804:	623b      	str	r3, [r7, #32]
          break;
 8001806:	e013      	b.n	8001830 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d105      	bne.n	800181c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001810:	2308      	movs	r3, #8
 8001812:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69fa      	ldr	r2, [r7, #28]
 8001818:	611a      	str	r2, [r3, #16]
          break;
 800181a:	e009      	b.n	8001830 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800181c:	2308      	movs	r3, #8
 800181e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	615a      	str	r2, [r3, #20]
          break;
 8001826:	e003      	b.n	8001830 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001828:	2300      	movs	r3, #0
 800182a:	623b      	str	r3, [r7, #32]
          break;
 800182c:	e000      	b.n	8001830 <HAL_GPIO_Init+0x130>
          break;
 800182e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	2bff      	cmp	r3, #255	@ 0xff
 8001834:	d801      	bhi.n	800183a <HAL_GPIO_Init+0x13a>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	e001      	b.n	800183e <HAL_GPIO_Init+0x13e>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3304      	adds	r3, #4
 800183e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	2bff      	cmp	r3, #255	@ 0xff
 8001844:	d802      	bhi.n	800184c <HAL_GPIO_Init+0x14c>
 8001846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	e002      	b.n	8001852 <HAL_GPIO_Init+0x152>
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	3b08      	subs	r3, #8
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	210f      	movs	r1, #15
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	fa01 f303 	lsl.w	r3, r1, r3
 8001860:	43db      	mvns	r3, r3
 8001862:	401a      	ands	r2, r3
 8001864:	6a39      	ldr	r1, [r7, #32]
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	fa01 f303 	lsl.w	r3, r1, r3
 800186c:	431a      	orrs	r2, r3
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 80b1 	beq.w	80019e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001880:	4b4d      	ldr	r3, [pc, #308]	@ (80019b8 <HAL_GPIO_Init+0x2b8>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	4a4c      	ldr	r2, [pc, #304]	@ (80019b8 <HAL_GPIO_Init+0x2b8>)
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	6193      	str	r3, [r2, #24]
 800188c:	4b4a      	ldr	r3, [pc, #296]	@ (80019b8 <HAL_GPIO_Init+0x2b8>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001898:	4a48      	ldr	r2, [pc, #288]	@ (80019bc <HAL_GPIO_Init+0x2bc>)
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	089b      	lsrs	r3, r3, #2
 800189e:	3302      	adds	r3, #2
 80018a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	220f      	movs	r2, #15
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	43db      	mvns	r3, r3
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	4013      	ands	r3, r2
 80018ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a40      	ldr	r2, [pc, #256]	@ (80019c0 <HAL_GPIO_Init+0x2c0>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d013      	beq.n	80018ec <HAL_GPIO_Init+0x1ec>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a3f      	ldr	r2, [pc, #252]	@ (80019c4 <HAL_GPIO_Init+0x2c4>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d00d      	beq.n	80018e8 <HAL_GPIO_Init+0x1e8>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a3e      	ldr	r2, [pc, #248]	@ (80019c8 <HAL_GPIO_Init+0x2c8>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d007      	beq.n	80018e4 <HAL_GPIO_Init+0x1e4>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a3d      	ldr	r2, [pc, #244]	@ (80019cc <HAL_GPIO_Init+0x2cc>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d101      	bne.n	80018e0 <HAL_GPIO_Init+0x1e0>
 80018dc:	2303      	movs	r3, #3
 80018de:	e006      	b.n	80018ee <HAL_GPIO_Init+0x1ee>
 80018e0:	2304      	movs	r3, #4
 80018e2:	e004      	b.n	80018ee <HAL_GPIO_Init+0x1ee>
 80018e4:	2302      	movs	r3, #2
 80018e6:	e002      	b.n	80018ee <HAL_GPIO_Init+0x1ee>
 80018e8:	2301      	movs	r3, #1
 80018ea:	e000      	b.n	80018ee <HAL_GPIO_Init+0x1ee>
 80018ec:	2300      	movs	r3, #0
 80018ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f0:	f002 0203 	and.w	r2, r2, #3
 80018f4:	0092      	lsls	r2, r2, #2
 80018f6:	4093      	lsls	r3, r2
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018fe:	492f      	ldr	r1, [pc, #188]	@ (80019bc <HAL_GPIO_Init+0x2bc>)
 8001900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001902:	089b      	lsrs	r3, r3, #2
 8001904:	3302      	adds	r3, #2
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d006      	beq.n	8001926 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001918:	4b2d      	ldr	r3, [pc, #180]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	492c      	ldr	r1, [pc, #176]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	608b      	str	r3, [r1, #8]
 8001924:	e006      	b.n	8001934 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001926:	4b2a      	ldr	r3, [pc, #168]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	43db      	mvns	r3, r3
 800192e:	4928      	ldr	r1, [pc, #160]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001930:	4013      	ands	r3, r2
 8001932:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d006      	beq.n	800194e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001940:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001942:	68da      	ldr	r2, [r3, #12]
 8001944:	4922      	ldr	r1, [pc, #136]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	60cb      	str	r3, [r1, #12]
 800194c:	e006      	b.n	800195c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800194e:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001950:	68da      	ldr	r2, [r3, #12]
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	43db      	mvns	r3, r3
 8001956:	491e      	ldr	r1, [pc, #120]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001958:	4013      	ands	r3, r2
 800195a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d006      	beq.n	8001976 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001968:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 800196a:	685a      	ldr	r2, [r3, #4]
 800196c:	4918      	ldr	r1, [pc, #96]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	4313      	orrs	r3, r2
 8001972:	604b      	str	r3, [r1, #4]
 8001974:	e006      	b.n	8001984 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001976:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001978:	685a      	ldr	r2, [r3, #4]
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	43db      	mvns	r3, r3
 800197e:	4914      	ldr	r1, [pc, #80]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001980:	4013      	ands	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d021      	beq.n	80019d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001990:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	490e      	ldr	r1, [pc, #56]	@ (80019d0 <HAL_GPIO_Init+0x2d0>)
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]
 800199c:	e021      	b.n	80019e2 <HAL_GPIO_Init+0x2e2>
 800199e:	bf00      	nop
 80019a0:	10320000 	.word	0x10320000
 80019a4:	10310000 	.word	0x10310000
 80019a8:	10220000 	.word	0x10220000
 80019ac:	10210000 	.word	0x10210000
 80019b0:	10120000 	.word	0x10120000
 80019b4:	10110000 	.word	0x10110000
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40010000 	.word	0x40010000
 80019c0:	40010800 	.word	0x40010800
 80019c4:	40010c00 	.word	0x40010c00
 80019c8:	40011000 	.word	0x40011000
 80019cc:	40011400 	.word	0x40011400
 80019d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a04 <HAL_GPIO_Init+0x304>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	43db      	mvns	r3, r3
 80019dc:	4909      	ldr	r1, [pc, #36]	@ (8001a04 <HAL_GPIO_Init+0x304>)
 80019de:	4013      	ands	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e4:	3301      	adds	r3, #1
 80019e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ee:	fa22 f303 	lsr.w	r3, r2, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f47f ae8e 	bne.w	8001714 <HAL_GPIO_Init+0x14>
  }
}
 80019f8:	bf00      	nop
 80019fa:	bf00      	nop
 80019fc:	372c      	adds	r7, #44	@ 0x2c
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	40010400 	.word	0x40010400

08001a08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	887b      	ldrh	r3, [r7, #2]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d002      	beq.n	8001a26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a20:	2301      	movs	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	e001      	b.n	8001a2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	807b      	strh	r3, [r7, #2]
 8001a42:	4613      	mov	r3, r2
 8001a44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a46:	787b      	ldrb	r3, [r7, #1]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a4c:	887a      	ldrh	r2, [r7, #2]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a52:	e003      	b.n	8001a5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a54:	887b      	ldrh	r3, [r7, #2]
 8001a56:	041a      	lsls	r2, r3, #16
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	611a      	str	r2, [r3, #16]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
	...

08001a68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e12b      	b.n	8001cd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d106      	bne.n	8001a94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7fe fdf4 	bl	800067c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2224      	movs	r2, #36	@ 0x24
 8001a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f022 0201 	bic.w	r2, r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001aba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001aca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001acc:	f001 f960 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8001ad0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	4a81      	ldr	r2, [pc, #516]	@ (8001cdc <HAL_I2C_Init+0x274>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d807      	bhi.n	8001aec <HAL_I2C_Init+0x84>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4a80      	ldr	r2, [pc, #512]	@ (8001ce0 <HAL_I2C_Init+0x278>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	bf94      	ite	ls
 8001ae4:	2301      	movls	r3, #1
 8001ae6:	2300      	movhi	r3, #0
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	e006      	b.n	8001afa <HAL_I2C_Init+0x92>
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4a7d      	ldr	r2, [pc, #500]	@ (8001ce4 <HAL_I2C_Init+0x27c>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	bf94      	ite	ls
 8001af4:	2301      	movls	r3, #1
 8001af6:	2300      	movhi	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e0e7      	b.n	8001cd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4a78      	ldr	r2, [pc, #480]	@ (8001ce8 <HAL_I2C_Init+0x280>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	0c9b      	lsrs	r3, r3, #18
 8001b0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68ba      	ldr	r2, [r7, #8]
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	4a6a      	ldr	r2, [pc, #424]	@ (8001cdc <HAL_I2C_Init+0x274>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d802      	bhi.n	8001b3c <HAL_I2C_Init+0xd4>
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	e009      	b.n	8001b50 <HAL_I2C_Init+0xe8>
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b42:	fb02 f303 	mul.w	r3, r2, r3
 8001b46:	4a69      	ldr	r2, [pc, #420]	@ (8001cec <HAL_I2C_Init+0x284>)
 8001b48:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4c:	099b      	lsrs	r3, r3, #6
 8001b4e:	3301      	adds	r3, #1
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	430b      	orrs	r3, r1
 8001b56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	495c      	ldr	r1, [pc, #368]	@ (8001cdc <HAL_I2C_Init+0x274>)
 8001b6c:	428b      	cmp	r3, r1
 8001b6e:	d819      	bhi.n	8001ba4 <HAL_I2C_Init+0x13c>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	1e59      	subs	r1, r3, #1
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b7e:	1c59      	adds	r1, r3, #1
 8001b80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b84:	400b      	ands	r3, r1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00a      	beq.n	8001ba0 <HAL_I2C_Init+0x138>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	1e59      	subs	r1, r3, #1
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b98:	3301      	adds	r3, #1
 8001b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b9e:	e051      	b.n	8001c44 <HAL_I2C_Init+0x1dc>
 8001ba0:	2304      	movs	r3, #4
 8001ba2:	e04f      	b.n	8001c44 <HAL_I2C_Init+0x1dc>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d111      	bne.n	8001bd0 <HAL_I2C_Init+0x168>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	1e58      	subs	r0, r3, #1
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6859      	ldr	r1, [r3, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	440b      	add	r3, r1
 8001bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	bf0c      	ite	eq
 8001bc8:	2301      	moveq	r3, #1
 8001bca:	2300      	movne	r3, #0
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	e012      	b.n	8001bf6 <HAL_I2C_Init+0x18e>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	1e58      	subs	r0, r3, #1
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6859      	ldr	r1, [r3, #4]
 8001bd8:	460b      	mov	r3, r1
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	440b      	add	r3, r1
 8001bde:	0099      	lsls	r1, r3, #2
 8001be0:	440b      	add	r3, r1
 8001be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001be6:	3301      	adds	r3, #1
 8001be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	bf0c      	ite	eq
 8001bf0:	2301      	moveq	r3, #1
 8001bf2:	2300      	movne	r3, #0
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <HAL_I2C_Init+0x196>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e022      	b.n	8001c44 <HAL_I2C_Init+0x1dc>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d10e      	bne.n	8001c24 <HAL_I2C_Init+0x1bc>
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1e58      	subs	r0, r3, #1
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6859      	ldr	r1, [r3, #4]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	440b      	add	r3, r1
 8001c14:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c22:	e00f      	b.n	8001c44 <HAL_I2C_Init+0x1dc>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	1e58      	subs	r0, r3, #1
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6859      	ldr	r1, [r3, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	440b      	add	r3, r1
 8001c32:	0099      	lsls	r1, r3, #2
 8001c34:	440b      	add	r3, r1
 8001c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c44:	6879      	ldr	r1, [r7, #4]
 8001c46:	6809      	ldr	r1, [r1, #0]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69da      	ldr	r2, [r3, #28]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6911      	ldr	r1, [r2, #16]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	68d2      	ldr	r2, [r2, #12]
 8001c7e:	4311      	orrs	r1, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	430b      	orrs	r3, r1
 8001c86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	695a      	ldr	r2, [r3, #20]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	699b      	ldr	r3, [r3, #24]
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2220      	movs	r2, #32
 8001cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	000186a0 	.word	0x000186a0
 8001ce0:	001e847f 	.word	0x001e847f
 8001ce4:	003d08ff 	.word	0x003d08ff
 8001ce8:	431bde83 	.word	0x431bde83
 8001cec:	10624dd3 	.word	0x10624dd3

08001cf0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b088      	sub	sp, #32
 8001cf4:	af02      	add	r7, sp, #8
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	607a      	str	r2, [r7, #4]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	817b      	strh	r3, [r7, #10]
 8001d00:	4613      	mov	r3, r2
 8001d02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d04:	f7ff fa60 	bl	80011c8 <HAL_GetTick>
 8001d08:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b20      	cmp	r3, #32
 8001d14:	f040 80e0 	bne.w	8001ed8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	2319      	movs	r3, #25
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4970      	ldr	r1, [pc, #448]	@ (8001ee4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d22:	68f8      	ldr	r0, [r7, #12]
 8001d24:	f000 fa92 	bl	800224c <I2C_WaitOnFlagUntilTimeout>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e0d3      	b.n	8001eda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d101      	bne.n	8001d40 <HAL_I2C_Master_Transmit+0x50>
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	e0cc      	b.n	8001eda <HAL_I2C_Master_Transmit+0x1ea>
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d007      	beq.n	8001d66 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2221      	movs	r2, #33	@ 0x21
 8001d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2210      	movs	r2, #16
 8001d82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	893a      	ldrh	r2, [r7, #8]
 8001d96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d9c:	b29a      	uxth	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4a50      	ldr	r2, [pc, #320]	@ (8001ee8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001da6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001da8:	8979      	ldrh	r1, [r7, #10]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	6a3a      	ldr	r2, [r7, #32]
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f000 f9ca 	bl	8002148 <I2C_MasterRequestWrite>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e08d      	b.n	8001eda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001dd4:	e066      	b.n	8001ea4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	6a39      	ldr	r1, [r7, #32]
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f000 fb50 	bl	8002480 <I2C_WaitOnTXEFlagUntilTimeout>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00d      	beq.n	8001e02 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	d107      	bne.n	8001dfe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e06b      	b.n	8001eda <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e06:	781a      	ldrb	r2, [r3, #0]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	695b      	ldr	r3, [r3, #20]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	d11b      	bne.n	8001e78 <HAL_I2C_Master_Transmit+0x188>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d017      	beq.n	8001e78 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4c:	781a      	ldrb	r2, [r3, #0]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	3b01      	subs	r3, #1
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e70:	3b01      	subs	r3, #1
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	6a39      	ldr	r1, [r7, #32]
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f000 fb47 	bl	8002510 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00d      	beq.n	8001ea4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d107      	bne.n	8001ea0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e9e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e01a      	b.n	8001eda <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d194      	bne.n	8001dd6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	e000      	b.n	8001eda <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ed8:	2302      	movs	r3, #2
  }
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	00100002 	.word	0x00100002
 8001ee8:	ffff0000 	.word	0xffff0000

08001eec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	@ 0x28
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	607a      	str	r2, [r7, #4]
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001efc:	f7ff f964 	bl	80011c8 <HAL_GetTick>
 8001f00:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b20      	cmp	r3, #32
 8001f10:	f040 8111 	bne.w	8002136 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2319      	movs	r3, #25
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4988      	ldr	r1, [pc, #544]	@ (8002140 <HAL_I2C_IsDeviceReady+0x254>)
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 f994 	bl	800224c <I2C_WaitOnFlagUntilTimeout>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	e104      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d101      	bne.n	8001f3c <HAL_I2C_IsDeviceReady+0x50>
 8001f38:	2302      	movs	r3, #2
 8001f3a:	e0fd      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d007      	beq.n	8001f62 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f042 0201 	orr.w	r2, r2, #1
 8001f60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f70:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2224      	movs	r2, #36	@ 0x24
 8001f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4a70      	ldr	r2, [pc, #448]	@ (8002144 <HAL_I2C_IsDeviceReady+0x258>)
 8001f84:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f94:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f000 f952 	bl	800224c <I2C_WaitOnFlagUntilTimeout>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00d      	beq.n	8001fca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fbc:	d103      	bne.n	8001fc6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e0b6      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001fca:	897b      	ldrh	r3, [r7, #10]
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	461a      	mov	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001fd8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001fda:	f7ff f8f5 	bl	80011c8 <HAL_GetTick>
 8001fde:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	bf0c      	ite	eq
 8001fee:	2301      	moveq	r3, #1
 8001ff0:	2300      	movne	r3, #0
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002004:	bf0c      	ite	eq
 8002006:	2301      	moveq	r3, #1
 8002008:	2300      	movne	r3, #0
 800200a:	b2db      	uxtb	r3, r3
 800200c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800200e:	e025      	b.n	800205c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002010:	f7ff f8da 	bl	80011c8 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d302      	bcc.n	8002026 <HAL_I2C_IsDeviceReady+0x13a>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d103      	bne.n	800202e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	22a0      	movs	r2, #160	@ 0xa0
 800202a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b02      	cmp	r3, #2
 800203a:	bf0c      	ite	eq
 800203c:	2301      	moveq	r3, #1
 800203e:	2300      	movne	r3, #0
 8002040:	b2db      	uxtb	r3, r3
 8002042:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800204e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2ba0      	cmp	r3, #160	@ 0xa0
 8002066:	d005      	beq.n	8002074 <HAL_I2C_IsDeviceReady+0x188>
 8002068:	7dfb      	ldrb	r3, [r7, #23]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d102      	bne.n	8002074 <HAL_I2C_IsDeviceReady+0x188>
 800206e:	7dbb      	ldrb	r3, [r7, #22]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0cd      	beq.n	8002010 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2220      	movs	r2, #32
 8002078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b02      	cmp	r3, #2
 8002088:	d129      	bne.n	80020de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002098:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2319      	movs	r3, #25
 80020b6:	2201      	movs	r2, #1
 80020b8:	4921      	ldr	r1, [pc, #132]	@ (8002140 <HAL_I2C_IsDeviceReady+0x254>)
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f8c6 	bl	800224c <I2C_WaitOnFlagUntilTimeout>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e036      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2220      	movs	r2, #32
 80020ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80020da:	2300      	movs	r3, #0
 80020dc:	e02c      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80020f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	2319      	movs	r3, #25
 80020fe:	2201      	movs	r2, #1
 8002100:	490f      	ldr	r1, [pc, #60]	@ (8002140 <HAL_I2C_IsDeviceReady+0x254>)
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 f8a2 	bl	800224c <I2C_WaitOnFlagUntilTimeout>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e012      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	3301      	adds	r3, #1
 8002116:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	429a      	cmp	r2, r3
 800211e:	f4ff af32 	bcc.w	8001f86 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2220      	movs	r2, #32
 8002126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e000      	b.n	8002138 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002136:	2302      	movs	r3, #2
  }
}
 8002138:	4618      	mov	r0, r3
 800213a:	3720      	adds	r7, #32
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	00100002 	.word	0x00100002
 8002144:	ffff0000 	.word	0xffff0000

08002148 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af02      	add	r7, sp, #8
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	607a      	str	r2, [r7, #4]
 8002152:	603b      	str	r3, [r7, #0]
 8002154:	460b      	mov	r3, r1
 8002156:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	2b08      	cmp	r3, #8
 8002162:	d006      	beq.n	8002172 <I2C_MasterRequestWrite+0x2a>
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d003      	beq.n	8002172 <I2C_MasterRequestWrite+0x2a>
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002170:	d108      	bne.n	8002184 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	e00b      	b.n	800219c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002188:	2b12      	cmp	r3, #18
 800218a:	d107      	bne.n	800219c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800219a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 f84f 	bl	800224c <I2C_WaitOnFlagUntilTimeout>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00d      	beq.n	80021d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021c2:	d103      	bne.n	80021cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e035      	b.n	800223c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021d8:	d108      	bne.n	80021ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021da:	897b      	ldrh	r3, [r7, #10]
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	461a      	mov	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021e8:	611a      	str	r2, [r3, #16]
 80021ea:	e01b      	b.n	8002224 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021ec:	897b      	ldrh	r3, [r7, #10]
 80021ee:	11db      	asrs	r3, r3, #7
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	f003 0306 	and.w	r3, r3, #6
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	f063 030f 	orn	r3, r3, #15
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	490e      	ldr	r1, [pc, #56]	@ (8002244 <I2C_MasterRequestWrite+0xfc>)
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 f898 	bl	8002340 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e010      	b.n	800223c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	b2da      	uxtb	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	4907      	ldr	r1, [pc, #28]	@ (8002248 <I2C_MasterRequestWrite+0x100>)
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f000 f888 	bl	8002340 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	00010008 	.word	0x00010008
 8002248:	00010002 	.word	0x00010002

0800224c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	603b      	str	r3, [r7, #0]
 8002258:	4613      	mov	r3, r2
 800225a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800225c:	e048      	b.n	80022f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002264:	d044      	beq.n	80022f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002266:	f7fe ffaf 	bl	80011c8 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d302      	bcc.n	800227c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d139      	bne.n	80022f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	0c1b      	lsrs	r3, r3, #16
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b01      	cmp	r3, #1
 8002284:	d10d      	bne.n	80022a2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	43da      	mvns	r2, r3
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	4013      	ands	r3, r2
 8002292:	b29b      	uxth	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	bf0c      	ite	eq
 8002298:	2301      	moveq	r3, #1
 800229a:	2300      	movne	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	461a      	mov	r2, r3
 80022a0:	e00c      	b.n	80022bc <I2C_WaitOnFlagUntilTimeout+0x70>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	43da      	mvns	r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	4013      	ands	r3, r2
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	bf0c      	ite	eq
 80022b4:	2301      	moveq	r3, #1
 80022b6:	2300      	movne	r3, #0
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	461a      	mov	r2, r3
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d116      	bne.n	80022f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2220      	movs	r2, #32
 80022cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022dc:	f043 0220 	orr.w	r2, r3, #32
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e023      	b.n	8002338 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	0c1b      	lsrs	r3, r3, #16
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d10d      	bne.n	8002316 <I2C_WaitOnFlagUntilTimeout+0xca>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	43da      	mvns	r2, r3
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	4013      	ands	r3, r2
 8002306:	b29b      	uxth	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	bf0c      	ite	eq
 800230c:	2301      	moveq	r3, #1
 800230e:	2300      	movne	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	461a      	mov	r2, r3
 8002314:	e00c      	b.n	8002330 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	43da      	mvns	r2, r3
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	4013      	ands	r3, r2
 8002322:	b29b      	uxth	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	bf0c      	ite	eq
 8002328:	2301      	moveq	r3, #1
 800232a:	2300      	movne	r3, #0
 800232c:	b2db      	uxtb	r3, r3
 800232e:	461a      	mov	r2, r3
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	429a      	cmp	r2, r3
 8002334:	d093      	beq.n	800225e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
 800234c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800234e:	e071      	b.n	8002434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800235a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800235e:	d123      	bne.n	80023a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800236e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002378:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2220      	movs	r2, #32
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	f043 0204 	orr.w	r2, r3, #4
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e067      	b.n	8002478 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ae:	d041      	beq.n	8002434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023b0:	f7fe ff0a 	bl	80011c8 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d302      	bcc.n	80023c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d136      	bne.n	8002434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	0c1b      	lsrs	r3, r3, #16
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d10c      	bne.n	80023ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	43da      	mvns	r2, r3
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	4013      	ands	r3, r2
 80023dc:	b29b      	uxth	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	bf14      	ite	ne
 80023e2:	2301      	movne	r3, #1
 80023e4:	2300      	moveq	r3, #0
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	e00b      	b.n	8002402 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	43da      	mvns	r2, r3
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	4013      	ands	r3, r2
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	bf14      	ite	ne
 80023fc:	2301      	movne	r3, #1
 80023fe:	2300      	moveq	r3, #0
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d016      	beq.n	8002434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2220      	movs	r2, #32
 8002410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002420:	f043 0220 	orr.w	r2, r3, #32
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e021      	b.n	8002478 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	0c1b      	lsrs	r3, r3, #16
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b01      	cmp	r3, #1
 800243c:	d10c      	bne.n	8002458 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	43da      	mvns	r2, r3
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	4013      	ands	r3, r2
 800244a:	b29b      	uxth	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	bf14      	ite	ne
 8002450:	2301      	movne	r3, #1
 8002452:	2300      	moveq	r3, #0
 8002454:	b2db      	uxtb	r3, r3
 8002456:	e00b      	b.n	8002470 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	43da      	mvns	r2, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	4013      	ands	r3, r2
 8002464:	b29b      	uxth	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	bf14      	ite	ne
 800246a:	2301      	movne	r3, #1
 800246c:	2300      	moveq	r3, #0
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	f47f af6d 	bne.w	8002350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800248c:	e034      	b.n	80024f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 f886 	bl	80025a0 <I2C_IsAcknowledgeFailed>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e034      	b.n	8002508 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a4:	d028      	beq.n	80024f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a6:	f7fe fe8f 	bl	80011c8 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d302      	bcc.n	80024bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d11d      	bne.n	80024f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c6:	2b80      	cmp	r3, #128	@ 0x80
 80024c8:	d016      	beq.n	80024f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2220      	movs	r2, #32
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e4:	f043 0220 	orr.w	r2, r3, #32
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e007      	b.n	8002508 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002502:	2b80      	cmp	r3, #128	@ 0x80
 8002504:	d1c3      	bne.n	800248e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800251c:	e034      	b.n	8002588 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f83e 	bl	80025a0 <I2C_IsAcknowledgeFailed>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e034      	b.n	8002598 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002534:	d028      	beq.n	8002588 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002536:	f7fe fe47 	bl	80011c8 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	429a      	cmp	r2, r3
 8002544:	d302      	bcc.n	800254c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d11d      	bne.n	8002588 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	f003 0304 	and.w	r3, r3, #4
 8002556:	2b04      	cmp	r3, #4
 8002558:	d016      	beq.n	8002588 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002574:	f043 0220 	orr.w	r2, r3, #32
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e007      	b.n	8002598 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	f003 0304 	and.w	r3, r3, #4
 8002592:	2b04      	cmp	r3, #4
 8002594:	d1c3      	bne.n	800251e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b6:	d11b      	bne.n	80025f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2220      	movs	r2, #32
 80025cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025dc:	f043 0204 	orr.w	r2, r3, #4
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e272      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 8087 	beq.w	800272a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800261c:	4b92      	ldr	r3, [pc, #584]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 030c 	and.w	r3, r3, #12
 8002624:	2b04      	cmp	r3, #4
 8002626:	d00c      	beq.n	8002642 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002628:	4b8f      	ldr	r3, [pc, #572]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f003 030c 	and.w	r3, r3, #12
 8002630:	2b08      	cmp	r3, #8
 8002632:	d112      	bne.n	800265a <HAL_RCC_OscConfig+0x5e>
 8002634:	4b8c      	ldr	r3, [pc, #560]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800263c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002640:	d10b      	bne.n	800265a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002642:	4b89      	ldr	r3, [pc, #548]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d06c      	beq.n	8002728 <HAL_RCC_OscConfig+0x12c>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d168      	bne.n	8002728 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e24c      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x76>
 8002664:	4b80      	ldr	r3, [pc, #512]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a7f      	ldr	r2, [pc, #508]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800266a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	e02e      	b.n	80026d0 <HAL_RCC_OscConfig+0xd4>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0x98>
 800267a:	4b7b      	ldr	r3, [pc, #492]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a7a      	ldr	r2, [pc, #488]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002680:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	4b78      	ldr	r3, [pc, #480]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a77      	ldr	r2, [pc, #476]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800268c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	e01d      	b.n	80026d0 <HAL_RCC_OscConfig+0xd4>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800269c:	d10c      	bne.n	80026b8 <HAL_RCC_OscConfig+0xbc>
 800269e:	4b72      	ldr	r3, [pc, #456]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a71      	ldr	r2, [pc, #452]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a6e      	ldr	r2, [pc, #440]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	e00b      	b.n	80026d0 <HAL_RCC_OscConfig+0xd4>
 80026b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	4b68      	ldr	r3, [pc, #416]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a67      	ldr	r2, [pc, #412]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d013      	beq.n	8002700 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7fe fd76 	bl	80011c8 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026e0:	f7fe fd72 	bl	80011c8 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b64      	cmp	r3, #100	@ 0x64
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e200      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d0f0      	beq.n	80026e0 <HAL_RCC_OscConfig+0xe4>
 80026fe:	e014      	b.n	800272a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002700:	f7fe fd62 	bl	80011c8 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002708:	f7fe fd5e 	bl	80011c8 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b64      	cmp	r3, #100	@ 0x64
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e1ec      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271a:	4b53      	ldr	r3, [pc, #332]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x10c>
 8002726:	e000      	b.n	800272a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002728:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d063      	beq.n	80027fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002736:	4b4c      	ldr	r3, [pc, #304]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 030c 	and.w	r3, r3, #12
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00b      	beq.n	800275a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002742:	4b49      	ldr	r3, [pc, #292]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 030c 	and.w	r3, r3, #12
 800274a:	2b08      	cmp	r3, #8
 800274c:	d11c      	bne.n	8002788 <HAL_RCC_OscConfig+0x18c>
 800274e:	4b46      	ldr	r3, [pc, #280]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d116      	bne.n	8002788 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275a:	4b43      	ldr	r3, [pc, #268]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d005      	beq.n	8002772 <HAL_RCC_OscConfig+0x176>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d001      	beq.n	8002772 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e1c0      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002772:	4b3d      	ldr	r3, [pc, #244]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4939      	ldr	r1, [pc, #228]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002782:	4313      	orrs	r3, r2
 8002784:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002786:	e03a      	b.n	80027fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d020      	beq.n	80027d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002790:	4b36      	ldr	r3, [pc, #216]	@ (800286c <HAL_RCC_OscConfig+0x270>)
 8002792:	2201      	movs	r2, #1
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002796:	f7fe fd17 	bl	80011c8 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279e:	f7fe fd13 	bl	80011c8 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e1a1      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0f0      	beq.n	800279e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	4927      	ldr	r1, [pc, #156]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	600b      	str	r3, [r1, #0]
 80027d0:	e015      	b.n	80027fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027d2:	4b26      	ldr	r3, [pc, #152]	@ (800286c <HAL_RCC_OscConfig+0x270>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7fe fcf6 	bl	80011c8 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e0:	f7fe fcf2 	bl	80011c8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e180      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0308 	and.w	r3, r3, #8
 8002806:	2b00      	cmp	r3, #0
 8002808:	d03a      	beq.n	8002880 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d019      	beq.n	8002846 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002812:	4b17      	ldr	r3, [pc, #92]	@ (8002870 <HAL_RCC_OscConfig+0x274>)
 8002814:	2201      	movs	r2, #1
 8002816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002818:	f7fe fcd6 	bl	80011c8 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002820:	f7fe fcd2 	bl	80011c8 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e160      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002832:	4b0d      	ldr	r3, [pc, #52]	@ (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800283e:	2001      	movs	r0, #1
 8002840:	f000 face 	bl	8002de0 <RCC_Delay>
 8002844:	e01c      	b.n	8002880 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002846:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <HAL_RCC_OscConfig+0x274>)
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284c:	f7fe fcbc 	bl	80011c8 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002852:	e00f      	b.n	8002874 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002854:	f7fe fcb8 	bl	80011c8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d908      	bls.n	8002874 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e146      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
 8002866:	bf00      	nop
 8002868:	40021000 	.word	0x40021000
 800286c:	42420000 	.word	0x42420000
 8002870:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002874:	4b92      	ldr	r3, [pc, #584]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1e9      	bne.n	8002854 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80a6 	beq.w	80029da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288e:	2300      	movs	r3, #0
 8002890:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002892:	4b8b      	ldr	r3, [pc, #556]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10d      	bne.n	80028ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800289e:	4b88      	ldr	r3, [pc, #544]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	4a87      	ldr	r2, [pc, #540]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a8:	61d3      	str	r3, [r2, #28]
 80028aa:	4b85      	ldr	r3, [pc, #532]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028b6:	2301      	movs	r3, #1
 80028b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ba:	4b82      	ldr	r3, [pc, #520]	@ (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d118      	bne.n	80028f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028c6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a7e      	ldr	r2, [pc, #504]	@ (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028d2:	f7fe fc79 	bl	80011c8 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028da:	f7fe fc75 	bl	80011c8 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b64      	cmp	r3, #100	@ 0x64
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e103      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	4b75      	ldr	r3, [pc, #468]	@ (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x312>
 8002900:	4b6f      	ldr	r3, [pc, #444]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	4a6e      	ldr	r2, [pc, #440]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	6213      	str	r3, [r2, #32]
 800290c:	e02d      	b.n	800296a <HAL_RCC_OscConfig+0x36e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10c      	bne.n	8002930 <HAL_RCC_OscConfig+0x334>
 8002916:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	4a69      	ldr	r2, [pc, #420]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	6213      	str	r3, [r2, #32]
 8002922:	4b67      	ldr	r3, [pc, #412]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	4a66      	ldr	r2, [pc, #408]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002928:	f023 0304 	bic.w	r3, r3, #4
 800292c:	6213      	str	r3, [r2, #32]
 800292e:	e01c      	b.n	800296a <HAL_RCC_OscConfig+0x36e>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b05      	cmp	r3, #5
 8002936:	d10c      	bne.n	8002952 <HAL_RCC_OscConfig+0x356>
 8002938:	4b61      	ldr	r3, [pc, #388]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	4a60      	ldr	r2, [pc, #384]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800293e:	f043 0304 	orr.w	r3, r3, #4
 8002942:	6213      	str	r3, [r2, #32]
 8002944:	4b5e      	ldr	r3, [pc, #376]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	4a5d      	ldr	r2, [pc, #372]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6213      	str	r3, [r2, #32]
 8002950:	e00b      	b.n	800296a <HAL_RCC_OscConfig+0x36e>
 8002952:	4b5b      	ldr	r3, [pc, #364]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	4a5a      	ldr	r2, [pc, #360]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002958:	f023 0301 	bic.w	r3, r3, #1
 800295c:	6213      	str	r3, [r2, #32]
 800295e:	4b58      	ldr	r3, [pc, #352]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	4a57      	ldr	r2, [pc, #348]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002964:	f023 0304 	bic.w	r3, r3, #4
 8002968:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d015      	beq.n	800299e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002972:	f7fe fc29 	bl	80011c8 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002978:	e00a      	b.n	8002990 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297a:	f7fe fc25 	bl	80011c8 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002988:	4293      	cmp	r3, r2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e0b1      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002990:	4b4b      	ldr	r3, [pc, #300]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0ee      	beq.n	800297a <HAL_RCC_OscConfig+0x37e>
 800299c:	e014      	b.n	80029c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299e:	f7fe fc13 	bl	80011c8 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a4:	e00a      	b.n	80029bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a6:	f7fe fc0f 	bl	80011c8 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e09b      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029bc:	4b40      	ldr	r3, [pc, #256]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1ee      	bne.n	80029a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d105      	bne.n	80029da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ce:	4b3c      	ldr	r3, [pc, #240]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	69db      	ldr	r3, [r3, #28]
 80029d2:	4a3b      	ldr	r2, [pc, #236]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f000 8087 	beq.w	8002af2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029e4:	4b36      	ldr	r3, [pc, #216]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f003 030c 	and.w	r3, r3, #12
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d061      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d146      	bne.n	8002a86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f8:	4b33      	ldr	r3, [pc, #204]	@ (8002ac8 <HAL_RCC_OscConfig+0x4cc>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fe:	f7fe fbe3 	bl	80011c8 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a06:	f7fe fbdf 	bl	80011c8 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e06d      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a18:	4b29      	ldr	r3, [pc, #164]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1f0      	bne.n	8002a06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a2c:	d108      	bne.n	8002a40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a2e:	4b24      	ldr	r3, [pc, #144]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	4921      	ldr	r1, [pc, #132]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a40:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a19      	ldr	r1, [r3, #32]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	430b      	orrs	r3, r1
 8002a52:	491b      	ldr	r1, [pc, #108]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a58:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac8 <HAL_RCC_OscConfig+0x4cc>)
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5e:	f7fe fbb3 	bl	80011c8 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a66:	f7fe fbaf 	bl	80011c8 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e03d      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a78:	4b11      	ldr	r3, [pc, #68]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f0      	beq.n	8002a66 <HAL_RCC_OscConfig+0x46a>
 8002a84:	e035      	b.n	8002af2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a86:	4b10      	ldr	r3, [pc, #64]	@ (8002ac8 <HAL_RCC_OscConfig+0x4cc>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8c:	f7fe fb9c 	bl	80011c8 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a92:	e008      	b.n	8002aa6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a94:	f7fe fb98 	bl	80011c8 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e026      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa6:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1f0      	bne.n	8002a94 <HAL_RCC_OscConfig+0x498>
 8002ab2:	e01e      	b.n	8002af2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69db      	ldr	r3, [r3, #28]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d107      	bne.n	8002acc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e019      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	40007000 	.word	0x40007000
 8002ac8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002acc:	4b0b      	ldr	r3, [pc, #44]	@ (8002afc <HAL_RCC_OscConfig+0x500>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d106      	bne.n	8002aee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d001      	beq.n	8002af2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000

08002b00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e0d0      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b14:	4b6a      	ldr	r3, [pc, #424]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d910      	bls.n	8002b44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b22:	4b67      	ldr	r3, [pc, #412]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f023 0207 	bic.w	r2, r3, #7
 8002b2a:	4965      	ldr	r1, [pc, #404]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b32:	4b63      	ldr	r3, [pc, #396]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d001      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0b8      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d020      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b5c:	4b59      	ldr	r3, [pc, #356]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4a58      	ldr	r2, [pc, #352]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b74:	4b53      	ldr	r3, [pc, #332]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4a52      	ldr	r2, [pc, #328]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002b7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b80:	4b50      	ldr	r3, [pc, #320]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	494d      	ldr	r1, [pc, #308]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d040      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba6:	4b47      	ldr	r3, [pc, #284]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d115      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e07f      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbe:	4b41      	ldr	r3, [pc, #260]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d109      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e073      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bce:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06b      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bde:	4b39      	ldr	r3, [pc, #228]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f023 0203 	bic.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4936      	ldr	r1, [pc, #216]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf0:	f7fe faea 	bl	80011c8 <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf8:	f7fe fae6 	bl	80011c8 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e053      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f003 020c 	and.w	r2, r3, #12
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1eb      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c20:	4b27      	ldr	r3, [pc, #156]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d210      	bcs.n	8002c50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2e:	4b24      	ldr	r3, [pc, #144]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f023 0207 	bic.w	r2, r3, #7
 8002c36:	4922      	ldr	r1, [pc, #136]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3e:	4b20      	ldr	r3, [pc, #128]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d001      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e032      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d008      	beq.n	8002c6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c5c:	4b19      	ldr	r3, [pc, #100]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	4916      	ldr	r1, [pc, #88]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0308 	and.w	r3, r3, #8
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d009      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c7a:	4b12      	ldr	r3, [pc, #72]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	490e      	ldr	r1, [pc, #56]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c8e:	f000 f821 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 8002c92:	4602      	mov	r2, r0
 8002c94:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	091b      	lsrs	r3, r3, #4
 8002c9a:	f003 030f 	and.w	r3, r3, #15
 8002c9e:	490a      	ldr	r1, [pc, #40]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca0:	5ccb      	ldrb	r3, [r1, r3]
 8002ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca6:	4a09      	ldr	r2, [pc, #36]	@ (8002ccc <HAL_RCC_ClockConfig+0x1cc>)
 8002ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002caa:	4b09      	ldr	r3, [pc, #36]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1d0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fe fa48 	bl	8001144 <HAL_InitTick>

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40022000 	.word	0x40022000
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	08003cb8 	.word	0x08003cb8
 8002ccc:	20000000 	.word	0x20000000
 8002cd0:	2000000c 	.word	0x2000000c

08002cd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b087      	sub	sp, #28
 8002cd8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cee:	4b1e      	ldr	r3, [pc, #120]	@ (8002d68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d002      	beq.n	8002d04 <HAL_RCC_GetSysClockFreq+0x30>
 8002cfe:	2b08      	cmp	r3, #8
 8002d00:	d003      	beq.n	8002d0a <HAL_RCC_GetSysClockFreq+0x36>
 8002d02:	e027      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d04:	4b19      	ldr	r3, [pc, #100]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d06:	613b      	str	r3, [r7, #16]
      break;
 8002d08:	e027      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	0c9b      	lsrs	r3, r3, #18
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	4a17      	ldr	r2, [pc, #92]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d14:	5cd3      	ldrb	r3, [r2, r3]
 8002d16:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d010      	beq.n	8002d44 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d22:	4b11      	ldr	r3, [pc, #68]	@ (8002d68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	0c5b      	lsrs	r3, r3, #17
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	4a11      	ldr	r2, [pc, #68]	@ (8002d74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d2e:	5cd3      	ldrb	r3, [r2, r3]
 8002d30:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a0d      	ldr	r2, [pc, #52]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d36:	fb03 f202 	mul.w	r2, r3, r2
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	e004      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a0c      	ldr	r2, [pc, #48]	@ (8002d78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d48:	fb02 f303 	mul.w	r3, r2, r3
 8002d4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	613b      	str	r3, [r7, #16]
      break;
 8002d52:	e002      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d54:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d56:	613b      	str	r3, [r7, #16]
      break;
 8002d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d5a:	693b      	ldr	r3, [r7, #16]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	371c      	adds	r7, #28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	007a1200 	.word	0x007a1200
 8002d70:	08004450 	.word	0x08004450
 8002d74:	08004460 	.word	0x08004460
 8002d78:	003d0900 	.word	0x003d0900

08002d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d80:	4b02      	ldr	r3, [pc, #8]	@ (8002d8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d82:	681b      	ldr	r3, [r3, #0]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr
 8002d8c:	20000000 	.word	0x20000000

08002d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d94:	f7ff fff2 	bl	8002d7c <HAL_RCC_GetHCLKFreq>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	4b05      	ldr	r3, [pc, #20]	@ (8002db0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	0a1b      	lsrs	r3, r3, #8
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	4903      	ldr	r1, [pc, #12]	@ (8002db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002da6:	5ccb      	ldrb	r3, [r1, r3]
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	08003cc8 	.word	0x08003cc8

08002db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dbc:	f7ff ffde 	bl	8002d7c <HAL_RCC_GetHCLKFreq>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	0adb      	lsrs	r3, r3, #11
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	4903      	ldr	r1, [pc, #12]	@ (8002ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dce:	5ccb      	ldrb	r3, [r1, r3]
 8002dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	08003cc8 	.word	0x08003cc8

08002de0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002de8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <RCC_Delay+0x34>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0a      	ldr	r2, [pc, #40]	@ (8002e18 <RCC_Delay+0x38>)
 8002dee:	fba2 2303 	umull	r2, r3, r2, r3
 8002df2:	0a5b      	lsrs	r3, r3, #9
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dfc:	bf00      	nop
  }
  while (Delay --);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	1e5a      	subs	r2, r3, #1
 8002e02:	60fa      	str	r2, [r7, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1f9      	bne.n	8002dfc <RCC_Delay+0x1c>
}
 8002e08:	bf00      	nop
 8002e0a:	bf00      	nop
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr
 8002e14:	20000000 	.word	0x20000000
 8002e18:	10624dd3 	.word	0x10624dd3

08002e1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e042      	b.n	8002eb4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fd fc58 	bl	80006f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2224      	movs	r2, #36	@ 0x24
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f971 	bl	8003148 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695a      	ldr	r2, [r3, #20]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68da      	ldr	r2, [r3, #12]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b08a      	sub	sp, #40	@ 0x28
 8002ec0:	af02      	add	r7, sp, #8
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2b20      	cmp	r3, #32
 8002eda:	d175      	bne.n	8002fc8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d002      	beq.n	8002ee8 <HAL_UART_Transmit+0x2c>
 8002ee2:	88fb      	ldrh	r3, [r7, #6]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e06e      	b.n	8002fca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2221      	movs	r2, #33	@ 0x21
 8002ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002efa:	f7fe f965 	bl	80011c8 <HAL_GetTick>
 8002efe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	88fa      	ldrh	r2, [r7, #6]
 8002f04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	88fa      	ldrh	r2, [r7, #6]
 8002f0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f14:	d108      	bne.n	8002f28 <HAL_UART_Transmit+0x6c>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d104      	bne.n	8002f28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	e003      	b.n	8002f30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f30:	e02e      	b.n	8002f90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2180      	movs	r1, #128	@ 0x80
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f848 	bl	8002fd2 <UART_WaitOnFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d005      	beq.n	8002f54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e03a      	b.n	8002fca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10b      	bne.n	8002f72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	881b      	ldrh	r3, [r3, #0]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	61bb      	str	r3, [r7, #24]
 8002f70:	e007      	b.n	8002f82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	781a      	ldrb	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1cb      	bne.n	8002f32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	2140      	movs	r1, #64	@ 0x40
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f000 f814 	bl	8002fd2 <UART_WaitOnFlagUntilTimeout>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e006      	b.n	8002fca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e000      	b.n	8002fca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002fc8:	2302      	movs	r3, #2
  }
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3720      	adds	r7, #32
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b086      	sub	sp, #24
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	60f8      	str	r0, [r7, #12]
 8002fda:	60b9      	str	r1, [r7, #8]
 8002fdc:	603b      	str	r3, [r7, #0]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fe2:	e03b      	b.n	800305c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe4:	6a3b      	ldr	r3, [r7, #32]
 8002fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fea:	d037      	beq.n	800305c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fec:	f7fe f8ec 	bl	80011c8 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	6a3a      	ldr	r2, [r7, #32]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d302      	bcc.n	8003002 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ffc:	6a3b      	ldr	r3, [r7, #32]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e03a      	b.n	800307c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	d023      	beq.n	800305c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b80      	cmp	r3, #128	@ 0x80
 8003018:	d020      	beq.n	800305c <UART_WaitOnFlagUntilTimeout+0x8a>
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	2b40      	cmp	r3, #64	@ 0x40
 800301e:	d01d      	beq.n	800305c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b08      	cmp	r3, #8
 800302c:	d116      	bne.n	800305c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800302e:	2300      	movs	r3, #0
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	617b      	str	r3, [r7, #20]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	617b      	str	r3, [r7, #20]
 8003042:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 f81d 	bl	8003084 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2208      	movs	r2, #8
 800304e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e00f      	b.n	800307c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	4013      	ands	r3, r2
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	429a      	cmp	r2, r3
 800306a:	bf0c      	ite	eq
 800306c:	2301      	moveq	r3, #1
 800306e:	2300      	movne	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	461a      	mov	r2, r3
 8003074:	79fb      	ldrb	r3, [r7, #7]
 8003076:	429a      	cmp	r2, r3
 8003078:	d0b4      	beq.n	8002fe4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003084:	b480      	push	{r7}
 8003086:	b095      	sub	sp, #84	@ 0x54
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	330c      	adds	r3, #12
 8003092:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003096:	e853 3f00 	ldrex	r3, [r3]
 800309a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800309c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800309e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	330c      	adds	r3, #12
 80030aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80030ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030b4:	e841 2300 	strex	r3, r2, [r1]
 80030b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1e5      	bne.n	800308c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3314      	adds	r3, #20
 80030c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c8:	6a3b      	ldr	r3, [r7, #32]
 80030ca:	e853 3f00 	ldrex	r3, [r3]
 80030ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	f023 0301 	bic.w	r3, r3, #1
 80030d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3314      	adds	r3, #20
 80030de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030e8:	e841 2300 	strex	r3, r2, [r1]
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1e5      	bne.n	80030c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d119      	bne.n	8003130 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	330c      	adds	r3, #12
 8003102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	e853 3f00 	ldrex	r3, [r3]
 800310a:	60bb      	str	r3, [r7, #8]
   return(result);
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f023 0310 	bic.w	r3, r3, #16
 8003112:	647b      	str	r3, [r7, #68]	@ 0x44
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	330c      	adds	r3, #12
 800311a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800311c:	61ba      	str	r2, [r7, #24]
 800311e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003120:	6979      	ldr	r1, [r7, #20]
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	e841 2300 	strex	r3, r2, [r1]
 8003128:	613b      	str	r3, [r7, #16]
   return(result);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1e5      	bne.n	80030fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2220      	movs	r2, #32
 8003134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800313e:	bf00      	nop
 8003140:	3754      	adds	r7, #84	@ 0x54
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr

08003148 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68da      	ldr	r2, [r3, #12]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	431a      	orrs	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	4313      	orrs	r3, r2
 8003176:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003182:	f023 030c 	bic.w	r3, r3, #12
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	6812      	ldr	r2, [r2, #0]
 800318a:	68b9      	ldr	r1, [r7, #8]
 800318c:	430b      	orrs	r3, r1
 800318e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699a      	ldr	r2, [r3, #24]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a2c      	ldr	r2, [pc, #176]	@ (800325c <UART_SetConfig+0x114>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d103      	bne.n	80031b8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031b0:	f7ff fe02 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 80031b4:	60f8      	str	r0, [r7, #12]
 80031b6:	e002      	b.n	80031be <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031b8:	f7ff fdea 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 80031bc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	009a      	lsls	r2, r3, #2
 80031c8:	441a      	add	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d4:	4a22      	ldr	r2, [pc, #136]	@ (8003260 <UART_SetConfig+0x118>)
 80031d6:	fba2 2303 	umull	r2, r3, r2, r3
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	0119      	lsls	r1, r3, #4
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4613      	mov	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4413      	add	r3, r2
 80031e6:	009a      	lsls	r2, r3, #2
 80031e8:	441a      	add	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003260 <UART_SetConfig+0x118>)
 80031f6:	fba3 0302 	umull	r0, r3, r3, r2
 80031fa:	095b      	lsrs	r3, r3, #5
 80031fc:	2064      	movs	r0, #100	@ 0x64
 80031fe:	fb00 f303 	mul.w	r3, r0, r3
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	011b      	lsls	r3, r3, #4
 8003206:	3332      	adds	r3, #50	@ 0x32
 8003208:	4a15      	ldr	r2, [pc, #84]	@ (8003260 <UART_SetConfig+0x118>)
 800320a:	fba2 2303 	umull	r2, r3, r2, r3
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003214:	4419      	add	r1, r3
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	009a      	lsls	r2, r3, #2
 8003220:	441a      	add	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	fbb2 f2f3 	udiv	r2, r2, r3
 800322c:	4b0c      	ldr	r3, [pc, #48]	@ (8003260 <UART_SetConfig+0x118>)
 800322e:	fba3 0302 	umull	r0, r3, r3, r2
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	2064      	movs	r0, #100	@ 0x64
 8003236:	fb00 f303 	mul.w	r3, r0, r3
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	3332      	adds	r3, #50	@ 0x32
 8003240:	4a07      	ldr	r2, [pc, #28]	@ (8003260 <UART_SetConfig+0x118>)
 8003242:	fba2 2303 	umull	r2, r3, r2, r3
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	f003 020f 	and.w	r2, r3, #15
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	440a      	add	r2, r1
 8003252:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40013800 	.word	0x40013800
 8003260:	51eb851f 	.word	0x51eb851f

08003264 <sniprintf>:
 8003264:	b40c      	push	{r2, r3}
 8003266:	b530      	push	{r4, r5, lr}
 8003268:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <sniprintf+0x68>)
 800326a:	1e0c      	subs	r4, r1, #0
 800326c:	681d      	ldr	r5, [r3, #0]
 800326e:	b09d      	sub	sp, #116	@ 0x74
 8003270:	da08      	bge.n	8003284 <sniprintf+0x20>
 8003272:	238b      	movs	r3, #139	@ 0x8b
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	602b      	str	r3, [r5, #0]
 800327a:	b01d      	add	sp, #116	@ 0x74
 800327c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003280:	b002      	add	sp, #8
 8003282:	4770      	bx	lr
 8003284:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003288:	f8ad 3014 	strh.w	r3, [sp, #20]
 800328c:	f04f 0300 	mov.w	r3, #0
 8003290:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003292:	bf0c      	ite	eq
 8003294:	4623      	moveq	r3, r4
 8003296:	f104 33ff 	addne.w	r3, r4, #4294967295
 800329a:	9304      	str	r3, [sp, #16]
 800329c:	9307      	str	r3, [sp, #28]
 800329e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032a2:	9002      	str	r0, [sp, #8]
 80032a4:	9006      	str	r0, [sp, #24]
 80032a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80032aa:	4628      	mov	r0, r5
 80032ac:	ab21      	add	r3, sp, #132	@ 0x84
 80032ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80032b0:	a902      	add	r1, sp, #8
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	f000 f992 	bl	80035dc <_svfiprintf_r>
 80032b8:	1c43      	adds	r3, r0, #1
 80032ba:	bfbc      	itt	lt
 80032bc:	238b      	movlt	r3, #139	@ 0x8b
 80032be:	602b      	strlt	r3, [r5, #0]
 80032c0:	2c00      	cmp	r4, #0
 80032c2:	d0da      	beq.n	800327a <sniprintf+0x16>
 80032c4:	2200      	movs	r2, #0
 80032c6:	9b02      	ldr	r3, [sp, #8]
 80032c8:	701a      	strb	r2, [r3, #0]
 80032ca:	e7d6      	b.n	800327a <sniprintf+0x16>
 80032cc:	20000014 	.word	0x20000014

080032d0 <memset>:
 80032d0:	4603      	mov	r3, r0
 80032d2:	4402      	add	r2, r0
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d100      	bne.n	80032da <memset+0xa>
 80032d8:	4770      	bx	lr
 80032da:	f803 1b01 	strb.w	r1, [r3], #1
 80032de:	e7f9      	b.n	80032d4 <memset+0x4>

080032e0 <__errno>:
 80032e0:	4b01      	ldr	r3, [pc, #4]	@ (80032e8 <__errno+0x8>)
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	20000014 	.word	0x20000014

080032ec <__libc_init_array>:
 80032ec:	b570      	push	{r4, r5, r6, lr}
 80032ee:	2600      	movs	r6, #0
 80032f0:	4d0c      	ldr	r5, [pc, #48]	@ (8003324 <__libc_init_array+0x38>)
 80032f2:	4c0d      	ldr	r4, [pc, #52]	@ (8003328 <__libc_init_array+0x3c>)
 80032f4:	1b64      	subs	r4, r4, r5
 80032f6:	10a4      	asrs	r4, r4, #2
 80032f8:	42a6      	cmp	r6, r4
 80032fa:	d109      	bne.n	8003310 <__libc_init_array+0x24>
 80032fc:	f000 fc76 	bl	8003bec <_init>
 8003300:	2600      	movs	r6, #0
 8003302:	4d0a      	ldr	r5, [pc, #40]	@ (800332c <__libc_init_array+0x40>)
 8003304:	4c0a      	ldr	r4, [pc, #40]	@ (8003330 <__libc_init_array+0x44>)
 8003306:	1b64      	subs	r4, r4, r5
 8003308:	10a4      	asrs	r4, r4, #2
 800330a:	42a6      	cmp	r6, r4
 800330c:	d105      	bne.n	800331a <__libc_init_array+0x2e>
 800330e:	bd70      	pop	{r4, r5, r6, pc}
 8003310:	f855 3b04 	ldr.w	r3, [r5], #4
 8003314:	4798      	blx	r3
 8003316:	3601      	adds	r6, #1
 8003318:	e7ee      	b.n	80032f8 <__libc_init_array+0xc>
 800331a:	f855 3b04 	ldr.w	r3, [r5], #4
 800331e:	4798      	blx	r3
 8003320:	3601      	adds	r6, #1
 8003322:	e7f2      	b.n	800330a <__libc_init_array+0x1e>
 8003324:	080044a0 	.word	0x080044a0
 8003328:	080044a0 	.word	0x080044a0
 800332c:	080044a0 	.word	0x080044a0
 8003330:	080044a4 	.word	0x080044a4

08003334 <__retarget_lock_acquire_recursive>:
 8003334:	4770      	bx	lr

08003336 <__retarget_lock_release_recursive>:
 8003336:	4770      	bx	lr

08003338 <_free_r>:
 8003338:	b538      	push	{r3, r4, r5, lr}
 800333a:	4605      	mov	r5, r0
 800333c:	2900      	cmp	r1, #0
 800333e:	d040      	beq.n	80033c2 <_free_r+0x8a>
 8003340:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003344:	1f0c      	subs	r4, r1, #4
 8003346:	2b00      	cmp	r3, #0
 8003348:	bfb8      	it	lt
 800334a:	18e4      	addlt	r4, r4, r3
 800334c:	f000 f8de 	bl	800350c <__malloc_lock>
 8003350:	4a1c      	ldr	r2, [pc, #112]	@ (80033c4 <_free_r+0x8c>)
 8003352:	6813      	ldr	r3, [r2, #0]
 8003354:	b933      	cbnz	r3, 8003364 <_free_r+0x2c>
 8003356:	6063      	str	r3, [r4, #4]
 8003358:	6014      	str	r4, [r2, #0]
 800335a:	4628      	mov	r0, r5
 800335c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003360:	f000 b8da 	b.w	8003518 <__malloc_unlock>
 8003364:	42a3      	cmp	r3, r4
 8003366:	d908      	bls.n	800337a <_free_r+0x42>
 8003368:	6820      	ldr	r0, [r4, #0]
 800336a:	1821      	adds	r1, r4, r0
 800336c:	428b      	cmp	r3, r1
 800336e:	bf01      	itttt	eq
 8003370:	6819      	ldreq	r1, [r3, #0]
 8003372:	685b      	ldreq	r3, [r3, #4]
 8003374:	1809      	addeq	r1, r1, r0
 8003376:	6021      	streq	r1, [r4, #0]
 8003378:	e7ed      	b.n	8003356 <_free_r+0x1e>
 800337a:	461a      	mov	r2, r3
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	b10b      	cbz	r3, 8003384 <_free_r+0x4c>
 8003380:	42a3      	cmp	r3, r4
 8003382:	d9fa      	bls.n	800337a <_free_r+0x42>
 8003384:	6811      	ldr	r1, [r2, #0]
 8003386:	1850      	adds	r0, r2, r1
 8003388:	42a0      	cmp	r0, r4
 800338a:	d10b      	bne.n	80033a4 <_free_r+0x6c>
 800338c:	6820      	ldr	r0, [r4, #0]
 800338e:	4401      	add	r1, r0
 8003390:	1850      	adds	r0, r2, r1
 8003392:	4283      	cmp	r3, r0
 8003394:	6011      	str	r1, [r2, #0]
 8003396:	d1e0      	bne.n	800335a <_free_r+0x22>
 8003398:	6818      	ldr	r0, [r3, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	4408      	add	r0, r1
 800339e:	6010      	str	r0, [r2, #0]
 80033a0:	6053      	str	r3, [r2, #4]
 80033a2:	e7da      	b.n	800335a <_free_r+0x22>
 80033a4:	d902      	bls.n	80033ac <_free_r+0x74>
 80033a6:	230c      	movs	r3, #12
 80033a8:	602b      	str	r3, [r5, #0]
 80033aa:	e7d6      	b.n	800335a <_free_r+0x22>
 80033ac:	6820      	ldr	r0, [r4, #0]
 80033ae:	1821      	adds	r1, r4, r0
 80033b0:	428b      	cmp	r3, r1
 80033b2:	bf01      	itttt	eq
 80033b4:	6819      	ldreq	r1, [r3, #0]
 80033b6:	685b      	ldreq	r3, [r3, #4]
 80033b8:	1809      	addeq	r1, r1, r0
 80033ba:	6021      	streq	r1, [r4, #0]
 80033bc:	6063      	str	r3, [r4, #4]
 80033be:	6054      	str	r4, [r2, #4]
 80033c0:	e7cb      	b.n	800335a <_free_r+0x22>
 80033c2:	bd38      	pop	{r3, r4, r5, pc}
 80033c4:	200006b8 	.word	0x200006b8

080033c8 <sbrk_aligned>:
 80033c8:	b570      	push	{r4, r5, r6, lr}
 80033ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003408 <sbrk_aligned+0x40>)
 80033cc:	460c      	mov	r4, r1
 80033ce:	6831      	ldr	r1, [r6, #0]
 80033d0:	4605      	mov	r5, r0
 80033d2:	b911      	cbnz	r1, 80033da <sbrk_aligned+0x12>
 80033d4:	f000 fba8 	bl	8003b28 <_sbrk_r>
 80033d8:	6030      	str	r0, [r6, #0]
 80033da:	4621      	mov	r1, r4
 80033dc:	4628      	mov	r0, r5
 80033de:	f000 fba3 	bl	8003b28 <_sbrk_r>
 80033e2:	1c43      	adds	r3, r0, #1
 80033e4:	d103      	bne.n	80033ee <sbrk_aligned+0x26>
 80033e6:	f04f 34ff 	mov.w	r4, #4294967295
 80033ea:	4620      	mov	r0, r4
 80033ec:	bd70      	pop	{r4, r5, r6, pc}
 80033ee:	1cc4      	adds	r4, r0, #3
 80033f0:	f024 0403 	bic.w	r4, r4, #3
 80033f4:	42a0      	cmp	r0, r4
 80033f6:	d0f8      	beq.n	80033ea <sbrk_aligned+0x22>
 80033f8:	1a21      	subs	r1, r4, r0
 80033fa:	4628      	mov	r0, r5
 80033fc:	f000 fb94 	bl	8003b28 <_sbrk_r>
 8003400:	3001      	adds	r0, #1
 8003402:	d1f2      	bne.n	80033ea <sbrk_aligned+0x22>
 8003404:	e7ef      	b.n	80033e6 <sbrk_aligned+0x1e>
 8003406:	bf00      	nop
 8003408:	200006b4 	.word	0x200006b4

0800340c <_malloc_r>:
 800340c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003410:	1ccd      	adds	r5, r1, #3
 8003412:	f025 0503 	bic.w	r5, r5, #3
 8003416:	3508      	adds	r5, #8
 8003418:	2d0c      	cmp	r5, #12
 800341a:	bf38      	it	cc
 800341c:	250c      	movcc	r5, #12
 800341e:	2d00      	cmp	r5, #0
 8003420:	4606      	mov	r6, r0
 8003422:	db01      	blt.n	8003428 <_malloc_r+0x1c>
 8003424:	42a9      	cmp	r1, r5
 8003426:	d904      	bls.n	8003432 <_malloc_r+0x26>
 8003428:	230c      	movs	r3, #12
 800342a:	6033      	str	r3, [r6, #0]
 800342c:	2000      	movs	r0, #0
 800342e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003432:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003508 <_malloc_r+0xfc>
 8003436:	f000 f869 	bl	800350c <__malloc_lock>
 800343a:	f8d8 3000 	ldr.w	r3, [r8]
 800343e:	461c      	mov	r4, r3
 8003440:	bb44      	cbnz	r4, 8003494 <_malloc_r+0x88>
 8003442:	4629      	mov	r1, r5
 8003444:	4630      	mov	r0, r6
 8003446:	f7ff ffbf 	bl	80033c8 <sbrk_aligned>
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	4604      	mov	r4, r0
 800344e:	d158      	bne.n	8003502 <_malloc_r+0xf6>
 8003450:	f8d8 4000 	ldr.w	r4, [r8]
 8003454:	4627      	mov	r7, r4
 8003456:	2f00      	cmp	r7, #0
 8003458:	d143      	bne.n	80034e2 <_malloc_r+0xd6>
 800345a:	2c00      	cmp	r4, #0
 800345c:	d04b      	beq.n	80034f6 <_malloc_r+0xea>
 800345e:	6823      	ldr	r3, [r4, #0]
 8003460:	4639      	mov	r1, r7
 8003462:	4630      	mov	r0, r6
 8003464:	eb04 0903 	add.w	r9, r4, r3
 8003468:	f000 fb5e 	bl	8003b28 <_sbrk_r>
 800346c:	4581      	cmp	r9, r0
 800346e:	d142      	bne.n	80034f6 <_malloc_r+0xea>
 8003470:	6821      	ldr	r1, [r4, #0]
 8003472:	4630      	mov	r0, r6
 8003474:	1a6d      	subs	r5, r5, r1
 8003476:	4629      	mov	r1, r5
 8003478:	f7ff ffa6 	bl	80033c8 <sbrk_aligned>
 800347c:	3001      	adds	r0, #1
 800347e:	d03a      	beq.n	80034f6 <_malloc_r+0xea>
 8003480:	6823      	ldr	r3, [r4, #0]
 8003482:	442b      	add	r3, r5
 8003484:	6023      	str	r3, [r4, #0]
 8003486:	f8d8 3000 	ldr.w	r3, [r8]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	bb62      	cbnz	r2, 80034e8 <_malloc_r+0xdc>
 800348e:	f8c8 7000 	str.w	r7, [r8]
 8003492:	e00f      	b.n	80034b4 <_malloc_r+0xa8>
 8003494:	6822      	ldr	r2, [r4, #0]
 8003496:	1b52      	subs	r2, r2, r5
 8003498:	d420      	bmi.n	80034dc <_malloc_r+0xd0>
 800349a:	2a0b      	cmp	r2, #11
 800349c:	d917      	bls.n	80034ce <_malloc_r+0xc2>
 800349e:	1961      	adds	r1, r4, r5
 80034a0:	42a3      	cmp	r3, r4
 80034a2:	6025      	str	r5, [r4, #0]
 80034a4:	bf18      	it	ne
 80034a6:	6059      	strne	r1, [r3, #4]
 80034a8:	6863      	ldr	r3, [r4, #4]
 80034aa:	bf08      	it	eq
 80034ac:	f8c8 1000 	streq.w	r1, [r8]
 80034b0:	5162      	str	r2, [r4, r5]
 80034b2:	604b      	str	r3, [r1, #4]
 80034b4:	4630      	mov	r0, r6
 80034b6:	f000 f82f 	bl	8003518 <__malloc_unlock>
 80034ba:	f104 000b 	add.w	r0, r4, #11
 80034be:	1d23      	adds	r3, r4, #4
 80034c0:	f020 0007 	bic.w	r0, r0, #7
 80034c4:	1ac2      	subs	r2, r0, r3
 80034c6:	bf1c      	itt	ne
 80034c8:	1a1b      	subne	r3, r3, r0
 80034ca:	50a3      	strne	r3, [r4, r2]
 80034cc:	e7af      	b.n	800342e <_malloc_r+0x22>
 80034ce:	6862      	ldr	r2, [r4, #4]
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	bf0c      	ite	eq
 80034d4:	f8c8 2000 	streq.w	r2, [r8]
 80034d8:	605a      	strne	r2, [r3, #4]
 80034da:	e7eb      	b.n	80034b4 <_malloc_r+0xa8>
 80034dc:	4623      	mov	r3, r4
 80034de:	6864      	ldr	r4, [r4, #4]
 80034e0:	e7ae      	b.n	8003440 <_malloc_r+0x34>
 80034e2:	463c      	mov	r4, r7
 80034e4:	687f      	ldr	r7, [r7, #4]
 80034e6:	e7b6      	b.n	8003456 <_malloc_r+0x4a>
 80034e8:	461a      	mov	r2, r3
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	42a3      	cmp	r3, r4
 80034ee:	d1fb      	bne.n	80034e8 <_malloc_r+0xdc>
 80034f0:	2300      	movs	r3, #0
 80034f2:	6053      	str	r3, [r2, #4]
 80034f4:	e7de      	b.n	80034b4 <_malloc_r+0xa8>
 80034f6:	230c      	movs	r3, #12
 80034f8:	4630      	mov	r0, r6
 80034fa:	6033      	str	r3, [r6, #0]
 80034fc:	f000 f80c 	bl	8003518 <__malloc_unlock>
 8003500:	e794      	b.n	800342c <_malloc_r+0x20>
 8003502:	6005      	str	r5, [r0, #0]
 8003504:	e7d6      	b.n	80034b4 <_malloc_r+0xa8>
 8003506:	bf00      	nop
 8003508:	200006b8 	.word	0x200006b8

0800350c <__malloc_lock>:
 800350c:	4801      	ldr	r0, [pc, #4]	@ (8003514 <__malloc_lock+0x8>)
 800350e:	f7ff bf11 	b.w	8003334 <__retarget_lock_acquire_recursive>
 8003512:	bf00      	nop
 8003514:	200006b0 	.word	0x200006b0

08003518 <__malloc_unlock>:
 8003518:	4801      	ldr	r0, [pc, #4]	@ (8003520 <__malloc_unlock+0x8>)
 800351a:	f7ff bf0c 	b.w	8003336 <__retarget_lock_release_recursive>
 800351e:	bf00      	nop
 8003520:	200006b0 	.word	0x200006b0

08003524 <__ssputs_r>:
 8003524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003528:	461f      	mov	r7, r3
 800352a:	688e      	ldr	r6, [r1, #8]
 800352c:	4682      	mov	sl, r0
 800352e:	42be      	cmp	r6, r7
 8003530:	460c      	mov	r4, r1
 8003532:	4690      	mov	r8, r2
 8003534:	680b      	ldr	r3, [r1, #0]
 8003536:	d82d      	bhi.n	8003594 <__ssputs_r+0x70>
 8003538:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800353c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003540:	d026      	beq.n	8003590 <__ssputs_r+0x6c>
 8003542:	6965      	ldr	r5, [r4, #20]
 8003544:	6909      	ldr	r1, [r1, #16]
 8003546:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800354a:	eba3 0901 	sub.w	r9, r3, r1
 800354e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003552:	1c7b      	adds	r3, r7, #1
 8003554:	444b      	add	r3, r9
 8003556:	106d      	asrs	r5, r5, #1
 8003558:	429d      	cmp	r5, r3
 800355a:	bf38      	it	cc
 800355c:	461d      	movcc	r5, r3
 800355e:	0553      	lsls	r3, r2, #21
 8003560:	d527      	bpl.n	80035b2 <__ssputs_r+0x8e>
 8003562:	4629      	mov	r1, r5
 8003564:	f7ff ff52 	bl	800340c <_malloc_r>
 8003568:	4606      	mov	r6, r0
 800356a:	b360      	cbz	r0, 80035c6 <__ssputs_r+0xa2>
 800356c:	464a      	mov	r2, r9
 800356e:	6921      	ldr	r1, [r4, #16]
 8003570:	f000 faf8 	bl	8003b64 <memcpy>
 8003574:	89a3      	ldrh	r3, [r4, #12]
 8003576:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800357a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800357e:	81a3      	strh	r3, [r4, #12]
 8003580:	6126      	str	r6, [r4, #16]
 8003582:	444e      	add	r6, r9
 8003584:	6026      	str	r6, [r4, #0]
 8003586:	463e      	mov	r6, r7
 8003588:	6165      	str	r5, [r4, #20]
 800358a:	eba5 0509 	sub.w	r5, r5, r9
 800358e:	60a5      	str	r5, [r4, #8]
 8003590:	42be      	cmp	r6, r7
 8003592:	d900      	bls.n	8003596 <__ssputs_r+0x72>
 8003594:	463e      	mov	r6, r7
 8003596:	4632      	mov	r2, r6
 8003598:	4641      	mov	r1, r8
 800359a:	6820      	ldr	r0, [r4, #0]
 800359c:	f000 faaa 	bl	8003af4 <memmove>
 80035a0:	2000      	movs	r0, #0
 80035a2:	68a3      	ldr	r3, [r4, #8]
 80035a4:	1b9b      	subs	r3, r3, r6
 80035a6:	60a3      	str	r3, [r4, #8]
 80035a8:	6823      	ldr	r3, [r4, #0]
 80035aa:	4433      	add	r3, r6
 80035ac:	6023      	str	r3, [r4, #0]
 80035ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b2:	462a      	mov	r2, r5
 80035b4:	f000 fae4 	bl	8003b80 <_realloc_r>
 80035b8:	4606      	mov	r6, r0
 80035ba:	2800      	cmp	r0, #0
 80035bc:	d1e0      	bne.n	8003580 <__ssputs_r+0x5c>
 80035be:	4650      	mov	r0, sl
 80035c0:	6921      	ldr	r1, [r4, #16]
 80035c2:	f7ff feb9 	bl	8003338 <_free_r>
 80035c6:	230c      	movs	r3, #12
 80035c8:	f8ca 3000 	str.w	r3, [sl]
 80035cc:	89a3      	ldrh	r3, [r4, #12]
 80035ce:	f04f 30ff 	mov.w	r0, #4294967295
 80035d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035d6:	81a3      	strh	r3, [r4, #12]
 80035d8:	e7e9      	b.n	80035ae <__ssputs_r+0x8a>
	...

080035dc <_svfiprintf_r>:
 80035dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035e0:	4698      	mov	r8, r3
 80035e2:	898b      	ldrh	r3, [r1, #12]
 80035e4:	4607      	mov	r7, r0
 80035e6:	061b      	lsls	r3, r3, #24
 80035e8:	460d      	mov	r5, r1
 80035ea:	4614      	mov	r4, r2
 80035ec:	b09d      	sub	sp, #116	@ 0x74
 80035ee:	d510      	bpl.n	8003612 <_svfiprintf_r+0x36>
 80035f0:	690b      	ldr	r3, [r1, #16]
 80035f2:	b973      	cbnz	r3, 8003612 <_svfiprintf_r+0x36>
 80035f4:	2140      	movs	r1, #64	@ 0x40
 80035f6:	f7ff ff09 	bl	800340c <_malloc_r>
 80035fa:	6028      	str	r0, [r5, #0]
 80035fc:	6128      	str	r0, [r5, #16]
 80035fe:	b930      	cbnz	r0, 800360e <_svfiprintf_r+0x32>
 8003600:	230c      	movs	r3, #12
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	f04f 30ff 	mov.w	r0, #4294967295
 8003608:	b01d      	add	sp, #116	@ 0x74
 800360a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800360e:	2340      	movs	r3, #64	@ 0x40
 8003610:	616b      	str	r3, [r5, #20]
 8003612:	2300      	movs	r3, #0
 8003614:	9309      	str	r3, [sp, #36]	@ 0x24
 8003616:	2320      	movs	r3, #32
 8003618:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800361c:	2330      	movs	r3, #48	@ 0x30
 800361e:	f04f 0901 	mov.w	r9, #1
 8003622:	f8cd 800c 	str.w	r8, [sp, #12]
 8003626:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80037c0 <_svfiprintf_r+0x1e4>
 800362a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800362e:	4623      	mov	r3, r4
 8003630:	469a      	mov	sl, r3
 8003632:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003636:	b10a      	cbz	r2, 800363c <_svfiprintf_r+0x60>
 8003638:	2a25      	cmp	r2, #37	@ 0x25
 800363a:	d1f9      	bne.n	8003630 <_svfiprintf_r+0x54>
 800363c:	ebba 0b04 	subs.w	fp, sl, r4
 8003640:	d00b      	beq.n	800365a <_svfiprintf_r+0x7e>
 8003642:	465b      	mov	r3, fp
 8003644:	4622      	mov	r2, r4
 8003646:	4629      	mov	r1, r5
 8003648:	4638      	mov	r0, r7
 800364a:	f7ff ff6b 	bl	8003524 <__ssputs_r>
 800364e:	3001      	adds	r0, #1
 8003650:	f000 80a7 	beq.w	80037a2 <_svfiprintf_r+0x1c6>
 8003654:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003656:	445a      	add	r2, fp
 8003658:	9209      	str	r2, [sp, #36]	@ 0x24
 800365a:	f89a 3000 	ldrb.w	r3, [sl]
 800365e:	2b00      	cmp	r3, #0
 8003660:	f000 809f 	beq.w	80037a2 <_svfiprintf_r+0x1c6>
 8003664:	2300      	movs	r3, #0
 8003666:	f04f 32ff 	mov.w	r2, #4294967295
 800366a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800366e:	f10a 0a01 	add.w	sl, sl, #1
 8003672:	9304      	str	r3, [sp, #16]
 8003674:	9307      	str	r3, [sp, #28]
 8003676:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800367a:	931a      	str	r3, [sp, #104]	@ 0x68
 800367c:	4654      	mov	r4, sl
 800367e:	2205      	movs	r2, #5
 8003680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003684:	484e      	ldr	r0, [pc, #312]	@ (80037c0 <_svfiprintf_r+0x1e4>)
 8003686:	f000 fa5f 	bl	8003b48 <memchr>
 800368a:	9a04      	ldr	r2, [sp, #16]
 800368c:	b9d8      	cbnz	r0, 80036c6 <_svfiprintf_r+0xea>
 800368e:	06d0      	lsls	r0, r2, #27
 8003690:	bf44      	itt	mi
 8003692:	2320      	movmi	r3, #32
 8003694:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003698:	0711      	lsls	r1, r2, #28
 800369a:	bf44      	itt	mi
 800369c:	232b      	movmi	r3, #43	@ 0x2b
 800369e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036a2:	f89a 3000 	ldrb.w	r3, [sl]
 80036a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80036a8:	d015      	beq.n	80036d6 <_svfiprintf_r+0xfa>
 80036aa:	4654      	mov	r4, sl
 80036ac:	2000      	movs	r0, #0
 80036ae:	f04f 0c0a 	mov.w	ip, #10
 80036b2:	9a07      	ldr	r2, [sp, #28]
 80036b4:	4621      	mov	r1, r4
 80036b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036ba:	3b30      	subs	r3, #48	@ 0x30
 80036bc:	2b09      	cmp	r3, #9
 80036be:	d94b      	bls.n	8003758 <_svfiprintf_r+0x17c>
 80036c0:	b1b0      	cbz	r0, 80036f0 <_svfiprintf_r+0x114>
 80036c2:	9207      	str	r2, [sp, #28]
 80036c4:	e014      	b.n	80036f0 <_svfiprintf_r+0x114>
 80036c6:	eba0 0308 	sub.w	r3, r0, r8
 80036ca:	fa09 f303 	lsl.w	r3, r9, r3
 80036ce:	4313      	orrs	r3, r2
 80036d0:	46a2      	mov	sl, r4
 80036d2:	9304      	str	r3, [sp, #16]
 80036d4:	e7d2      	b.n	800367c <_svfiprintf_r+0xa0>
 80036d6:	9b03      	ldr	r3, [sp, #12]
 80036d8:	1d19      	adds	r1, r3, #4
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	9103      	str	r1, [sp, #12]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bfbb      	ittet	lt
 80036e2:	425b      	neglt	r3, r3
 80036e4:	f042 0202 	orrlt.w	r2, r2, #2
 80036e8:	9307      	strge	r3, [sp, #28]
 80036ea:	9307      	strlt	r3, [sp, #28]
 80036ec:	bfb8      	it	lt
 80036ee:	9204      	strlt	r2, [sp, #16]
 80036f0:	7823      	ldrb	r3, [r4, #0]
 80036f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80036f4:	d10a      	bne.n	800370c <_svfiprintf_r+0x130>
 80036f6:	7863      	ldrb	r3, [r4, #1]
 80036f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80036fa:	d132      	bne.n	8003762 <_svfiprintf_r+0x186>
 80036fc:	9b03      	ldr	r3, [sp, #12]
 80036fe:	3402      	adds	r4, #2
 8003700:	1d1a      	adds	r2, r3, #4
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	9203      	str	r2, [sp, #12]
 8003706:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800370a:	9305      	str	r3, [sp, #20]
 800370c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80037c4 <_svfiprintf_r+0x1e8>
 8003710:	2203      	movs	r2, #3
 8003712:	4650      	mov	r0, sl
 8003714:	7821      	ldrb	r1, [r4, #0]
 8003716:	f000 fa17 	bl	8003b48 <memchr>
 800371a:	b138      	cbz	r0, 800372c <_svfiprintf_r+0x150>
 800371c:	2240      	movs	r2, #64	@ 0x40
 800371e:	9b04      	ldr	r3, [sp, #16]
 8003720:	eba0 000a 	sub.w	r0, r0, sl
 8003724:	4082      	lsls	r2, r0
 8003726:	4313      	orrs	r3, r2
 8003728:	3401      	adds	r4, #1
 800372a:	9304      	str	r3, [sp, #16]
 800372c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003730:	2206      	movs	r2, #6
 8003732:	4825      	ldr	r0, [pc, #148]	@ (80037c8 <_svfiprintf_r+0x1ec>)
 8003734:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003738:	f000 fa06 	bl	8003b48 <memchr>
 800373c:	2800      	cmp	r0, #0
 800373e:	d036      	beq.n	80037ae <_svfiprintf_r+0x1d2>
 8003740:	4b22      	ldr	r3, [pc, #136]	@ (80037cc <_svfiprintf_r+0x1f0>)
 8003742:	bb1b      	cbnz	r3, 800378c <_svfiprintf_r+0x1b0>
 8003744:	9b03      	ldr	r3, [sp, #12]
 8003746:	3307      	adds	r3, #7
 8003748:	f023 0307 	bic.w	r3, r3, #7
 800374c:	3308      	adds	r3, #8
 800374e:	9303      	str	r3, [sp, #12]
 8003750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003752:	4433      	add	r3, r6
 8003754:	9309      	str	r3, [sp, #36]	@ 0x24
 8003756:	e76a      	b.n	800362e <_svfiprintf_r+0x52>
 8003758:	460c      	mov	r4, r1
 800375a:	2001      	movs	r0, #1
 800375c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003760:	e7a8      	b.n	80036b4 <_svfiprintf_r+0xd8>
 8003762:	2300      	movs	r3, #0
 8003764:	f04f 0c0a 	mov.w	ip, #10
 8003768:	4619      	mov	r1, r3
 800376a:	3401      	adds	r4, #1
 800376c:	9305      	str	r3, [sp, #20]
 800376e:	4620      	mov	r0, r4
 8003770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003774:	3a30      	subs	r2, #48	@ 0x30
 8003776:	2a09      	cmp	r2, #9
 8003778:	d903      	bls.n	8003782 <_svfiprintf_r+0x1a6>
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0c6      	beq.n	800370c <_svfiprintf_r+0x130>
 800377e:	9105      	str	r1, [sp, #20]
 8003780:	e7c4      	b.n	800370c <_svfiprintf_r+0x130>
 8003782:	4604      	mov	r4, r0
 8003784:	2301      	movs	r3, #1
 8003786:	fb0c 2101 	mla	r1, ip, r1, r2
 800378a:	e7f0      	b.n	800376e <_svfiprintf_r+0x192>
 800378c:	ab03      	add	r3, sp, #12
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	462a      	mov	r2, r5
 8003792:	4638      	mov	r0, r7
 8003794:	4b0e      	ldr	r3, [pc, #56]	@ (80037d0 <_svfiprintf_r+0x1f4>)
 8003796:	a904      	add	r1, sp, #16
 8003798:	f3af 8000 	nop.w
 800379c:	1c42      	adds	r2, r0, #1
 800379e:	4606      	mov	r6, r0
 80037a0:	d1d6      	bne.n	8003750 <_svfiprintf_r+0x174>
 80037a2:	89ab      	ldrh	r3, [r5, #12]
 80037a4:	065b      	lsls	r3, r3, #25
 80037a6:	f53f af2d 	bmi.w	8003604 <_svfiprintf_r+0x28>
 80037aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037ac:	e72c      	b.n	8003608 <_svfiprintf_r+0x2c>
 80037ae:	ab03      	add	r3, sp, #12
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	462a      	mov	r2, r5
 80037b4:	4638      	mov	r0, r7
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <_svfiprintf_r+0x1f4>)
 80037b8:	a904      	add	r1, sp, #16
 80037ba:	f000 f87d 	bl	80038b8 <_printf_i>
 80037be:	e7ed      	b.n	800379c <_svfiprintf_r+0x1c0>
 80037c0:	08004462 	.word	0x08004462
 80037c4:	08004468 	.word	0x08004468
 80037c8:	0800446c 	.word	0x0800446c
 80037cc:	00000000 	.word	0x00000000
 80037d0:	08003525 	.word	0x08003525

080037d4 <_printf_common>:
 80037d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037d8:	4616      	mov	r6, r2
 80037da:	4698      	mov	r8, r3
 80037dc:	688a      	ldr	r2, [r1, #8]
 80037de:	690b      	ldr	r3, [r1, #16]
 80037e0:	4607      	mov	r7, r0
 80037e2:	4293      	cmp	r3, r2
 80037e4:	bfb8      	it	lt
 80037e6:	4613      	movlt	r3, r2
 80037e8:	6033      	str	r3, [r6, #0]
 80037ea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037ee:	460c      	mov	r4, r1
 80037f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037f4:	b10a      	cbz	r2, 80037fa <_printf_common+0x26>
 80037f6:	3301      	adds	r3, #1
 80037f8:	6033      	str	r3, [r6, #0]
 80037fa:	6823      	ldr	r3, [r4, #0]
 80037fc:	0699      	lsls	r1, r3, #26
 80037fe:	bf42      	ittt	mi
 8003800:	6833      	ldrmi	r3, [r6, #0]
 8003802:	3302      	addmi	r3, #2
 8003804:	6033      	strmi	r3, [r6, #0]
 8003806:	6825      	ldr	r5, [r4, #0]
 8003808:	f015 0506 	ands.w	r5, r5, #6
 800380c:	d106      	bne.n	800381c <_printf_common+0x48>
 800380e:	f104 0a19 	add.w	sl, r4, #25
 8003812:	68e3      	ldr	r3, [r4, #12]
 8003814:	6832      	ldr	r2, [r6, #0]
 8003816:	1a9b      	subs	r3, r3, r2
 8003818:	42ab      	cmp	r3, r5
 800381a:	dc2b      	bgt.n	8003874 <_printf_common+0xa0>
 800381c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003820:	6822      	ldr	r2, [r4, #0]
 8003822:	3b00      	subs	r3, #0
 8003824:	bf18      	it	ne
 8003826:	2301      	movne	r3, #1
 8003828:	0692      	lsls	r2, r2, #26
 800382a:	d430      	bmi.n	800388e <_printf_common+0xba>
 800382c:	4641      	mov	r1, r8
 800382e:	4638      	mov	r0, r7
 8003830:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003834:	47c8      	blx	r9
 8003836:	3001      	adds	r0, #1
 8003838:	d023      	beq.n	8003882 <_printf_common+0xae>
 800383a:	6823      	ldr	r3, [r4, #0]
 800383c:	6922      	ldr	r2, [r4, #16]
 800383e:	f003 0306 	and.w	r3, r3, #6
 8003842:	2b04      	cmp	r3, #4
 8003844:	bf14      	ite	ne
 8003846:	2500      	movne	r5, #0
 8003848:	6833      	ldreq	r3, [r6, #0]
 800384a:	f04f 0600 	mov.w	r6, #0
 800384e:	bf08      	it	eq
 8003850:	68e5      	ldreq	r5, [r4, #12]
 8003852:	f104 041a 	add.w	r4, r4, #26
 8003856:	bf08      	it	eq
 8003858:	1aed      	subeq	r5, r5, r3
 800385a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800385e:	bf08      	it	eq
 8003860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003864:	4293      	cmp	r3, r2
 8003866:	bfc4      	itt	gt
 8003868:	1a9b      	subgt	r3, r3, r2
 800386a:	18ed      	addgt	r5, r5, r3
 800386c:	42b5      	cmp	r5, r6
 800386e:	d11a      	bne.n	80038a6 <_printf_common+0xd2>
 8003870:	2000      	movs	r0, #0
 8003872:	e008      	b.n	8003886 <_printf_common+0xb2>
 8003874:	2301      	movs	r3, #1
 8003876:	4652      	mov	r2, sl
 8003878:	4641      	mov	r1, r8
 800387a:	4638      	mov	r0, r7
 800387c:	47c8      	blx	r9
 800387e:	3001      	adds	r0, #1
 8003880:	d103      	bne.n	800388a <_printf_common+0xb6>
 8003882:	f04f 30ff 	mov.w	r0, #4294967295
 8003886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800388a:	3501      	adds	r5, #1
 800388c:	e7c1      	b.n	8003812 <_printf_common+0x3e>
 800388e:	2030      	movs	r0, #48	@ 0x30
 8003890:	18e1      	adds	r1, r4, r3
 8003892:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003896:	1c5a      	adds	r2, r3, #1
 8003898:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800389c:	4422      	add	r2, r4
 800389e:	3302      	adds	r3, #2
 80038a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038a4:	e7c2      	b.n	800382c <_printf_common+0x58>
 80038a6:	2301      	movs	r3, #1
 80038a8:	4622      	mov	r2, r4
 80038aa:	4641      	mov	r1, r8
 80038ac:	4638      	mov	r0, r7
 80038ae:	47c8      	blx	r9
 80038b0:	3001      	adds	r0, #1
 80038b2:	d0e6      	beq.n	8003882 <_printf_common+0xae>
 80038b4:	3601      	adds	r6, #1
 80038b6:	e7d9      	b.n	800386c <_printf_common+0x98>

080038b8 <_printf_i>:
 80038b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038bc:	7e0f      	ldrb	r7, [r1, #24]
 80038be:	4691      	mov	r9, r2
 80038c0:	2f78      	cmp	r7, #120	@ 0x78
 80038c2:	4680      	mov	r8, r0
 80038c4:	460c      	mov	r4, r1
 80038c6:	469a      	mov	sl, r3
 80038c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038ce:	d807      	bhi.n	80038e0 <_printf_i+0x28>
 80038d0:	2f62      	cmp	r7, #98	@ 0x62
 80038d2:	d80a      	bhi.n	80038ea <_printf_i+0x32>
 80038d4:	2f00      	cmp	r7, #0
 80038d6:	f000 80d1 	beq.w	8003a7c <_printf_i+0x1c4>
 80038da:	2f58      	cmp	r7, #88	@ 0x58
 80038dc:	f000 80b8 	beq.w	8003a50 <_printf_i+0x198>
 80038e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038e8:	e03a      	b.n	8003960 <_printf_i+0xa8>
 80038ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038ee:	2b15      	cmp	r3, #21
 80038f0:	d8f6      	bhi.n	80038e0 <_printf_i+0x28>
 80038f2:	a101      	add	r1, pc, #4	@ (adr r1, 80038f8 <_printf_i+0x40>)
 80038f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038f8:	08003951 	.word	0x08003951
 80038fc:	08003965 	.word	0x08003965
 8003900:	080038e1 	.word	0x080038e1
 8003904:	080038e1 	.word	0x080038e1
 8003908:	080038e1 	.word	0x080038e1
 800390c:	080038e1 	.word	0x080038e1
 8003910:	08003965 	.word	0x08003965
 8003914:	080038e1 	.word	0x080038e1
 8003918:	080038e1 	.word	0x080038e1
 800391c:	080038e1 	.word	0x080038e1
 8003920:	080038e1 	.word	0x080038e1
 8003924:	08003a63 	.word	0x08003a63
 8003928:	0800398f 	.word	0x0800398f
 800392c:	08003a1d 	.word	0x08003a1d
 8003930:	080038e1 	.word	0x080038e1
 8003934:	080038e1 	.word	0x080038e1
 8003938:	08003a85 	.word	0x08003a85
 800393c:	080038e1 	.word	0x080038e1
 8003940:	0800398f 	.word	0x0800398f
 8003944:	080038e1 	.word	0x080038e1
 8003948:	080038e1 	.word	0x080038e1
 800394c:	08003a25 	.word	0x08003a25
 8003950:	6833      	ldr	r3, [r6, #0]
 8003952:	1d1a      	adds	r2, r3, #4
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	6032      	str	r2, [r6, #0]
 8003958:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800395c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003960:	2301      	movs	r3, #1
 8003962:	e09c      	b.n	8003a9e <_printf_i+0x1e6>
 8003964:	6833      	ldr	r3, [r6, #0]
 8003966:	6820      	ldr	r0, [r4, #0]
 8003968:	1d19      	adds	r1, r3, #4
 800396a:	6031      	str	r1, [r6, #0]
 800396c:	0606      	lsls	r6, r0, #24
 800396e:	d501      	bpl.n	8003974 <_printf_i+0xbc>
 8003970:	681d      	ldr	r5, [r3, #0]
 8003972:	e003      	b.n	800397c <_printf_i+0xc4>
 8003974:	0645      	lsls	r5, r0, #25
 8003976:	d5fb      	bpl.n	8003970 <_printf_i+0xb8>
 8003978:	f9b3 5000 	ldrsh.w	r5, [r3]
 800397c:	2d00      	cmp	r5, #0
 800397e:	da03      	bge.n	8003988 <_printf_i+0xd0>
 8003980:	232d      	movs	r3, #45	@ 0x2d
 8003982:	426d      	negs	r5, r5
 8003984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003988:	230a      	movs	r3, #10
 800398a:	4858      	ldr	r0, [pc, #352]	@ (8003aec <_printf_i+0x234>)
 800398c:	e011      	b.n	80039b2 <_printf_i+0xfa>
 800398e:	6821      	ldr	r1, [r4, #0]
 8003990:	6833      	ldr	r3, [r6, #0]
 8003992:	0608      	lsls	r0, r1, #24
 8003994:	f853 5b04 	ldr.w	r5, [r3], #4
 8003998:	d402      	bmi.n	80039a0 <_printf_i+0xe8>
 800399a:	0649      	lsls	r1, r1, #25
 800399c:	bf48      	it	mi
 800399e:	b2ad      	uxthmi	r5, r5
 80039a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80039a2:	6033      	str	r3, [r6, #0]
 80039a4:	bf14      	ite	ne
 80039a6:	230a      	movne	r3, #10
 80039a8:	2308      	moveq	r3, #8
 80039aa:	4850      	ldr	r0, [pc, #320]	@ (8003aec <_printf_i+0x234>)
 80039ac:	2100      	movs	r1, #0
 80039ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039b2:	6866      	ldr	r6, [r4, #4]
 80039b4:	2e00      	cmp	r6, #0
 80039b6:	60a6      	str	r6, [r4, #8]
 80039b8:	db05      	blt.n	80039c6 <_printf_i+0x10e>
 80039ba:	6821      	ldr	r1, [r4, #0]
 80039bc:	432e      	orrs	r6, r5
 80039be:	f021 0104 	bic.w	r1, r1, #4
 80039c2:	6021      	str	r1, [r4, #0]
 80039c4:	d04b      	beq.n	8003a5e <_printf_i+0x1a6>
 80039c6:	4616      	mov	r6, r2
 80039c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80039cc:	fb03 5711 	mls	r7, r3, r1, r5
 80039d0:	5dc7      	ldrb	r7, [r0, r7]
 80039d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039d6:	462f      	mov	r7, r5
 80039d8:	42bb      	cmp	r3, r7
 80039da:	460d      	mov	r5, r1
 80039dc:	d9f4      	bls.n	80039c8 <_printf_i+0x110>
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d10b      	bne.n	80039fa <_printf_i+0x142>
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	07df      	lsls	r7, r3, #31
 80039e6:	d508      	bpl.n	80039fa <_printf_i+0x142>
 80039e8:	6923      	ldr	r3, [r4, #16]
 80039ea:	6861      	ldr	r1, [r4, #4]
 80039ec:	4299      	cmp	r1, r3
 80039ee:	bfde      	ittt	le
 80039f0:	2330      	movle	r3, #48	@ 0x30
 80039f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039fa:	1b92      	subs	r2, r2, r6
 80039fc:	6122      	str	r2, [r4, #16]
 80039fe:	464b      	mov	r3, r9
 8003a00:	4621      	mov	r1, r4
 8003a02:	4640      	mov	r0, r8
 8003a04:	f8cd a000 	str.w	sl, [sp]
 8003a08:	aa03      	add	r2, sp, #12
 8003a0a:	f7ff fee3 	bl	80037d4 <_printf_common>
 8003a0e:	3001      	adds	r0, #1
 8003a10:	d14a      	bne.n	8003aa8 <_printf_i+0x1f0>
 8003a12:	f04f 30ff 	mov.w	r0, #4294967295
 8003a16:	b004      	add	sp, #16
 8003a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	f043 0320 	orr.w	r3, r3, #32
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	2778      	movs	r7, #120	@ 0x78
 8003a26:	4832      	ldr	r0, [pc, #200]	@ (8003af0 <_printf_i+0x238>)
 8003a28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	6831      	ldr	r1, [r6, #0]
 8003a30:	061f      	lsls	r7, r3, #24
 8003a32:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a36:	d402      	bmi.n	8003a3e <_printf_i+0x186>
 8003a38:	065f      	lsls	r7, r3, #25
 8003a3a:	bf48      	it	mi
 8003a3c:	b2ad      	uxthmi	r5, r5
 8003a3e:	6031      	str	r1, [r6, #0]
 8003a40:	07d9      	lsls	r1, r3, #31
 8003a42:	bf44      	itt	mi
 8003a44:	f043 0320 	orrmi.w	r3, r3, #32
 8003a48:	6023      	strmi	r3, [r4, #0]
 8003a4a:	b11d      	cbz	r5, 8003a54 <_printf_i+0x19c>
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	e7ad      	b.n	80039ac <_printf_i+0xf4>
 8003a50:	4826      	ldr	r0, [pc, #152]	@ (8003aec <_printf_i+0x234>)
 8003a52:	e7e9      	b.n	8003a28 <_printf_i+0x170>
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	f023 0320 	bic.w	r3, r3, #32
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	e7f6      	b.n	8003a4c <_printf_i+0x194>
 8003a5e:	4616      	mov	r6, r2
 8003a60:	e7bd      	b.n	80039de <_printf_i+0x126>
 8003a62:	6833      	ldr	r3, [r6, #0]
 8003a64:	6825      	ldr	r5, [r4, #0]
 8003a66:	1d18      	adds	r0, r3, #4
 8003a68:	6961      	ldr	r1, [r4, #20]
 8003a6a:	6030      	str	r0, [r6, #0]
 8003a6c:	062e      	lsls	r6, r5, #24
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	d501      	bpl.n	8003a76 <_printf_i+0x1be>
 8003a72:	6019      	str	r1, [r3, #0]
 8003a74:	e002      	b.n	8003a7c <_printf_i+0x1c4>
 8003a76:	0668      	lsls	r0, r5, #25
 8003a78:	d5fb      	bpl.n	8003a72 <_printf_i+0x1ba>
 8003a7a:	8019      	strh	r1, [r3, #0]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	4616      	mov	r6, r2
 8003a80:	6123      	str	r3, [r4, #16]
 8003a82:	e7bc      	b.n	80039fe <_printf_i+0x146>
 8003a84:	6833      	ldr	r3, [r6, #0]
 8003a86:	2100      	movs	r1, #0
 8003a88:	1d1a      	adds	r2, r3, #4
 8003a8a:	6032      	str	r2, [r6, #0]
 8003a8c:	681e      	ldr	r6, [r3, #0]
 8003a8e:	6862      	ldr	r2, [r4, #4]
 8003a90:	4630      	mov	r0, r6
 8003a92:	f000 f859 	bl	8003b48 <memchr>
 8003a96:	b108      	cbz	r0, 8003a9c <_printf_i+0x1e4>
 8003a98:	1b80      	subs	r0, r0, r6
 8003a9a:	6060      	str	r0, [r4, #4]
 8003a9c:	6863      	ldr	r3, [r4, #4]
 8003a9e:	6123      	str	r3, [r4, #16]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aa6:	e7aa      	b.n	80039fe <_printf_i+0x146>
 8003aa8:	4632      	mov	r2, r6
 8003aaa:	4649      	mov	r1, r9
 8003aac:	4640      	mov	r0, r8
 8003aae:	6923      	ldr	r3, [r4, #16]
 8003ab0:	47d0      	blx	sl
 8003ab2:	3001      	adds	r0, #1
 8003ab4:	d0ad      	beq.n	8003a12 <_printf_i+0x15a>
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	079b      	lsls	r3, r3, #30
 8003aba:	d413      	bmi.n	8003ae4 <_printf_i+0x22c>
 8003abc:	68e0      	ldr	r0, [r4, #12]
 8003abe:	9b03      	ldr	r3, [sp, #12]
 8003ac0:	4298      	cmp	r0, r3
 8003ac2:	bfb8      	it	lt
 8003ac4:	4618      	movlt	r0, r3
 8003ac6:	e7a6      	b.n	8003a16 <_printf_i+0x15e>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	4632      	mov	r2, r6
 8003acc:	4649      	mov	r1, r9
 8003ace:	4640      	mov	r0, r8
 8003ad0:	47d0      	blx	sl
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	d09d      	beq.n	8003a12 <_printf_i+0x15a>
 8003ad6:	3501      	adds	r5, #1
 8003ad8:	68e3      	ldr	r3, [r4, #12]
 8003ada:	9903      	ldr	r1, [sp, #12]
 8003adc:	1a5b      	subs	r3, r3, r1
 8003ade:	42ab      	cmp	r3, r5
 8003ae0:	dcf2      	bgt.n	8003ac8 <_printf_i+0x210>
 8003ae2:	e7eb      	b.n	8003abc <_printf_i+0x204>
 8003ae4:	2500      	movs	r5, #0
 8003ae6:	f104 0619 	add.w	r6, r4, #25
 8003aea:	e7f5      	b.n	8003ad8 <_printf_i+0x220>
 8003aec:	08004473 	.word	0x08004473
 8003af0:	08004484 	.word	0x08004484

08003af4 <memmove>:
 8003af4:	4288      	cmp	r0, r1
 8003af6:	b510      	push	{r4, lr}
 8003af8:	eb01 0402 	add.w	r4, r1, r2
 8003afc:	d902      	bls.n	8003b04 <memmove+0x10>
 8003afe:	4284      	cmp	r4, r0
 8003b00:	4623      	mov	r3, r4
 8003b02:	d807      	bhi.n	8003b14 <memmove+0x20>
 8003b04:	1e43      	subs	r3, r0, #1
 8003b06:	42a1      	cmp	r1, r4
 8003b08:	d008      	beq.n	8003b1c <memmove+0x28>
 8003b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b12:	e7f8      	b.n	8003b06 <memmove+0x12>
 8003b14:	4601      	mov	r1, r0
 8003b16:	4402      	add	r2, r0
 8003b18:	428a      	cmp	r2, r1
 8003b1a:	d100      	bne.n	8003b1e <memmove+0x2a>
 8003b1c:	bd10      	pop	{r4, pc}
 8003b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b26:	e7f7      	b.n	8003b18 <memmove+0x24>

08003b28 <_sbrk_r>:
 8003b28:	b538      	push	{r3, r4, r5, lr}
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	4d05      	ldr	r5, [pc, #20]	@ (8003b44 <_sbrk_r+0x1c>)
 8003b2e:	4604      	mov	r4, r0
 8003b30:	4608      	mov	r0, r1
 8003b32:	602b      	str	r3, [r5, #0]
 8003b34:	f7fc fe8c 	bl	8000850 <_sbrk>
 8003b38:	1c43      	adds	r3, r0, #1
 8003b3a:	d102      	bne.n	8003b42 <_sbrk_r+0x1a>
 8003b3c:	682b      	ldr	r3, [r5, #0]
 8003b3e:	b103      	cbz	r3, 8003b42 <_sbrk_r+0x1a>
 8003b40:	6023      	str	r3, [r4, #0]
 8003b42:	bd38      	pop	{r3, r4, r5, pc}
 8003b44:	200006ac 	.word	0x200006ac

08003b48 <memchr>:
 8003b48:	4603      	mov	r3, r0
 8003b4a:	b510      	push	{r4, lr}
 8003b4c:	b2c9      	uxtb	r1, r1
 8003b4e:	4402      	add	r2, r0
 8003b50:	4293      	cmp	r3, r2
 8003b52:	4618      	mov	r0, r3
 8003b54:	d101      	bne.n	8003b5a <memchr+0x12>
 8003b56:	2000      	movs	r0, #0
 8003b58:	e003      	b.n	8003b62 <memchr+0x1a>
 8003b5a:	7804      	ldrb	r4, [r0, #0]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	428c      	cmp	r4, r1
 8003b60:	d1f6      	bne.n	8003b50 <memchr+0x8>
 8003b62:	bd10      	pop	{r4, pc}

08003b64 <memcpy>:
 8003b64:	440a      	add	r2, r1
 8003b66:	4291      	cmp	r1, r2
 8003b68:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b6c:	d100      	bne.n	8003b70 <memcpy+0xc>
 8003b6e:	4770      	bx	lr
 8003b70:	b510      	push	{r4, lr}
 8003b72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b76:	4291      	cmp	r1, r2
 8003b78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b7c:	d1f9      	bne.n	8003b72 <memcpy+0xe>
 8003b7e:	bd10      	pop	{r4, pc}

08003b80 <_realloc_r>:
 8003b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b84:	4607      	mov	r7, r0
 8003b86:	4614      	mov	r4, r2
 8003b88:	460d      	mov	r5, r1
 8003b8a:	b921      	cbnz	r1, 8003b96 <_realloc_r+0x16>
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b92:	f7ff bc3b 	b.w	800340c <_malloc_r>
 8003b96:	b92a      	cbnz	r2, 8003ba4 <_realloc_r+0x24>
 8003b98:	f7ff fbce 	bl	8003338 <_free_r>
 8003b9c:	4625      	mov	r5, r4
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ba4:	f000 f81a 	bl	8003bdc <_malloc_usable_size_r>
 8003ba8:	4284      	cmp	r4, r0
 8003baa:	4606      	mov	r6, r0
 8003bac:	d802      	bhi.n	8003bb4 <_realloc_r+0x34>
 8003bae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003bb2:	d8f4      	bhi.n	8003b9e <_realloc_r+0x1e>
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	4638      	mov	r0, r7
 8003bb8:	f7ff fc28 	bl	800340c <_malloc_r>
 8003bbc:	4680      	mov	r8, r0
 8003bbe:	b908      	cbnz	r0, 8003bc4 <_realloc_r+0x44>
 8003bc0:	4645      	mov	r5, r8
 8003bc2:	e7ec      	b.n	8003b9e <_realloc_r+0x1e>
 8003bc4:	42b4      	cmp	r4, r6
 8003bc6:	4622      	mov	r2, r4
 8003bc8:	4629      	mov	r1, r5
 8003bca:	bf28      	it	cs
 8003bcc:	4632      	movcs	r2, r6
 8003bce:	f7ff ffc9 	bl	8003b64 <memcpy>
 8003bd2:	4629      	mov	r1, r5
 8003bd4:	4638      	mov	r0, r7
 8003bd6:	f7ff fbaf 	bl	8003338 <_free_r>
 8003bda:	e7f1      	b.n	8003bc0 <_realloc_r+0x40>

08003bdc <_malloc_usable_size_r>:
 8003bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003be0:	1f18      	subs	r0, r3, #4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bfbc      	itt	lt
 8003be6:	580b      	ldrlt	r3, [r1, r0]
 8003be8:	18c0      	addlt	r0, r0, r3
 8003bea:	4770      	bx	lr

08003bec <_init>:
 8003bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bee:	bf00      	nop
 8003bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf2:	bc08      	pop	{r3}
 8003bf4:	469e      	mov	lr, r3
 8003bf6:	4770      	bx	lr

08003bf8 <_fini>:
 8003bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfa:	bf00      	nop
 8003bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bfe:	bc08      	pop	{r3}
 8003c00:	469e      	mov	lr, r3
 8003c02:	4770      	bx	lr
