// Seed: 3400123833
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    input uwire id_7
);
  assign id_5 = 'b0;
  assign module_1.id_7 = 0;
  always
    if (1 + 1) begin : LABEL_0
      if (1) id_5 = 1 - id_7;
    end
  assign id_5 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output logic id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16,
    output tri1 id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_1,
      id_2,
      id_4,
      id_9
  );
  initial id_2 = -1;
endmodule
