wb_dma_ch_pri_enc/wire_pri27_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/always_5/stmt_1/expr_1 -2.062597 3.403960 -1.364455 0.176521 4.234296 0.763109 -0.526013 3.110840 0.755408 2.144081 -0.480876 2.176447 -1.862207 -2.848638 2.185325 -0.041958 2.161600 -0.545743 0.389929 0.777869
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.014291 1.433737 0.421339 1.441952 -0.370505 -1.115252 3.926974 -1.967035 1.099603 1.775713 1.863152 0.436928 -1.484238 -0.254558 -1.841853 -1.393101 -3.191899 0.535244 1.266574 -2.692283
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.793957 -0.856463 0.704279 -2.284119 0.023377 1.391292 1.124763 -0.723709 -0.291445 -3.350401 1.116508 5.017378 0.036258 -1.950666 -1.654955 1.491567 -0.444170 0.408576 0.610453 -3.465917
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_rf/assign_1_ch_adr0 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_rf/reg_ch_busy 0.989978 2.835894 0.747968 0.868936 1.181414 -0.513982 3.492391 -0.944532 1.459301 2.191939 1.326407 -2.437574 -2.855151 0.199117 -2.030340 -2.721473 -2.551691 1.042185 0.531571 -2.931993
wb_dma_wb_slv/always_5 -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma_wb_slv/always_4 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_wb_slv/always_3 1.618933 -0.160287 -3.446482 -3.678771 -2.305155 -2.410822 0.155391 -1.521948 -1.221841 -3.650465 -2.652597 1.739095 3.110960 -0.645586 1.341754 1.839055 0.111927 0.754026 2.427960 -2.578816
wb_dma_wb_slv/always_1 1.733843 4.033007 0.377371 0.362623 -4.028324 -1.802662 -0.313125 0.209342 0.609077 -1.060681 0.673667 3.592263 3.986165 -3.323904 3.729248 -2.546178 -3.363291 -1.697937 4.048526 3.425575
wb_dma_ch_sel/always_44/case_1/cond -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma_rf/wire_ch0_csr 4.381577 3.213074 -3.200186 -0.143406 2.011887 -1.079380 -0.403451 4.522149 1.847716 3.371005 -2.705966 -3.025291 1.966197 -1.171679 1.198981 -3.964626 -1.251493 1.912811 2.493675 1.365443
wb_dma_de/wire_done 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_pri_enc/wire_pri11_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.267656 1.159138 -0.569855 -0.849226 4.983344 2.394391 -2.409492 2.928550 0.733831 1.848562 1.071618 -0.239087 -0.404928 -0.202274 -4.351987 -2.365420 -0.478424 0.550795 1.195200 -1.717317
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.315015 -1.745827 0.885502 -1.291068 2.337355 2.298523 0.487750 0.228471 0.941627 -0.383098 1.413926 1.143873 -0.705175 0.794428 -3.603695 1.667537 0.011780 1.821664 1.381323 -4.015414
wb_dma_de/always_13/stmt_1 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_de/always_4/if_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_arb/input_req 1.192601 -2.943994 -1.398935 -1.476830 -1.658478 1.303708 1.276402 1.769688 -0.831699 -2.706452 -3.247504 1.809790 0.853738 -1.154829 -2.721353 1.700439 0.786381 -2.130130 2.961017 -3.806741
wb_dma_ch_pri_enc/wire_pri20_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_rf/always_26/if_1/if_1 1.078197 2.605886 -1.396203 -1.454119 2.853743 -1.960698 -2.467773 0.842330 -0.678716 -2.815667 -2.883595 1.053677 -2.419092 -2.781169 3.597216 1.477304 1.522551 0.866410 1.179114 -1.208964
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.324771 -1.348419 3.115071 1.524127 -0.623434 0.991327 0.937629 -1.274404 1.620043 1.246428 3.618571 0.495771 -1.313572 0.345000 1.323592 -0.610973 -1.891579 -0.188579 -0.457667 2.678533
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_ch_sel/wire_ch_sel 1.000078 3.214317 -1.892382 -1.664551 -0.804274 0.910291 3.977959 2.624918 0.232369 -0.706845 -3.408412 -0.948805 0.646669 -0.895579 -1.061015 0.092745 0.950996 0.282482 0.900546 -5.407670
wb_dma_rf/inst_u19 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u18 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u17 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u16 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u15 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u14 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u13 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u12 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u11 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u10 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 3.361218 6.307348 0.312528 -1.213268 -1.266646 4.924998 -2.149552 0.038045 -0.335496 2.394939 2.647523 0.024617 0.826247 0.537289 -1.118217 -1.622270 0.909738 0.629186 1.784979 0.249101
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.963794 -2.596150 0.389097 0.477353 -2.360830 0.522878 0.657977 -3.763274 1.014449 1.989688 -1.294062 1.534547 -3.016614 -0.090089 2.405728 5.133733 2.912457 -0.223130 2.596596 2.824808
wb_dma/input_wb1_ack_i 0.175458 -0.172989 -2.115909 1.542135 1.225546 -0.609619 -1.245822 1.544510 -0.817402 -0.936504 1.217074 2.460557 -1.175895 -2.578199 0.647073 -1.342453 -1.539464 -1.552903 0.624688 -0.360279
wb_dma/wire_slv0_we 0.847563 1.891499 -2.934632 -4.052894 -1.538099 -1.320211 -0.967839 -0.277295 -1.738543 -4.477704 -2.686502 -0.312604 2.190079 -0.553209 0.337868 0.703994 1.287521 0.661386 2.562122 -3.510721
wb_dma_ch_rf/reg_ch_sz_inf 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_ch_rf -0.322599 4.174110 -1.832011 -2.062936 -2.383322 0.582122 0.443105 -0.025239 -1.271820 -1.332928 -1.840436 -1.342504 1.813748 -0.763943 0.864653 0.399965 2.960575 1.393332 0.597747 -1.421634
wb_dma_ch_sel/wire_gnt_p1_d 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.172120 -0.771838 0.572724 -1.891007 2.524046 3.151663 -0.718732 2.543583 1.101809 -0.200979 -0.484444 -2.016505 -1.024755 1.053460 -2.442403 0.779648 1.789370 0.961681 1.411762 -2.639572
wb_dma_ch_sel/input_ch1_txsz 0.724997 -2.806711 0.518351 -0.357614 2.898041 -0.473596 -2.764517 -0.335563 1.235950 0.646346 1.280359 2.950637 -0.263173 -1.162004 1.680614 0.890202 -0.230540 0.009667 0.391695 3.438453
wb_dma/wire_ch3_txsz 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/assign_7_pri2 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_pri_enc/inst_u30 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/assign_3_dma_nd 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_rf/assign_6_pointer 1.262184 -0.109137 6.494417 -2.633586 -2.519999 3.750402 1.062816 -0.389978 3.486253 0.751242 -0.823529 1.859543 -0.327272 1.020819 -2.206796 1.910354 -0.284580 -0.693959 1.324112 1.771676
wb_dma_ch_rf/wire_ch_adr0_dewe -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_pri_enc/always_2/if_1/cond 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_sel/input_ch0_txsz 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_ch_sel/always_2 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/always_3 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_rf/input_de_txsz_we 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/assign_145_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/always_3/if_1/if_1/cond -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_rf/always_1/case_1 -4.029705 3.127774 2.379751 -1.334171 -0.068846 -0.314514 1.109858 1.123034 1.871434 -0.130662 5.054584 0.634238 -0.423054 0.252472 0.189824 -2.434301 -1.667463 0.629912 -1.189678 1.298910
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.375031 2.089314 1.168282 2.138712 -0.359297 -1.834814 0.676656 -2.937567 1.208098 2.180539 2.034816 0.511143 -3.563336 -1.329333 2.279204 -0.239674 -1.091968 -0.317040 3.229953 2.068596
wb_dma_ch_sel/assign_99_valid/expr_1 -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_wb_slv/reg_slv_adr 1.733843 4.033007 0.377371 0.362623 -4.028324 -1.802662 -0.313125 0.209342 0.609077 -1.060681 0.673667 3.592263 3.986165 -3.323904 3.729248 -2.546178 -3.363291 -1.697937 4.048526 3.425575
wb_dma_ch_sel/assign_8_pri2 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_wb_mast/wire_wb_cyc_o 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_paused -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.989978 2.835894 0.747968 0.868936 1.181414 -0.513982 3.492391 -0.944532 1.459301 2.191939 1.326407 -2.437574 -2.855151 0.199117 -2.030340 -2.721473 -2.551691 1.042185 0.531571 -2.931993
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma/wire_ch1_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.272608 1.365398 -3.542016 0.016901 0.351187 1.338517 0.790396 3.707000 -0.538154 1.755703 -2.778512 1.127438 2.673956 -0.274956 -1.514352 1.580007 2.984063 -0.855445 1.409456 -2.032620
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.979146 -2.539519 0.912277 -2.394427 -0.362884 2.178411 1.235451 -0.497814 0.493648 -2.936990 0.901004 2.582767 0.003975 0.237851 -1.412053 3.474337 0.939004 1.485788 1.365333 -3.976430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.058939 -1.838970 -0.991479 0.040515 -2.681317 1.364268 -1.064944 1.181524 -1.092149 -3.942744 -0.056090 -0.418343 1.085367 -0.478610 -2.149934 2.066379 2.125003 0.152656 4.738749 -3.271919
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/always_39/case_1/stmt_4 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_pri_enc/wire_pri14_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_39/case_1/stmt_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_rf/wire_ch6_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.606815 0.988540 -0.656096 2.109040 -0.280667 1.126370 -1.294384 2.800489 0.972513 -0.223315 3.800608 -1.130235 0.295224 -1.416621 1.741992 -2.285488 -1.158120 -0.700588 5.101266 0.836577
wb_dma_wb_if/input_wb_we_i 3.023041 1.288191 -3.633454 3.660591 -0.067095 -0.116564 -4.023135 0.129959 -1.139333 2.019405 2.963741 0.983081 1.344699 -1.179506 5.623070 -0.127504 -0.168907 -0.085787 3.034129 3.487834
wb_dma_ch_sel/assign_141_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.238709 -1.426634 -3.693425 2.377208 -0.075271 1.058151 2.240225 4.492935 0.505606 0.194629 1.910904 -1.381282 3.431755 0.192884 1.751374 -0.396078 -1.118293 0.514524 2.932015 -2.738081
wb_dma_ch_sel_checker 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_rf/reg_ch_dis 0.959176 2.142090 -1.971668 -0.720466 2.171760 -0.265242 -1.087180 2.115147 -0.016189 -0.824731 -3.592165 0.320451 -2.422609 -2.373238 2.842953 2.151031 2.925446 0.158162 2.160361 -1.358775
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_rf/wire_pointer_we 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_sel/always_46/case_1/stmt_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_wb_slv/always_3/stmt_1 1.618933 -0.160287 -3.446482 -3.678771 -2.305155 -2.410822 0.155391 -1.521948 -1.221841 -3.650465 -2.652597 1.739095 3.110960 -0.645586 1.341754 1.839055 0.111927 0.754026 2.427960 -2.578816
wb_dma_ch_rf/always_2/if_1/if_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_pri_enc_sub/assign_1_pri_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/input_ch0_adr0 -1.471822 0.155595 0.513889 1.414274 -2.232195 -1.914305 1.514163 -0.395658 1.802894 -0.512145 1.466906 0.640749 0.778671 0.041373 3.725069 2.544090 -0.234275 1.824165 1.469444 1.314702
wb_dma_ch_sel/input_ch0_adr1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_wb_slv/assign_4 -2.116728 -2.971366 -1.855555 3.659237 -2.091218 -3.058539 0.807055 -1.082874 0.699424 1.387868 5.309271 0.146490 -0.249786 1.577697 -1.940952 -0.930045 -2.898540 0.273494 1.104111 -0.025444
wb_dma_wb_mast/input_wb_data_i 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.979146 -2.539519 0.912277 -2.394427 -0.362884 2.178411 1.235451 -0.497814 0.493648 -2.936990 0.901004 2.582767 0.003975 0.237851 -1.412053 3.474337 0.939004 1.485788 1.365333 -3.976430
wb_dma_de/wire_adr1_cnt_next1 -1.625722 -0.638333 -1.295893 1.023051 3.163843 0.436748 -2.435502 0.428247 0.051903 1.239989 3.561360 1.027615 3.615116 1.567498 -2.628347 0.280502 -0.967387 3.535694 0.667582 -1.385806
wb_dma_ch_sel/inst_u2 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/inst_u1 0.410811 -2.597357 -1.552730 -1.617247 -0.432843 0.869238 0.164516 2.135402 0.009191 -2.305166 -2.602859 0.116905 3.268626 1.645434 -1.470316 4.043784 1.505537 1.693319 2.539027 -4.778521
wb_dma_ch_sel/inst_u0 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_adr0 -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma/wire_adr1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_rf/assign_18_pointer_we 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_sel/wire_req_p0 0.921870 -4.117954 -0.931528 -0.889540 -1.517927 0.968871 1.414595 1.807445 -0.266808 -2.294266 -3.275767 -0.846145 0.598526 0.924769 -2.915524 2.610260 1.019265 -0.961842 2.873640 -4.498519
wb_dma_ch_sel/wire_req_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma/wire_ndnr 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_de/reg_mast0_drdy_r 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_sel/assign_137_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_rf/wire_pointer2 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_rf/wire_pointer3 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_rf/wire_pointer0 0.122138 -0.362336 5.862411 -2.233801 -2.719924 4.862989 0.786343 1.194342 2.450248 -0.837963 0.662301 1.528861 -0.501820 0.056102 -2.833385 0.550285 0.771959 -1.794790 1.013537 1.259729
wb_dma_rf/wire_pointer1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_rf/wire_sw_pointer0 -0.872229 1.074069 1.192460 0.462247 0.840369 -2.235512 0.539181 -2.171529 0.518639 -1.375431 3.411692 1.908763 -1.091000 -0.362248 1.418304 0.271582 -2.354096 2.011560 -0.023958 -1.208825
wb_dma_de/always_21/stmt_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.421752 1.159605 1.787964 0.471040 -0.297880 1.000758 -2.074743 1.312483 2.013095 0.178059 1.399432 -1.806210 -1.873070 -0.817052 2.644032 -1.111501 0.004411 -0.839448 3.730697 3.037402
wb_dma_ch_arb/input_advance 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_de/always_7/stmt_1 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/always_3/if_1/cond -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.238709 -1.426634 -3.693425 2.377208 -0.075271 1.058151 2.240225 4.492935 0.505606 0.194629 1.910904 -1.381282 3.431755 0.192884 1.751374 -0.396078 -1.118293 0.514524 2.932015 -2.738081
wb_dma_ch_sel/assign_101_valid -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_sel/assign_98_valid -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_rf/wire_ch7_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_sel/reg_csr 5.631672 0.366759 -1.054904 -1.047687 0.439616 3.679141 -0.230953 5.247435 1.528945 1.393408 -1.827179 -1.839144 3.242781 -0.029902 3.408589 -1.229636 -0.399983 0.188255 0.270108 1.403948
wb_dma_de/reg_next_state -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 4.751325 3.091707 1.680069 -3.922654 -3.308272 5.949852 0.454655 0.599329 2.761372 3.105224 -0.277690 0.959954 3.956295 2.470515 0.665248 1.412157 -1.506896 1.219643 4.191603 0.838169
wb_dma_de/always_11/stmt_1/expr_1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_rf/input_ptr_set 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/assign_12_pri3 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_de/assign_65_done/expr_1/expr_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.238709 -1.426634 -3.693425 2.377208 -0.075271 1.058151 2.240225 4.492935 0.505606 0.194629 1.910904 -1.381282 3.431755 0.192884 1.751374 -0.396078 -1.118293 0.514524 2.932015 -2.738081
assert_wb_dma_ch_sel/input_valid 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma/input_wb0_stb_i -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma/wire_ch1_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_rf/assign_5_pause_req 0.772330 2.901310 0.253229 0.289430 -0.243705 -0.514612 3.553833 0.082740 1.381144 2.086138 -3.086455 1.757037 -3.521683 -2.708094 0.680118 -0.104979 -0.618578 -2.012527 1.972923 -0.750614
wb_dma_de/always_12/stmt_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_wb_if/wire_wb_ack_o -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_rf/always_5/if_1/block_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_arb/assign_1_gnt 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_rf/input_dma_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma/wire_wb0_addr_o -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/assign_73_dma_busy/expr_1 1.470983 2.093200 1.837249 -1.036834 0.711214 -0.439405 5.239992 -1.000617 2.298460 1.382135 -0.616068 -1.247912 -5.087941 -0.778669 -2.450514 -2.072854 -2.152811 -0.826867 0.915908 -3.554302
wb_dma/input_dma_nd_i 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_3_pri0 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_de/always_23/block_1/stmt_8 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_arb/always_2/block_1/stmt_1 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_de/always_23/block_1/stmt_1 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_de/always_23/block_1/stmt_2 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/always_23/block_1/stmt_4 1.973226 -1.208920 0.395723 -0.841579 0.685142 1.268044 1.307125 1.714377 1.862009 0.866262 -2.706298 -2.481721 -2.423362 1.004800 1.899246 2.325229 1.675818 -0.048155 1.286358 -0.804337
wb_dma_de/always_23/block_1/stmt_5 4.431115 -0.068041 0.670778 -1.949080 -1.972302 4.820433 -2.364134 3.336360 1.228277 -0.942232 1.853626 -0.630932 2.901838 0.722129 1.919134 -1.220767 -1.131736 -1.100063 4.643638 1.836699
wb_dma_de/always_23/block_1/stmt_6 0.606815 0.988540 -0.656096 2.109040 -0.280667 1.126370 -1.294384 2.800489 0.972513 -0.223315 3.800608 -1.130235 0.295224 -1.416621 1.741992 -2.285488 -1.158120 -0.700588 5.101266 0.836577
wb_dma_rf/inst_u25 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_wb_mast/input_mast_go 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.339102 1.737848 0.679474 1.672386 1.004453 0.584244 -0.635569 1.318662 1.003575 0.972917 2.673463 -2.724278 -1.548005 -0.214876 0.427399 -2.492430 -0.790288 0.291395 1.751449 0.628396
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.900271 1.960910 0.475302 2.579258 -0.094534 -0.967854 3.475063 -1.561837 1.272731 3.667909 1.698632 1.191128 -1.780361 -0.565855 -1.215541 -0.820786 -2.007548 -0.150833 1.366151 -0.691759
wb_dma_ch_sel/assign_151_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.611633 -2.416465 -1.743702 -0.850610 1.312211 1.657213 -1.311615 2.995048 0.375207 -1.707133 -0.883809 2.116011 0.135034 -1.699348 2.110649 2.394001 1.674496 -0.848597 3.100089 -0.733659
wb_dma_wb_mast/reg_mast_dout 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/assign_100_valid -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_sel/assign_131_req_p0 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_rf/input_dma_done_all 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_pri_enc_sub/wire_pri_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/input_wb_rf_din 1.507838 0.707192 2.556100 -2.174121 -4.273726 0.853332 -2.991301 -0.000980 2.013650 -2.716208 2.348488 -2.845936 1.687618 1.586328 1.417948 0.154827 2.814590 -0.742959 3.953801 4.081460
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/assign_139_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/always_38/case_1 -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.338306 -0.743420 -2.691905 0.798449 -0.982106 0.292337 2.865340 0.606437 -0.581071 1.917707 -2.457803 4.067006 1.619556 -0.732606 -1.220076 4.091891 2.998061 -0.420512 0.088463 -1.863696
wb_dma/constraint_wb0_cyc_o 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma/input_wb0_addr_i 1.454381 2.757415 -1.634457 1.753781 -4.520145 -3.160413 -0.432778 1.584592 0.417596 -1.259008 0.904746 3.873855 2.245811 -3.987468 4.231182 -2.540482 -3.543099 -2.899178 2.107270 3.082844
wb_dma_de/input_mast1_drdy 0.325226 1.410234 -1.195852 0.330235 0.878313 0.541271 -0.602078 0.747040 -0.399850 -0.285118 1.593271 2.865771 0.735270 -2.236345 1.062467 -0.998818 -1.004037 -0.225324 1.188928 0.132046
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_wb_if/input_wb_ack_i 2.388483 -5.881934 -2.815779 -1.116212 0.164731 0.229044 -1.490969 1.627378 0.699183 0.528815 -3.682001 1.853073 -1.914305 -0.208579 2.495733 3.322713 1.703757 -3.804399 0.767906 2.611036
wb_dma_ch_sel/wire_pri_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_3_ch_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_rf/input_ch_sel 4.107859 -2.321121 0.493821 -1.295785 0.172685 -2.070480 5.199883 -1.750859 4.065593 4.018301 -4.276375 -2.759182 -2.781826 -0.117515 0.040262 0.900683 -0.622431 0.005356 2.222283 0.131006
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.187620 0.932529 -0.902300 0.205438 -1.588459 1.372016 5.987184 -0.360590 0.786652 1.801117 2.230509 -1.223383 -2.421855 0.883650 3.526021 0.928073 0.859115 0.307483 -1.784591 -1.899523
wb_dma_de/always_23/block_1/case_1 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma/wire_pause_req 0.772330 2.901310 0.253229 0.289430 -0.243705 -0.514612 3.553833 0.082740 1.381144 2.086138 -3.086455 1.757037 -3.521683 -2.708094 0.680118 -0.104979 -0.618578 -2.012527 1.972923 -0.750614
wb_dma_wb_if/input_mast_go 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/input_de_csr 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/input_mast0_din 3.632789 -5.139399 -0.158850 -0.980771 -0.898502 0.619379 0.125796 1.328084 2.139559 0.480193 -1.614103 0.329231 2.110160 1.197692 4.005904 2.999953 -0.417812 -0.656996 2.375075 2.249075
wb_dma_pri_enc_sub/always_3 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_pri_enc_sub/always_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/reg_adr0 -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma_ch_sel/reg_adr1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/assign_1_pri0 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_pri_enc/wire_pri26_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.115760 2.124424 2.070539 1.918972 -1.565385 -0.540301 -1.599289 0.859362 2.631778 1.459319 -0.531389 -0.842025 3.255612 1.187435 1.525209 1.506618 -0.078456 1.596490 3.758919 1.406034
wb_dma/wire_ptr_set 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.379484 1.303515 -1.997088 2.066277 1.162863 1.921296 -0.516634 3.201457 0.524949 0.016531 3.960575 -0.864428 0.357438 -1.095205 0.317765 -0.968393 -0.029185 0.974393 5.171294 -2.247216
wb_dma_de/reg_ptr_set -2.178551 -0.354375 0.691584 -0.506243 4.050066 -2.235146 -0.121079 0.250242 2.810045 0.521000 0.881629 -0.867208 -3.281436 0.723452 5.003210 4.206928 4.253858 2.385519 -1.295823 0.852896
wb_dma/wire_dma_nd 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_rf/assign_3_csr -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_rf/assign_4_dma_abort 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_123_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.395404 -0.444933 -2.984367 1.330390 1.324719 2.428206 0.194582 4.432353 0.203737 0.391871 3.183905 -0.978031 4.092540 0.322776 -0.251353 -1.733901 -1.198469 1.100743 2.540251 -2.297961
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_rf/wire_ch4_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_pri_enc/wire_pri0_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_10_ch_enable -3.338306 -0.743420 -2.691905 0.798449 -0.982106 0.292337 2.865340 0.606437 -0.581071 1.917707 -2.457803 4.067006 1.619556 -0.732606 -1.220076 4.091891 2.998061 -0.420512 0.088463 -1.863696
wb_dma_wb_slv/reg_slv_we 1.618933 -0.160287 -3.446482 -3.678771 -2.305155 -2.410822 0.155391 -1.521948 -1.221841 -3.650465 -2.652597 1.739095 3.110960 -0.645586 1.341754 1.839055 0.111927 0.754026 2.427960 -2.578816
wb_dma_de/input_txsz 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_wb_if/wire_mast_dout 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_ch_rf/wire_ch_enable -3.338306 -0.743420 -2.691905 0.798449 -0.982106 0.292337 2.865340 0.606437 -0.581071 1.917707 -2.457803 4.067006 1.619556 -0.732606 -1.220076 4.091891 2.998061 -0.420512 0.088463 -1.863696
wb_dma_rf/wire_csr_we 3.054739 2.327860 1.147063 -1.445648 -1.237519 -0.143521 2.066111 -0.357230 1.390650 -1.079986 -2.797479 0.153342 -3.745435 -2.334978 2.930696 0.450976 -0.284356 -1.124101 2.345688 -0.634006
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel_checker/input_dma_busy 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_9_ch_txsz 2.407321 1.134111 2.581102 -5.200476 1.193524 2.395466 -3.551307 0.702304 0.808590 -3.499809 0.169930 0.353689 -0.994045 -1.352866 -2.057258 -1.929891 0.126784 -1.112849 2.489511 0.224116
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/assign_65_done 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.213536 -1.180574 -2.218681 0.559613 1.699855 -2.032026 -2.410270 0.206335 -0.414864 -0.750667 -2.938966 3.804459 -0.456197 -2.031971 2.470289 4.274206 1.578678 0.194070 3.024045 -0.336035
wb_dma_de/always_2/if_1/if_1 -0.465014 -0.446181 -1.993572 1.488970 0.762244 0.020265 1.834964 -1.946640 -0.051576 1.685084 3.609157 2.008469 2.782893 1.782030 2.538067 2.947103 -0.327463 4.253085 -1.489672 -2.007199
wb_dma_wb_mast/assign_2_mast_pt_out -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_112_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_de/always_23/block_1/case_1/block_8 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_de/always_23/block_1/case_1/block_9 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/assign_28_this_ptr_set 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_rf/always_22 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_de/always_23/block_1/case_1/block_1 -1.119017 3.196158 -3.192040 -1.845807 2.316810 2.367638 -2.249109 5.262364 -0.083756 1.209519 -3.439778 0.057151 1.702312 -1.234892 0.849091 0.692603 4.047809 -1.192796 2.491313 -0.064763
wb_dma_de/always_23/block_1/case_1/block_2 -1.900271 1.960910 0.475302 2.579258 -0.094534 -0.967854 3.475063 -1.561837 1.272731 3.667909 1.698632 1.191128 -1.780361 -0.565855 -1.215541 -0.820786 -2.007548 -0.150833 1.366151 -0.691759
wb_dma_de/always_23/block_1/case_1/block_3 0.162337 4.095580 -1.498431 -3.235347 2.375190 3.510358 -2.698830 3.564407 0.342336 0.703195 1.493864 0.973421 5.009407 0.459738 -1.661844 -1.483755 0.819792 1.652486 1.184614 -1.092380
wb_dma_de/always_23/block_1/case_1/block_4 0.731242 3.684671 -1.712603 -3.687112 2.456986 3.950686 -0.579288 3.940042 1.023594 1.128273 2.069590 1.710339 5.050254 0.266862 0.232427 -1.603299 0.222446 1.205772 0.052045 -0.875844
wb_dma_ch_rf/always_27 0.959176 2.142090 -1.971668 -0.720466 2.171760 -0.265242 -1.087180 2.115147 -0.016189 -0.824731 -3.592165 0.320451 -2.422609 -2.373238 2.842953 2.151031 2.925446 0.158162 2.160361 -1.358775
wb_dma_de/always_23/block_1/case_1/block_7 0.923423 -4.642421 0.014239 -0.400224 -0.785368 1.150211 -0.372212 -1.964488 1.259405 1.752830 -1.513589 0.769843 -1.474046 0.638291 2.025871 5.253614 3.627040 -0.078213 2.056582 2.979803
wb_dma/assign_4_dma_rest 1.263336 -2.310523 1.264614 0.215863 0.722943 0.019062 2.619651 -2.243113 2.251524 3.383039 0.099676 1.991143 -0.559156 1.329104 0.735324 2.650259 -1.539655 1.370227 -0.330998 0.495850
wb_dma_ch_rf/always_23/if_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/reg_ndr_r 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_de/assign_66_dma_done/expr_1 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_ch_sel/reg_req_r 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_rf/reg_pointer_r 0.147737 -2.730576 3.160161 0.519155 -1.769198 1.109246 2.007949 -3.848079 1.039574 0.634022 4.305039 0.676942 -1.232075 1.105391 0.395050 0.265002 -1.876010 1.001124 -1.085310 1.435124
wb_dma_ch_sel/assign_105_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_pri_enc/wire_pri5_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_39/case_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/always_6 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_sel/always_7 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/always_4 -0.408699 3.157328 -2.070092 -0.267155 2.990324 0.260257 -1.891060 2.417636 -0.190015 -0.521883 -1.187444 -0.242729 -2.119698 -2.191835 2.013375 1.032192 3.196490 0.841962 2.118780 -1.319341
wb_dma_ch_sel/always_5 -2.062597 3.403960 -1.364455 0.176521 4.234296 0.763109 -0.526013 3.110840 0.755408 2.144081 -0.480876 2.176447 -1.862207 -2.848638 2.185325 -0.041958 2.161600 -0.545743 0.389929 0.777869
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.000078 3.214317 -1.892382 -1.664551 -0.804274 0.910291 3.977959 2.624918 0.232369 -0.706845 -3.408412 -0.948805 0.646669 -0.895579 -1.061015 0.092745 0.950996 0.282482 0.900546 -5.407670
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_sel/always_1 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/always_8 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_sel/always_9 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/assign_67_dma_done_all 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_ch_rf/wire_ch_txsz 2.407321 1.134111 2.581102 -5.200476 1.193524 2.395466 -3.551307 0.702304 0.808590 -3.499809 0.169930 0.353689 -0.994045 -1.352866 -2.057258 -1.929891 0.126784 -1.112849 2.489511 0.224116
wb_dma_ch_sel/assign_99_valid -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.649300 0.321058 -4.587389 -1.882163 -2.188223 0.767221 0.603846 3.800478 -0.736562 -1.559405 -2.066643 -0.267148 5.071900 0.028166 -0.695221 0.418233 2.052261 0.144888 2.825439 -2.515036
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.847878 1.352463 -0.379523 3.747637 -0.180141 -1.602687 -2.957675 -1.077015 -0.264278 -0.278670 0.770496 0.053750 -2.442234 -2.922901 2.623464 0.283406 1.377981 0.729474 2.437923 2.491921
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.979146 -2.539519 0.912277 -2.394427 -0.362884 2.178411 1.235451 -0.497814 0.493648 -2.936990 0.901004 2.582767 0.003975 0.237851 -1.412053 3.474337 0.939004 1.485788 1.365333 -3.976430
wb_dma/wire_ch2_txsz 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.731242 3.684671 -1.712603 -3.687112 2.456986 3.950686 -0.579288 3.940042 1.023594 1.128273 2.069590 1.710339 5.050254 0.266862 0.232427 -1.603299 0.222446 1.205772 0.052045 -0.875844
wb_dma_de/always_23/block_1 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_ch_rf/always_22/if_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_de/wire_mast1_dout 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_de/always_8/stmt_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_rf/wire_ch_done_we 1.661556 0.505993 -1.162954 -0.886506 2.298620 1.998604 -0.766766 3.576391 0.961917 -0.315159 -1.446474 0.425090 -1.562690 -1.977923 1.614828 0.865429 1.830883 -0.749569 2.945629 -0.940208
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_wb_slv/wire_wb_ack_o -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.979146 -2.539519 0.912277 -2.394427 -0.362884 2.178411 1.235451 -0.497814 0.493648 -2.936990 0.901004 2.582767 0.003975 0.237851 -1.412053 3.474337 0.939004 1.485788 1.365333 -3.976430
wb_dma_de/reg_ld_desc_sel -0.360994 3.842962 -0.471099 -1.619174 -0.478622 4.722011 4.418360 2.694127 1.926921 3.546693 0.925038 -4.616375 -1.149576 2.287925 -0.834716 -0.380900 2.168802 0.582665 1.355641 -3.440669
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/assign_83_wr_ack 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma/wire_dma_done_all 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
assert_wb_dma_rf/input_ch0_am1 -0.872229 1.074069 1.192460 0.462247 0.840369 -2.235512 0.539181 -2.171529 0.518639 -1.375431 3.411692 1.908763 -1.091000 -0.362248 1.418304 0.271582 -2.354096 2.011560 -0.023958 -1.208825
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_sel/input_ch0_csr 2.369216 3.844013 -1.113621 0.501057 2.917751 1.780984 -1.917406 6.911055 0.622601 0.999950 -3.007124 -1.105237 1.867263 -2.053605 4.080125 -1.503602 0.824611 0.372511 0.006946 1.001870
wb_dma_ch_arb/reg_state 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.162337 4.095580 -1.498431 -3.235347 2.375190 3.510358 -2.698830 3.564407 0.342336 0.703195 1.493864 0.973421 5.009407 0.459738 -1.661844 -1.483755 0.819792 1.652486 1.184614 -1.092380
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_wb_mast 1.341833 -5.283109 -2.765666 1.165909 -0.493872 -0.689294 -3.638665 2.089455 -0.369748 -0.616653 -3.214910 0.923935 0.002897 0.291954 1.728811 3.270315 1.310694 -2.788339 2.607742 1.881301
wb_dma_ch_sel/assign_124_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_de/always_18/stmt_1 -1.733275 -3.487865 0.163663 2.410765 -0.986942 0.350615 -2.704030 -2.489113 -0.385261 0.985704 2.193970 -1.413634 -1.379816 1.590940 -1.391015 2.671763 2.780126 0.682110 2.662355 2.147050
wb_dma_ch_rf/wire_ch_csr_dewe 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_ch_pri_enc/input_pri2 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_pri_enc/input_pri3 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_pri_enc/input_pri0 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_pri_enc/input_pri1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_if/input_slv_pt_in -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma/wire_de_adr1_we -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_sel/assign_6_pri1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.786571 0.752797 -1.689646 1.382188 1.150718 2.558811 -2.968374 4.046135 -0.528062 -1.091512 1.922742 -2.345292 1.666839 -0.854440 -2.075336 -2.104996 0.690656 0.714249 4.776136 -1.654148
wb_dma_rf/wire_csr -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.785307 -4.802639 -1.249728 0.381998 0.657962 -0.369530 -1.514111 1.354257 0.092218 -2.037372 0.304798 2.837653 -0.129669 -1.734191 4.013949 2.548434 1.258830 -1.600258 0.933828 2.039422
wb_dma_ch_sel/always_37/if_1 1.293810 2.397962 -1.515200 -2.755143 -0.489891 1.207394 5.783862 1.996300 1.311523 0.495520 -3.241983 0.573380 1.107929 -0.321916 -0.824470 0.599314 0.039339 0.265956 -0.377050 -5.174180
wb_dma_de/always_6/if_1/cond 2.372177 -1.895047 2.351061 -0.406199 0.721592 1.182296 -2.563579 1.869943 2.028986 -0.479668 -0.205700 -2.712024 -2.516552 0.012313 1.018181 -0.427811 0.660674 -1.504589 2.859621 2.637751
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.162337 4.095580 -1.498431 -3.235347 2.375190 3.510358 -2.698830 3.564407 0.342336 0.703195 1.493864 0.973421 5.009407 0.459738 -1.661844 -1.483755 0.819792 1.652486 1.184614 -1.092380
wb_dma_ch_rf/always_8/stmt_1 0.989978 2.835894 0.747968 0.868936 1.181414 -0.513982 3.492391 -0.944532 1.459301 2.191939 1.326407 -2.437574 -2.855151 0.199117 -2.030340 -2.721473 -2.551691 1.042185 0.531571 -2.931993
wb_dma_ch_sel/assign_108_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_pri_enc/wire_pri9_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/wire_pri2 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/wire_pri3 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/wire_pri0 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/wire_pri1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_rf/input_ptr_set 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_rf/always_2/if_1/if_1 0.934305 2.703180 1.052661 -0.234813 -0.886841 -0.221861 1.629126 -0.400334 1.309598 0.661394 -2.684317 1.879731 -4.053023 -2.974810 3.827805 1.331756 0.861737 -1.732609 2.238790 1.422393
wb_dma_de/assign_77_read_hold 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_pri_enc_sub/input_valid 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.792151 -0.897221 -2.941042 0.459827 0.883643 3.478411 -0.027233 4.759204 0.145457 -0.513450 2.325535 -0.193513 4.469110 -0.100463 -0.159483 -0.850793 -0.588528 1.192970 3.279671 -2.742401
wb_dma_ch_rf/always_27/stmt_1 0.959176 2.142090 -1.971668 -0.720466 2.171760 -0.265242 -1.087180 2.115147 -0.016189 -0.824731 -3.592165 0.320451 -2.422609 -2.373238 2.842953 2.151031 2.925446 0.158162 2.160361 -1.358775
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.827476 -4.350809 -2.938570 1.347951 2.885486 -0.506486 -1.088050 3.673157 0.129759 1.070820 1.984549 1.350708 4.124425 -1.179811 -2.578059 -4.500382 -4.003069 -1.509477 0.618921 1.138586
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_sel/wire_valid -3.338306 -0.743420 -2.691905 0.798449 -0.982106 0.292337 2.865340 0.606437 -0.581071 1.917707 -2.457803 4.067006 1.619556 -0.732606 -1.220076 4.091891 2.998061 -0.420512 0.088463 -1.863696
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/wire_chunk_cnt_is_0_d 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/assign_109_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.606969 2.576368 -0.884698 3.500246 -3.539834 -2.294705 1.527567 -0.888387 0.072598 -1.128392 1.804465 -1.611199 -1.914204 -2.126155 1.703983 -0.956721 -1.152026 -0.585642 6.007805 -1.422461
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_de/assign_75_mast1_dout 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma/constraint_csr 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_ch_rf/always_5/if_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_pri_enc/wire_pri21_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_157_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_wb_mast/assign_1/expr_1 0.543646 -3.284931 -1.735762 1.811863 1.863547 -0.225023 -6.785860 0.968533 -0.439183 0.658692 1.834714 3.120599 4.316642 0.069579 -0.452866 0.933592 -0.877461 0.444543 3.593848 3.136318
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_de/reg_mast1_adr -2.685353 -2.836024 -4.873682 3.690440 2.216228 -2.843962 2.076798 1.325225 0.203029 2.496587 0.800983 1.602613 2.889378 0.732564 1.984521 2.465721 -1.445327 1.386432 1.528689 -2.472654
wb_dma_ch_pri_enc/wire_pri17_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/input_ch2_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_ch_rf/assign_13_ch_txsz_we 1.172120 -0.771838 0.572724 -1.891007 2.524046 3.151663 -0.718732 2.543583 1.101809 -0.200979 -0.484444 -2.016505 -1.024755 1.053460 -2.442403 0.779648 1.789370 0.961681 1.411762 -2.639572
wb_dma_ch_sel/assign_130_req_p0 0.786571 0.752797 -1.689646 1.382188 1.150718 2.558811 -2.968374 4.046135 -0.528062 -1.091512 1.922742 -2.345292 1.666839 -0.854440 -2.075336 -2.104996 0.690656 0.714249 4.776136 -1.654148
wb_dma_ch_arb/always_1/if_1/stmt_2 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_sel/assign_106_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_pri_enc/wire_pri28_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_rf/always_11/if_1/if_1 -0.237987 0.959931 -2.417883 1.274306 3.050310 1.436579 -1.067235 3.050398 -0.194739 -0.211474 2.390140 2.291990 0.251691 -2.659888 -1.208714 -1.153335 -0.736700 0.174237 4.121404 -2.766846
wb_dma_wb_if/wire_slv_adr 1.733843 4.033007 0.377371 0.362623 -4.028324 -1.802662 -0.313125 0.209342 0.609077 -1.060681 0.673667 3.592263 3.986165 -3.323904 3.729248 -2.546178 -3.363291 -1.697937 4.048526 3.425575
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_sel/input_ch1_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma/wire_pt1_sel_i 0.935882 -4.420838 -1.496484 0.295422 1.270740 0.957698 -2.834888 2.414845 1.225016 1.095159 1.941918 -0.410151 4.394469 2.820130 0.417205 1.009965 -1.048884 0.918386 2.005421 1.306202
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma/wire_pt1_sel_o 1.316526 -1.121666 1.566884 -0.216926 3.112320 1.552892 -0.082145 -0.284272 0.167584 0.387590 2.582899 3.488834 1.098998 -1.425983 -0.747278 -1.974188 -2.843612 -0.045965 -0.709577 0.762887
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_pri_enc/inst_u16 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/always_48/case_1 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_sel/input_ch7_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
assert_wb_dma_rf/input_ch0_txsz 0.688161 -0.621091 1.700517 -0.246635 -1.224266 -0.680696 -2.073646 -2.406554 -0.088378 -3.036724 3.638277 -0.003583 -0.979168 -0.342366 0.565167 -0.569464 -1.540780 0.215830 2.875263 0.401798
assert_wb_dma_rf -0.572035 1.264787 1.495936 0.115558 -0.437170 -2.252867 -1.525588 -2.550855 0.011759 -3.079326 3.800993 1.146763 -0.992413 -0.743840 1.970717 0.036676 -1.730808 1.418837 1.787148 -0.095294
wb_dma_ch_rf/reg_ch_am0_r 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_rf/always_4/if_1 0.147737 -2.730576 3.160161 0.519155 -1.769198 1.109246 2.007949 -3.848079 1.039574 0.634022 4.305039 0.676942 -1.232075 1.105391 0.395050 0.265002 -1.876010 1.001124 -1.085310 1.435124
wb_dma_de/always_4/if_1/if_1/stmt_1 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_de/always_14/stmt_1/expr_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/wire_use_ed 5.141451 2.744594 0.542896 -3.034535 -2.120658 4.964255 1.451852 1.546717 2.771780 3.419029 -0.301875 0.353827 4.199588 2.354873 2.672857 0.533798 -2.627951 1.392650 3.561061 0.626313
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.900271 1.960910 0.475302 2.579258 -0.094534 -0.967854 3.475063 -1.561837 1.272731 3.667909 1.698632 1.191128 -1.780361 -0.565855 -1.215541 -0.820786 -2.007548 -0.150833 1.366151 -0.691759
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/input_nd_i 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
assert_wb_dma_ch_sel/input_req_i 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_rf/reg_ch_rl 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_de/reg_paused -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_wb_if/wire_mast_drdy 0.008322 -2.850942 -2.765015 -0.839537 0.043794 4.181411 -1.362622 -0.115581 -0.891666 0.613403 1.215388 2.270861 -1.829437 -1.959819 2.777348 2.952638 5.774280 -1.655450 0.668472 3.647665
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.225001 -1.989861 -0.971043 1.384478 -0.896767 0.545681 3.013880 0.403764 1.184686 -0.213075 0.905374 -0.373370 -1.773855 0.331563 2.108238 3.619180 1.144918 1.124700 2.976671 -3.108875
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/assign_100_valid/expr_1 -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_wb_if/inst_u1 -0.763945 -0.504677 -2.106745 -2.046032 -1.837613 -0.384037 -0.564593 -0.342080 -1.668010 -2.103988 -1.375362 3.721776 4.220431 -2.549255 -2.316890 -0.011506 0.456922 -0.835363 1.813140 -0.628279
wb_dma_wb_if/inst_u0 1.341833 -5.283109 -2.765666 1.165909 -0.493872 -0.689294 -3.638665 2.089455 -0.369748 -0.616653 -3.214910 0.923935 0.002897 0.291954 1.728811 3.270315 1.310694 -2.788339 2.607742 1.881301
wb_dma_ch_sel 0.314288 3.392872 -2.013812 -0.787152 0.398018 1.648859 1.488715 2.904377 0.158399 1.846390 -3.912741 -1.445583 0.170693 -0.689731 -0.054000 0.430450 2.795594 -0.143219 0.464512 -1.675897
wb_dma_rf/input_de_csr_we 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_rf/wire_ch0_adr0 0.519087 2.162084 -0.923842 1.975156 -2.926796 0.686537 2.598778 -0.074482 1.644306 2.147678 3.687124 -1.118936 1.510117 0.921007 5.725590 1.112352 0.058794 1.860680 1.635742 1.400798
wb_dma_rf/wire_ch0_adr1 -0.891657 -0.205564 1.511785 0.980837 -1.259436 -0.693802 -3.622614 -2.245932 -1.074515 -3.380634 3.200510 -1.015189 -1.291665 -0.326767 -0.670914 0.076668 0.159922 0.624264 3.497952 -0.008271
wb_dma_de/always_9/stmt_1/expr_1 -0.194601 -0.368395 -0.573255 1.206913 4.192779 1.592251 -1.850205 3.360957 1.080583 2.243818 1.751864 -4.360073 -0.983188 1.396658 -0.958154 -1.975789 0.395537 0.742474 0.991717 -0.041734
wb_dma_ch_sel/always_42/case_1/cond 2.159807 -0.284333 0.705994 -1.178630 1.464034 0.454569 2.181710 -0.207475 1.665887 1.221532 -2.559727 0.833167 -3.242470 -1.230021 2.333501 2.167444 1.298928 0.095471 -0.447671 0.006244
wb_dma_wb_slv/input_wb_cyc_i 0.990529 -6.591222 -3.026355 3.751604 0.017534 -1.352577 -0.261887 3.822722 -1.206315 -1.427914 0.391128 -2.056032 4.057683 -1.151528 0.455929 -2.027512 -1.318008 -1.828938 2.613199 0.744016
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_de/reg_tsz_cnt 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_sel/reg_ndr 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_de/assign_83_wr_ack/expr_1 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_de/reg_de_txsz_we 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma_ch_rf/reg_pointer_sr 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_rf/input_de_adr1_we -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.731242 3.684671 -1.712603 -3.687112 2.456986 3.950686 -0.579288 3.940042 1.023594 1.128273 2.069590 1.710339 5.050254 0.266862 0.232427 -1.603299 0.222446 1.205772 0.052045 -0.875844
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_43/case_1/cond 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_rf/reg_ch_adr0_r 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_pri_enc/input_valid 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_pri_enc/reg_pri_out1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.009325 -4.438831 -0.114528 1.561926 -1.118941 0.861892 -0.560200 -2.649371 0.562136 2.342382 2.090312 0.125151 -0.749131 1.905004 -0.205500 3.247782 2.040754 0.192085 1.477984 2.699014
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.263336 -2.310523 1.264614 0.215863 0.722943 0.019062 2.619651 -2.243113 2.251524 3.383039 0.099676 1.991143 -0.559156 1.329104 0.735324 2.650259 -1.539655 1.370227 -0.330998 0.495850
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.793957 -0.856463 0.704279 -2.284119 0.023377 1.391292 1.124763 -0.723709 -0.291445 -3.350401 1.116508 5.017378 0.036258 -1.950666 -1.654955 1.491567 -0.444170 0.408576 0.610453 -3.465917
wb_dma_ch_sel/input_req_i 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_rf/assign_4_dma_abort/expr_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/always_1/case_1/stmt_8 -1.223772 2.129259 1.518788 -1.564518 -0.101905 0.990764 2.489855 0.567377 2.121208 0.889089 3.042683 0.053714 -0.540054 0.910048 1.008151 -0.155790 -0.577530 1.557207 -1.033785 0.134822
wb_dma_ch_rf/wire_ptr_inv 0.315015 -1.745827 0.885502 -1.291068 2.337355 2.298523 0.487750 0.228471 0.941627 -0.383098 1.413926 1.143873 -0.705175 0.794428 -3.603695 1.667537 0.011780 1.821664 1.381323 -4.015414
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.283855 0.674753 -0.380544 0.742531 0.186126 0.357352 -2.010102 1.009111 0.322934 -0.558229 1.890078 2.485255 0.494870 -2.484682 2.195888 -1.108467 -1.027747 -1.080576 2.814949 2.230849
wb_dma_ch_sel/assign_138_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_rf/always_1/case_1/stmt_1 -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_rf/always_1/case_1/stmt_6 -0.629196 -0.151098 -0.880397 2.278547 -2.068544 -1.653643 2.950330 -1.130771 0.738047 0.673717 5.174173 -1.612716 0.533285 -0.073578 -1.398849 -3.708016 -3.200968 0.710091 3.198316 -0.550629
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/always_43/case_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_sel/assign_9_pri2 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_pri_enc_sub/always_1/case_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_rf/always_2/if_1 0.934305 2.703180 1.052661 -0.234813 -0.886841 -0.221861 1.629126 -0.400334 1.309598 0.661394 -2.684317 1.879731 -4.053023 -2.974810 3.827805 1.331756 0.861737 -1.732609 2.238790 1.422393
wb_dma/wire_dma_abort 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_wb_if/input_wb_stb_i -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma_rf/input_de_txsz 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_ch_pri_enc/wire_pri3_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/wire_gnt_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/wire_gnt_p0 0.410811 -2.597357 -1.552730 -1.617247 -0.432843 0.869238 0.164516 2.135402 0.009191 -2.305166 -2.602859 0.116905 3.268626 1.645434 -1.470316 4.043784 1.505537 1.693319 2.539027 -4.778521
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma/input_wb0_err_i 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.555181 -2.007599 -0.768195 0.470053 -0.603881 -0.170938 4.670198 -1.056790 0.822519 0.460761 2.268158 2.199590 0.916271 1.102127 0.696734 2.170907 -1.674405 1.499993 -0.260327 -3.517106
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.471822 0.155595 0.513889 1.414274 -2.232195 -1.914305 1.514163 -0.395658 1.802894 -0.512145 1.466906 0.640749 0.778671 0.041373 3.725069 2.544090 -0.234275 1.824165 1.469444 1.314702
wb_dma_wb_mast/wire_wb_data_o 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_de/always_6/if_1/if_1/stmt_1 0.267656 1.159138 -0.569855 -0.849226 4.983344 2.394391 -2.409492 2.928550 0.733831 1.848562 1.071618 -0.239087 -0.404928 -0.202274 -4.351987 -2.365420 -0.478424 0.550795 1.195200 -1.717317
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/always_38/case_1/cond -0.408699 3.157328 -2.070092 -0.267155 2.990324 0.260257 -1.891060 2.417636 -0.190015 -0.521883 -1.187444 -0.242729 -2.119698 -2.191835 2.013375 1.032192 3.196490 0.841962 2.118780 -1.319341
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_de/assign_4_use_ed 5.141451 2.744594 0.542896 -3.034535 -2.120658 4.964255 1.451852 1.546717 2.771780 3.419029 -0.301875 0.353827 4.199588 2.354873 2.672857 0.533798 -2.627951 1.392650 3.561061 0.626313
assert_wb_dma_wb_if/assert_a_wb_stb 0.740354 -2.787615 1.916209 0.636887 2.136107 1.456890 0.480831 -0.156722 0.614776 0.615835 3.128891 1.599771 1.518614 0.467702 -1.098087 -1.054452 -2.554965 0.404721 -0.689022 0.507516
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.401135 1.564502 -0.290112 0.665548 2.825118 2.384293 -0.231930 2.973670 1.315190 0.947364 1.665082 -2.297489 -2.233337 -0.407056 -0.977710 -0.757372 0.883851 1.014203 3.383118 -2.442312
wb_dma_ch_sel/assign_132_req_p0 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_rf/always_25/if_1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_de/wire_rd_ack 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma/wire_slv0_adr 1.765225 5.161218 2.944904 -0.688708 -3.443897 -1.898383 -0.786038 0.225278 1.821260 -1.605324 0.531737 1.562305 3.176173 -2.216116 2.387203 -2.929103 -2.753094 -1.031264 3.510054 3.183328
wb_dma_wb_slv/input_wb_stb_i -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma_ch_sel/assign_96_valid/expr_1 2.949036 4.619514 -3.151232 1.835688 -1.879721 -0.171301 -1.461929 -1.938332 -0.560259 1.436471 -2.315779 -0.524665 -0.565839 -1.757054 3.831898 3.258719 2.692230 3.142359 4.381778 0.464872
wb_dma_ch_sel/always_4/stmt_1 -0.408699 3.157328 -2.070092 -0.267155 2.990324 0.260257 -1.891060 2.417636 -0.190015 -0.521883 -1.187444 -0.242729 -2.119698 -2.191835 2.013375 1.032192 3.196490 0.841962 2.118780 -1.319341
wb_dma_rf/wire_pointer2_s 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_de/reg_chunk_dec 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_de/reg_chunk_cnt_is_0_r 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma/wire_wb0_cyc_o 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.646836 -1.252807 -3.928367 -0.671302 -1.574449 0.662017 2.802958 1.567153 -0.014415 1.369898 -3.185826 2.660070 3.908275 0.765339 -1.475844 3.181013 0.826237 -0.287711 0.878366 -3.321715
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.185306 -1.215598 -0.110422 -2.970340 -1.461129 3.417603 3.271020 3.487133 0.594586 -3.048348 -3.707080 0.298376 1.495515 -1.068794 -1.163779 1.087186 1.184212 -0.822541 0.758529 -4.136981
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_rf/reg_ch_adr1_r -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma/input_wb0_cyc_i 0.754102 -4.343593 -4.190475 1.439373 -1.032359 -4.350042 -2.049642 3.728297 2.205396 0.846722 0.405369 -1.990598 1.794472 1.111155 0.663533 -0.824848 -1.985488 -0.767432 4.071267 1.608893
wb_dma_ch_sel/always_8/stmt_1 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_wb_slv -0.763945 -0.504677 -2.106745 -2.046032 -1.837613 -0.384037 -0.564593 -0.342080 -1.668010 -2.103988 -1.375362 3.721776 4.220431 -2.549255 -2.316890 -0.011506 0.456922 -0.835363 1.813140 -0.628279
wb_dma_de/inst_u0 -0.465014 -0.446181 -1.993572 1.488970 0.762244 0.020265 1.834964 -1.946640 -0.051576 1.685084 3.609157 2.008469 2.782893 1.782030 2.538067 2.947103 -0.327463 4.253085 -1.489672 -2.007199
wb_dma_de/inst_u1 -1.625722 -0.638333 -1.295893 1.023051 3.163843 0.436748 -2.435502 0.428247 0.051903 1.239989 3.561360 1.027615 3.615116 1.567498 -2.628347 0.280502 -0.967387 3.535694 0.667582 -1.385806
wb_dma_pri_enc_sub/input_pri_in 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/assign_101_valid/expr_1 -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/reg_de_adr1_we -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.213536 -1.180574 -2.218681 0.559613 1.699855 -2.032026 -2.410270 0.206335 -0.414864 -0.750667 -2.938966 3.804459 -0.456197 -2.031971 2.470289 4.274206 1.578678 0.194070 3.024045 -0.336035
wb_dma_ch_sel/always_46/case_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_rf/assign_11_ch_csr_we 0.649300 0.321058 -4.587389 -1.882163 -2.188223 0.767221 0.603846 3.800478 -0.736562 -1.559405 -2.066643 -0.267148 5.071900 0.028166 -0.695221 0.418233 2.052261 0.144888 2.825439 -2.515036
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.690818 -1.772990 2.173823 -0.951229 4.837592 2.305800 -0.705566 1.471541 2.282567 2.106166 0.526520 -2.306067 -3.396139 1.495437 -1.471683 -0.292722 0.076636 0.778968 -0.558189 -0.239531
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma/wire_de_adr0_we -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_wb_slv/wire_rf_sel -1.036138 -0.760377 -1.425199 5.610981 -2.330039 -2.817782 1.535570 1.081443 -0.630504 -1.283040 0.383467 -2.000591 -3.473867 -2.180628 -0.694405 -1.363283 -1.864529 -2.899895 4.007815 -2.637277
assert_wb_dma_wb_if 0.740354 -2.787615 1.916209 0.636887 2.136107 1.456890 0.480831 -0.156722 0.614776 0.615835 3.128891 1.599771 1.518614 0.467702 -1.098087 -1.054452 -2.554965 0.404721 -0.689022 0.507516
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/assign_120_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma/wire_wb1s_data_o 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_de/wire_adr0_cnt_next1 -0.465014 -0.446181 -1.993572 1.488970 0.762244 0.020265 1.834964 -1.946640 -0.051576 1.685084 3.609157 2.008469 2.782893 1.782030 2.538067 2.947103 -0.327463 4.253085 -1.489672 -2.007199
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma/wire_pt0_sel_o 0.935882 -4.420838 -1.496484 0.295422 1.270740 0.957698 -2.834888 2.414845 1.225016 1.095159 1.941918 -0.410151 4.394469 2.820130 0.417205 1.009965 -1.048884 0.918386 2.005421 1.306202
wb_dma/wire_pt0_sel_i 1.316526 -1.121666 1.566884 -0.216926 3.112320 1.552892 -0.082145 -0.284272 0.167584 0.387590 2.582899 3.488834 1.098998 -1.425983 -0.747278 -1.974188 -2.843612 -0.045965 -0.709577 0.762887
wb_dma_ch_rf/always_11 -0.237987 0.959931 -2.417883 1.274306 3.050310 1.436579 -1.067235 3.050398 -0.194739 -0.211474 2.390140 2.291990 0.251691 -2.659888 -1.208714 -1.153335 -0.736700 0.174237 4.121404 -2.766846
wb_dma_ch_rf/always_10 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_rf/always_17 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_rf/always_19 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_ch_rf/input_de_csr_we 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_ch_sel/assign_147_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.100477 0.706884 -0.479917 1.720083 0.055422 0.692674 -0.441714 1.722627 0.632802 -0.050541 2.961646 -0.822487 -0.077507 -0.862487 0.755219 -1.489426 -0.947174 -0.049568 3.382454 -0.196587
wb_dma_wb_if/wire_slv_dout 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.257716 1.878826 -0.441333 0.691774 2.693685 1.085715 -0.721148 3.376175 1.147127 2.003424 -1.302497 1.067984 -2.935766 -3.033031 2.145877 -0.776854 1.439626 -2.492838 1.883211 2.166779
wb_dma/wire_pointer 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_de/assign_75_mast1_dout/expr_1 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma/wire_ch3_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_ch_rf/assign_27_ptr_inv 0.315015 -1.745827 0.885502 -1.291068 2.337355 2.298523 0.487750 0.228471 0.941627 -0.383098 1.413926 1.143873 -0.705175 0.794428 -3.603695 1.667537 0.011780 1.821664 1.381323 -4.015414
wb_dma_de/reg_adr1_inc -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_sel/input_ch6_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_de/input_mast0_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/assign_68_de_txsz/expr_1 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma/wire_ch2_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_rf/input_ndnr 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/always_19/stmt_1 -2.685353 -2.836024 -4.873682 3.690440 2.216228 -2.843962 2.076798 1.325225 0.203029 2.496587 0.800983 1.602613 2.889378 0.732564 1.984521 2.465721 -1.445327 1.386432 1.528689 -2.472654
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.978469 1.306250 1.793058 0.057360 -0.089701 0.837263 -1.380004 0.270098 1.753403 0.401527 1.170515 -1.391832 -2.014649 -0.367088 2.403626 -0.342871 0.398531 -0.096606 2.320090 2.458555
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.660094 4.010646 2.494945 -1.188320 0.648374 1.344499 -2.922571 -0.879496 2.385907 1.240725 1.424604 2.172855 3.256306 0.474440 0.230451 1.192950 1.102538 2.877587 2.080924 2.240909
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/assign_78_mast0_go/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma/assign_6_pt1_sel_i 0.935882 -4.420838 -1.496484 0.295422 1.270740 0.957698 -2.834888 2.414845 1.225016 1.095159 1.941918 -0.410151 4.394469 2.820130 0.417205 1.009965 -1.048884 0.918386 2.005421 1.306202
wb_dma/wire_mast1_adr -2.685353 -2.836024 -4.873682 3.690440 2.216228 -2.843962 2.076798 1.325225 0.203029 2.496587 0.800983 1.602613 2.889378 0.732564 1.984521 2.465721 -1.445327 1.386432 1.528689 -2.472654
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/input_dma_busy 0.989978 2.835894 0.747968 0.868936 1.181414 -0.513982 3.492391 -0.944532 1.459301 2.191939 1.326407 -2.437574 -2.855151 0.199117 -2.030340 -2.721473 -2.551691 1.042185 0.531571 -2.931993
wb_dma_de/reg_adr1_cnt -2.922080 -0.490473 -0.894860 1.961204 1.978901 -0.700662 -3.285905 -0.804654 -0.848081 0.218645 3.180735 0.374841 2.125840 1.147915 -3.386277 0.807351 0.228053 3.069417 1.765285 -1.382558
wb_dma_ch_sel/always_42/case_1/stmt_4 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_ch_sel/always_42/case_1/stmt_2 1.963620 -3.023309 1.101611 -1.374600 3.853171 1.508226 -2.118972 1.256168 1.108480 -0.321941 0.166112 2.667423 -1.574733 -1.092628 -0.284514 0.507192 -0.579760 -0.816401 0.553784 0.688930
wb_dma_ch_sel/always_42/case_1/stmt_3 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/always_42/case_1/stmt_1 3.977720 0.284381 -1.050940 -0.585472 0.547607 4.662874 -0.061844 6.392735 1.491820 0.937690 0.518667 -4.156819 3.467981 1.282382 3.363814 -1.546679 0.803577 0.855985 -0.130005 0.692171
wb_dma_ch_rf/always_4/if_1/block_1/if_1 0.147737 -2.730576 3.160161 0.519155 -1.769198 1.109246 2.007949 -3.848079 1.039574 0.634022 4.305039 0.676942 -1.232075 1.105391 0.395050 0.265002 -1.876010 1.001124 -1.085310 1.435124
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.108151 0.868050 2.365031 2.825911 -0.950350 -1.948966 -0.946591 1.027456 2.014812 -0.432084 -0.662059 -3.584079 1.747879 1.874697 0.082565 1.442078 -0.412433 2.547801 3.056143 -0.964337
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.078223 3.071649 2.401172 -0.074098 0.680723 0.902419 -2.319549 -0.247634 2.515544 0.883325 0.807994 1.954825 4.244510 -0.285815 -0.668218 0.629506 0.776738 3.151564 2.014262 2.046528
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.395404 -0.444933 -2.984367 1.330390 1.324719 2.428206 0.194582 4.432353 0.203737 0.391871 3.183905 -0.978031 4.092540 0.322776 -0.251353 -1.733901 -1.198469 1.100743 2.540251 -2.297961
wb_dma/wire_txsz 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_de/always_14/stmt_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_wb_slv/reg_rf_ack -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.408699 3.157328 -2.070092 -0.267155 2.990324 0.260257 -1.891060 2.417636 -0.190015 -0.521883 -1.187444 -0.242729 -2.119698 -2.191835 2.013375 1.032192 3.196490 0.841962 2.118780 -1.319341
wb_dma/wire_de_csr_we 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.036138 -0.760377 -1.425199 5.610981 -2.330039 -2.817782 1.535570 1.081443 -0.630504 -1.283040 0.383467 -2.000591 -3.473867 -2.180628 -0.694405 -1.363283 -1.864529 -2.899895 4.007815 -2.637277
wb_dma/wire_ch1_txsz 0.724997 -2.806711 0.518351 -0.357614 2.898041 -0.473596 -2.764517 -0.335563 1.235950 0.646346 1.280359 2.950637 -0.263173 -1.162004 1.680614 0.890202 -0.230540 0.009667 0.391695 3.438453
wb_dma_rf/inst_u9 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u8 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u7 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_rf/inst_u6 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_rf/inst_u5 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_rf/inst_u4 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_rf/inst_u3 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_rf/inst_u1 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_rf/inst_u0 -0.576874 5.142764 -1.421118 -0.612366 -1.526110 0.757275 0.471992 2.224749 -0.139973 0.574053 -2.076416 -1.438090 1.596627 -1.035378 1.313585 -0.549173 2.456991 0.061747 1.053127 0.101790
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.162337 4.095580 -1.498431 -3.235347 2.375190 3.510358 -2.698830 3.564407 0.342336 0.703195 1.493864 0.973421 5.009407 0.459738 -1.661844 -1.483755 0.819792 1.652486 1.184614 -1.092380
wb_dma_inc30r/assign_2_out -2.194004 1.962189 -0.623486 1.150362 3.094947 0.728804 -1.970228 0.726272 0.307231 1.841011 4.914564 -0.520874 2.738971 1.888742 -2.807308 -1.087748 -1.269068 4.517375 -0.588142 -1.471938
wb_dma/wire_mast1_din 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_ch_sel/assign_2_pri0 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_rf/input_de_adr0_we -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_wb_mast/always_1/if_1/stmt_1 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_ch_sel/always_48/case_1/cond 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_rf/input_wb_rf_we 0.847563 1.891499 -2.934632 -4.052894 -1.538099 -1.320211 -0.967839 -0.277295 -1.738543 -4.477704 -2.686502 -0.312604 2.190079 -0.553209 0.337868 0.703994 1.287521 0.661386 2.562122 -3.510721
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/assign_7_pt0_sel_i 1.316526 -1.121666 1.566884 -0.216926 3.112320 1.552892 -0.082145 -0.284272 0.167584 0.387590 2.582899 3.488834 1.098998 -1.425983 -0.747278 -1.974188 -2.843612 -0.045965 -0.709577 0.762887
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.315015 -1.745827 0.885502 -1.291068 2.337355 2.298523 0.487750 0.228471 0.941627 -0.383098 1.413926 1.143873 -0.705175 0.794428 -3.603695 1.667537 0.011780 1.821664 1.381323 -4.015414
wb_dma_wb_mast/wire_mast_pt_out -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
assert_wb_dma_ch_arb/input_state -0.379484 1.303515 -1.997088 2.066277 1.162863 1.921296 -0.516634 3.201457 0.524949 0.016531 3.960575 -0.864428 0.357438 -1.095205 0.317765 -0.968393 -0.029185 0.974393 5.171294 -2.247216
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/always_8/stmt_1/expr_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma/wire_ch0_csr 3.875485 3.281112 -2.564136 1.061303 3.748058 0.355760 -2.285677 3.700732 -0.037965 3.029806 -3.323780 -0.310534 2.746421 -1.367102 3.103821 -1.236991 -0.790863 1.339029 1.381812 0.677408
wb_dma_de/assign_69_de_adr0/expr_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_wb_slv/wire_pt_sel 1.827476 -4.350809 -2.938570 1.347951 2.885486 -0.506486 -1.088050 3.673157 0.129759 1.070820 1.984549 1.350708 4.124425 -1.179811 -2.578059 -4.500382 -4.003069 -1.509477 0.618921 1.138586
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.228121 2.398851 0.806214 0.873431 -0.374707 1.162050 1.732410 0.493382 1.261116 2.383983 -2.294374 3.216099 -3.129512 -2.411119 3.217355 2.772237 1.886668 -1.246723 1.730984 1.462330
wb_dma_ch_sel/wire_de_start -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_wb_mast/assign_3_mast_drdy 0.008322 -2.850942 -2.765015 -0.839537 0.043794 4.181411 -1.362622 -0.115581 -0.891666 0.613403 1.215388 2.270861 -1.829437 -1.959819 2.777348 2.952638 5.774280 -1.655450 0.668472 3.647665
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_de/always_5/stmt_1 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/input_mast1_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/reg_mast0_adr -1.733275 -3.487865 0.163663 2.410765 -0.986942 0.350615 -2.704030 -2.489113 -0.385261 0.985704 2.193970 -1.413634 -1.379816 1.590940 -1.391015 2.671763 2.780126 0.682110 2.662355 2.147050
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/assign_15_ch_am0_we 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_rf/inst_u2 1.975034 -0.616837 -1.440084 -3.356161 -0.651334 3.335509 -0.387891 0.712684 -0.922974 -1.442399 -2.702447 -0.281683 1.414748 0.164493 0.303809 2.758213 3.948433 1.395855 -0.449864 -1.665948
wb_dma_ch_rf/wire_ch_adr1_dewe -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_rf/always_17/if_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_de/assign_71_de_csr 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/always_42/case_1 5.631672 0.366759 -1.054904 -1.047687 0.439616 3.679141 -0.230953 5.247435 1.528945 1.393408 -1.827179 -1.839144 3.242781 -0.029902 3.408589 -1.229636 -0.399983 0.188255 0.270108 1.403948
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_sel/always_6/stmt_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/reg_ch_chk_sz_r 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_sel/always_3/stmt_1 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma/wire_pointer2_s 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.546050 -2.274323 -0.227676 3.528545 0.718235 -1.649372 1.290447 -0.091467 0.976562 2.027158 2.496765 0.804430 -2.681173 0.237820 -2.712046 -0.559405 -2.587392 -0.747921 0.297414 -1.246309
wb_dma_ch_rf/input_de_txsz 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_wb_if/input_pt_sel_i 1.133709 -3.434963 -0.936802 1.075162 3.605381 2.433096 -2.914779 1.953702 -1.176923 0.135524 2.332679 2.602630 5.938950 -0.472943 0.541453 -1.053386 -1.690003 0.318512 0.804869 1.846317
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.150135 -4.764547 0.497918 -1.056695 0.379718 3.150651 -3.163434 -1.613634 0.300193 0.625111 1.219887 0.562737 -1.909488 0.504937 -0.132277 3.532443 4.798004 -0.421232 1.392153 3.923575
wb_dma/wire_mast0_go 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_1/stmt_1 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_ch_rf/always_10/if_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_165_req_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.437367 -4.123991 0.585739 -0.450789 4.011831 2.243319 -1.269516 1.907994 1.413546 0.809803 0.961745 -1.015669 -1.291117 1.503066 -1.190442 0.987123 0.131318 0.743711 0.469927 -0.864284
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/always_2/stmt_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/assign_115_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.792417 2.625162 -0.490016 -5.792293 3.497817 3.389242 1.480265 2.331736 2.136094 2.455244 0.371290 1.647624 0.789905 1.155722 1.199824 -0.613993 0.286325 -0.532480 -1.525601 -0.480286
wb_dma/wire_de_txsz 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_wb_slv/input_slv_pt_in -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
assert_wb_dma_ch_sel/input_ch0_csr 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.150135 -4.764547 0.497918 -1.056695 0.379718 3.150651 -3.163434 -1.613634 0.300193 0.625111 1.219887 0.562737 -1.909488 0.504937 -0.132277 3.532443 4.798004 -0.421232 1.392153 3.923575
wb_dma_ch_sel/assign_149_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/wire_adr0_cnt_next -0.465014 -0.446181 -1.993572 1.488970 0.762244 0.020265 1.834964 -1.946640 -0.051576 1.685084 3.609157 2.008469 2.782893 1.782030 2.538067 2.947103 -0.327463 4.253085 -1.489672 -2.007199
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.119017 3.196158 -3.192040 -1.845807 2.316810 2.367638 -2.249109 5.262364 -0.083756 1.209519 -3.439778 0.057151 1.702312 -1.234892 0.849091 0.692603 4.047809 -1.192796 2.491313 -0.064763
wb_dma_ch_rf/always_23/if_1/block_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_rf/wire_ch0_txsz 2.668667 0.431967 2.981005 -4.127663 1.663524 0.797014 -3.684998 1.333956 1.506564 -3.966264 0.555508 -4.399459 -2.676805 0.509582 1.224896 -1.798360 0.081586 -0.156785 2.370290 0.579998
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.769763 -1.770715 1.012557 0.203372 -1.492026 -0.369078 2.356665 -1.338154 1.967310 0.948674 -1.803829 0.772907 -2.610284 0.099611 3.593549 3.722813 0.305946 -0.313777 1.834321 0.606290
wb_dma_de/always_6/if_1/if_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_sel/assign_128_req_p0 0.786571 0.752797 -1.689646 1.382188 1.150718 2.558811 -2.968374 4.046135 -0.528062 -1.091512 1.922742 -2.345292 1.666839 -0.854440 -2.075336 -2.104996 0.690656 0.714249 4.776136 -1.654148
wb_dma_de/assign_77_read_hold/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/wire_de_adr0 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_de/wire_de_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_wb_mast/always_4 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_wb_mast/always_1 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_rf/wire_ch3_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_ch_rf/reg_ptr_valid 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_sel/always_9/stmt_1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_rf/assign_6_csr_we/expr_1 3.054739 2.327860 1.147063 -1.445648 -1.237519 -0.143521 2.066111 -0.357230 1.390650 -1.079986 -2.797479 0.153342 -3.745435 -2.334978 2.930696 0.450976 -0.284356 -1.124101 2.345688 -0.634006
wb_dma_ch_sel/assign_154_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma/wire_ch5_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_pri_enc/wire_pri10_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_20_ch_done_we 1.661556 0.505993 -1.162954 -0.886506 2.298620 1.998604 -0.766766 3.576391 0.961917 -0.315159 -1.446474 0.425090 -1.562690 -1.977923 1.614828 0.865429 1.830883 -0.749569 2.945629 -0.940208
wb_dma_wb_mast/input_wb_ack_i 2.388483 -5.881934 -2.815779 -1.116212 0.164731 0.229044 -1.490969 1.627378 0.699183 0.528815 -3.682001 1.853073 -1.914305 -0.208579 2.495733 3.322713 1.703757 -3.804399 0.767906 2.611036
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_rf/input_dma_rest 1.263336 -2.310523 1.264614 0.215863 0.722943 0.019062 2.619651 -2.243113 2.251524 3.383039 0.099676 1.991143 -0.559156 1.329104 0.735324 2.650259 -1.539655 1.370227 -0.330998 0.495850
wb_dma_ch_sel/always_5/stmt_1 -2.062597 3.403960 -1.364455 0.176521 4.234296 0.763109 -0.526013 3.110840 0.755408 2.144081 -0.480876 2.176447 -1.862207 -2.848638 2.185325 -0.041958 2.161600 -0.545743 0.389929 0.777869
wb_dma_ch_sel/always_40/case_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma/wire_de_csr 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.119017 3.196158 -3.192040 -1.845807 2.316810 2.367638 -2.249109 5.262364 -0.083756 1.209519 -3.439778 0.057151 1.702312 -1.234892 0.849091 0.692603 4.047809 -1.192796 2.491313 -0.064763
wb_dma_ch_sel/always_37/if_1/if_1 1.293810 2.397962 -1.515200 -2.755143 -0.489891 1.207394 5.783862 1.996300 1.311523 0.495520 -3.241983 0.573380 1.107929 -0.321916 -0.824470 0.599314 0.039339 0.265956 -0.377050 -5.174180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/always_10/if_1/if_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/input_ch3_adr0 -0.555181 -2.007599 -0.768195 0.470053 -0.603881 -0.170938 4.670198 -1.056790 0.822519 0.460761 2.268158 2.199590 0.916271 1.102127 0.696734 2.170907 -1.674405 1.499993 -0.260327 -3.517106
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_de/wire_de_txsz 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_rf/input_de_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_rf/input_de_adr0 -0.187620 0.932529 -0.902300 0.205438 -1.588459 1.372016 5.987184 -0.360590 0.786652 1.801117 2.230509 -1.223383 -2.421855 0.883650 3.526021 0.928073 0.859115 0.307483 -1.784591 -1.899523
wb_dma_de/always_2/if_1 -1.122726 2.183266 -1.215237 0.629632 -1.485238 -0.068484 4.108218 -1.150315 0.870759 1.033643 2.619663 0.796767 1.013936 0.925435 4.172295 2.859377 0.762588 3.202166 -0.610049 -2.037429
wb_dma_ch_sel/assign_102_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.227648 -1.184889 -4.383463 -1.449315 -2.924316 0.191391 1.395109 2.515658 -0.209184 -0.765520 -1.554566 1.892384 5.575265 0.035861 0.155573 1.353955 0.973465 0.014554 2.282737 -1.288605
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_wb_mast/assign_4_mast_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/always_2/if_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma/input_wb1_err_i 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_sel/assign_121_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_sel/assign_4_pri1 0.774712 -0.244854 0.409066 -0.069249 4.300832 1.296273 -0.197169 0.988465 0.915734 0.671333 1.616016 2.828290 -2.210940 -1.834323 -1.704172 -0.734756 -1.580447 0.182969 1.195854 -1.840455
wb_dma_de/always_2/if_1/cond -2.471639 0.552472 -2.080234 2.681946 1.428506 -2.473005 0.970744 -1.207074 0.547770 1.528341 1.450939 1.504010 -0.777488 -0.104750 3.528817 3.724466 0.920697 2.850374 1.222995 -1.170755
wb_dma_ch_rf/reg_ch_csr_r -1.836674 -0.925718 -2.986968 0.595976 -0.770280 0.637928 1.791342 1.434820 -0.076047 2.837586 -2.431489 4.018896 3.398166 -0.096999 -0.672886 3.168749 1.466082 -1.027772 0.996414 -0.635814
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_wb_if/wire_slv_we 1.618933 -0.160287 -3.446482 -3.678771 -2.305155 -2.410822 0.155391 -1.521948 -1.221841 -3.650465 -2.652597 1.739095 3.110960 -0.645586 1.341754 1.839055 0.111927 0.754026 2.427960 -2.578816
wb_dma_de/assign_70_de_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_sel/always_38/case_1/stmt_4 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/reg_ch_sel_r 1.293810 2.397962 -1.515200 -2.755143 -0.489891 1.207394 5.783862 1.996300 1.311523 0.495520 -3.241983 0.573380 1.107929 -0.321916 -0.824470 0.599314 0.039339 0.265956 -0.377050 -5.174180
wb_dma_ch_sel/always_38/case_1/stmt_1 -4.268918 2.796260 1.039227 1.078689 3.065911 -1.300485 -0.560427 3.652508 2.037115 1.797203 -2.046263 -3.259827 -2.835521 0.685332 1.084987 1.373239 2.531588 0.476070 2.255846 -0.838272
wb_dma_ch_sel/always_38/case_1/stmt_3 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/always_38/case_1/stmt_2 1.963620 -3.023309 1.101611 -1.374600 3.853171 1.508226 -2.118972 1.256168 1.108480 -0.321941 0.166112 2.667423 -1.574733 -1.092628 -0.284514 0.507192 -0.579760 -0.816401 0.553784 0.688930
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_pri_enc/wire_pri30_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/reg_ch_sel_d 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_rf/assign_14_ch_adr0_we 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_rf/wire_ch1_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.758002 1.568031 3.016935 0.419514 -0.669023 0.526961 -2.444261 -2.927147 1.479298 -0.563853 4.215396 2.195151 3.202393 1.419547 -0.217321 3.631060 0.987172 5.547507 0.657384 0.944749
wb_dma_rf/wire_pause_req 0.772330 2.901310 0.253229 0.289430 -0.243705 -0.514612 3.553833 0.082740 1.381144 2.086138 -3.086455 1.757037 -3.521683 -2.708094 0.680118 -0.104979 -0.618578 -2.012527 1.972923 -0.750614
wb_dma_ch_sel/assign_95_valid 0.083211 4.673649 -3.668233 -0.064259 -0.408550 1.431192 -1.797499 1.646470 -1.050357 -0.978929 -0.323818 -3.050934 -1.792803 -2.166780 3.880915 1.257030 6.161834 1.238531 2.680108 0.019377
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.315015 -1.745827 0.885502 -1.291068 2.337355 2.298523 0.487750 0.228471 0.941627 -0.383098 1.413926 1.143873 -0.705175 0.794428 -3.603695 1.667537 0.011780 1.821664 1.381323 -4.015414
wb_dma_ch_rf/reg_ch_stop 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_146_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/input_dma_abort 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/input_adr1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/input_adr0 -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma_ch_arb/reg_next_state 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_wb_mast/input_wb_err_i 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_wb_if/wire_wbs_data_o 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_de/assign_73_dma_busy 1.470983 2.093200 1.837249 -1.036834 0.711214 -0.439405 5.239992 -1.000617 2.298460 1.382135 -0.616068 -1.247912 -5.087941 -0.778669 -2.450514 -2.072854 -2.152811 -0.826867 0.915908 -3.554302
wb_dma_de/always_22/if_1 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_rf/wire_ch2_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_de/input_de_start -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_pri_enc_sub/always_3/if_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.339102 1.737848 0.679474 1.672386 1.004453 0.584244 -0.635569 1.318662 1.003575 0.972917 2.673463 -2.724278 -1.548005 -0.214876 0.427399 -2.492430 -0.790288 0.291395 1.751449 0.628396
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_rf/always_25/if_1/if_1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_ch_sel/assign_98_valid/expr_1 -1.581030 2.508922 -2.416910 0.487154 -3.533432 1.303197 0.906865 0.850051 -1.092407 -1.490058 -0.091933 -2.267583 0.982168 0.062282 0.564770 2.375071 4.413075 1.403967 3.041268 -2.721627
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.272608 1.365398 -3.542016 0.016901 0.351187 1.338517 0.790396 3.707000 -0.538154 1.755703 -2.778512 1.127438 2.673956 -0.274956 -1.514352 1.580007 2.984063 -0.855445 1.409456 -2.032620
wb_dma_ch_sel/reg_pointer 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_wb_if/input_wb_err_i 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/input_de_csr 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/input_de_adr0_we -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_sel/assign_161_req_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.836674 -0.925718 -2.986968 0.595976 -0.770280 0.637928 1.791342 1.434820 -0.076047 2.837586 -2.431489 4.018896 3.398166 -0.096999 -0.672886 3.168749 1.466082 -1.027772 0.996414 -0.635814
wb_dma_ch_sel/assign_129_req_p0 0.786571 0.752797 -1.689646 1.382188 1.150718 2.558811 -2.968374 4.046135 -0.528062 -1.091512 1.922742 -2.345292 1.666839 -0.854440 -2.075336 -2.104996 0.690656 0.714249 4.776136 -1.654148
wb_dma_de/wire_de_ack 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_arb 0.732544 0.081698 -1.888926 -2.152816 -0.248155 0.993711 -0.003806 2.725174 -0.612984 -3.263432 -3.678572 1.075851 1.586861 -1.125531 -0.555781 2.778513 2.462362 0.371476 2.536271 -4.299897
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_pri_enc_sub/always_3/if_1/cond 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.315015 -1.745827 0.885502 -1.291068 2.337355 2.298523 0.487750 0.228471 0.941627 -0.383098 1.413926 1.143873 -0.705175 0.794428 -3.603695 1.667537 0.011780 1.821664 1.381323 -4.015414
wb_dma/wire_de_txsz_we 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma_ch_pri_enc/wire_pri16_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.237987 0.959931 -2.417883 1.274306 3.050310 1.436579 -1.067235 3.050398 -0.194739 -0.211474 2.390140 2.291990 0.251691 -2.659888 -1.208714 -1.153335 -0.736700 0.174237 4.121404 -2.766846
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_pri_enc/wire_pri7_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_wb_if/wire_mast_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.172120 -0.771838 0.572724 -1.891007 2.524046 3.151663 -0.718732 2.543583 1.101809 -0.200979 -0.484444 -2.016505 -1.024755 1.053460 -2.442403 0.779648 1.789370 0.961681 1.411762 -2.639572
wb_dma_wb_if/input_wb_cyc_i 0.990529 -6.591222 -3.026355 3.751604 0.017534 -1.352577 -0.261887 3.822722 -1.206315 -1.427914 0.391128 -2.056032 4.057683 -1.151528 0.455929 -2.027512 -1.318008 -1.828938 2.613199 0.744016
wb_dma_ch_sel/assign_97_valid -0.490088 4.503126 -2.777772 1.412873 -2.017939 1.186629 -1.398537 0.747298 -0.484773 0.263943 0.743920 -3.754971 -0.878771 -0.536459 3.738940 1.861659 5.209589 2.082440 3.798782 0.408254
wb_dma/wire_mast0_drdy 0.110841 -1.261526 -1.013470 -1.360287 1.203343 2.035871 -1.241288 -1.924818 -0.182632 0.242405 1.155326 0.809667 -4.330871 -1.795593 2.115666 2.302197 5.722401 -0.806490 -0.233071 3.167453
wb_dma_ch_pri_enc/wire_pri8_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_if/wire_pt_sel_o 1.133709 -3.434963 -0.936802 1.075162 3.605381 2.433096 -2.914779 1.953702 -1.176923 0.135524 2.332679 2.602630 5.938950 -0.472943 0.541453 -1.053386 -1.690003 0.318512 0.804869 1.846317
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_pri_enc/wire_pri22_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/assign_135_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/wire_gnt_p0_d 0.410811 -2.597357 -1.552730 -1.617247 -0.432843 0.869238 0.164516 2.135402 0.009191 -2.305166 -2.602859 0.116905 3.268626 1.645434 -1.470316 4.043784 1.505537 1.693319 2.539027 -4.778521
wb_dma_de/assign_20_adr0_cnt_next 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.740354 -2.787615 1.916209 0.636887 2.136107 1.456890 0.480831 -0.156722 0.614776 0.615835 3.128891 1.599771 1.518614 0.467702 -1.098087 -1.054452 -2.554965 0.404721 -0.689022 0.507516
wb_dma_ch_sel/assign_153_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/assign_82_rd_ack/expr_1 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.661556 0.505993 -1.162954 -0.886506 2.298620 1.998604 -0.766766 3.576391 0.961917 -0.315159 -1.446474 0.425090 -1.562690 -1.977923 1.614828 0.865429 1.830883 -0.749569 2.945629 -0.940208
wb_dma_de/reg_de_csr_we 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma/wire_wb0_ack_o -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_pri_enc/wire_pri23_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_103_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_rf/wire_ch1_txsz 0.724997 -2.806711 0.518351 -0.357614 2.898041 -0.473596 -2.764517 -0.335563 1.235950 0.646346 1.280359 2.950637 -0.263173 -1.162004 1.680614 0.890202 -0.230540 0.009667 0.391695 3.438453
wb_dma_de/always_23/block_1/stmt_13 -1.747607 -0.091078 0.163558 -0.137375 3.830535 -3.327755 -0.471657 0.323969 3.296633 1.416220 0.877273 -1.185813 -1.515491 0.704082 5.304554 3.070000 2.841558 2.163270 0.087084 1.993895
wb_dma_de/always_23/block_1/stmt_14 0.923241 3.982824 0.456637 -3.239339 0.587258 5.803977 4.321696 2.407568 2.040146 3.120713 2.198118 -2.599073 0.007679 1.911379 -1.003831 -1.640139 0.920321 1.006424 -0.600127 -2.850761
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_ch_rf/input_ch_sel 4.107859 -2.321121 0.493821 -1.295785 0.172685 -2.070480 5.199883 -1.750859 4.065593 4.018301 -4.276375 -2.759182 -2.781826 -0.117515 0.040262 0.900683 -0.622431 0.005356 2.222283 0.131006
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_pri_enc/wire_pri4_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/wire_ch_txsz_we 1.172120 -0.771838 0.572724 -1.891007 2.524046 3.151663 -0.718732 2.543583 1.101809 -0.200979 -0.484444 -2.016505 -1.024755 1.053460 -2.442403 0.779648 1.789370 0.961681 1.411762 -2.639572
wb_dma_de/assign_70_de_adr1/expr_1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_sel/assign_116_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.290123 -2.181877 0.059007 0.173311 -1.672631 0.393600 1.604624 -0.203634 1.323342 -1.104331 0.157296 1.554421 -1.460855 -0.639087 3.584767 3.779201 1.005047 -0.060541 2.933214 -0.516125
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_wb_mast/wire_wb_addr_o -1.668403 -2.156843 -1.311935 3.335113 -0.847190 0.040247 -1.698315 0.294519 -0.805209 -0.392298 3.693900 -1.510381 2.196758 1.269474 -1.318249 0.432999 0.052406 1.507634 2.911236 -0.826694
wb_dma_ch_rf/reg_ch_csr_r2 -0.237987 0.959931 -2.417883 1.274306 3.050310 1.436579 -1.067235 3.050398 -0.194739 -0.211474 2.390140 2.291990 0.251691 -2.659888 -1.208714 -1.153335 -0.736700 0.174237 4.121404 -2.766846
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_ch_sel/assign_11_pri3 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_de -0.609995 3.460917 -2.842849 -0.897988 -0.286449 0.870925 1.006332 3.020864 -0.149824 1.029652 -4.155710 -0.259396 0.760705 -1.193858 -0.125500 0.759346 2.713396 -1.295526 2.414084 -1.956039
wb_dma_wb_slv/wire_wb_data_o -1.603994 -1.462205 -0.458024 2.250004 -1.401577 -1.052340 1.961626 -1.611972 0.761578 1.814258 6.213669 0.378570 2.203156 1.324122 -2.640689 -2.339843 -3.169399 1.380821 1.799733 0.118895
wb_dma_inc30r/always_1/stmt_1 -2.630790 1.147441 1.655937 1.490905 0.163403 0.689887 -1.969764 -0.817049 0.882230 -0.541958 5.575240 0.444732 3.738694 1.683023 -1.636639 1.255270 -0.140756 5.492019 -0.512913 0.170781
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/assign_127_req_p0 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_94_valid -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_pri_enc/wire_pri12_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/always_20/if_1/block_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.488115 0.071874 -0.802463 -0.606856 2.525136 2.150701 -1.097324 2.634784 0.865513 -1.085801 0.658462 3.048315 -1.226211 -2.825061 0.273465 0.886637 0.334618 -0.293753 4.565693 -1.991649
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_wb_if/input_slv_din -1.603994 -1.462205 -0.458024 2.250004 -1.401577 -1.052340 1.961626 -1.611972 0.761578 1.814258 6.213669 0.378570 2.203156 1.324122 -2.640689 -2.339843 -3.169399 1.380821 1.799733 0.118895
wb_dma_ch_sel/assign_94_valid/expr_1 -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.421752 1.159605 1.787964 0.471040 -0.297880 1.000758 -2.074743 1.312483 2.013095 0.178059 1.399432 -1.806210 -1.873070 -0.817052 2.644032 -1.111501 0.004411 -0.839448 3.730697 3.037402
wb_dma_de/always_21 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_de/always_22 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_de/always_23 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_ch_pri_enc/wire_pri1_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/assign_78_mast0_go 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/wire_dma_done 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_rf/input_wb_rf_adr 1.765225 5.161218 2.944904 -0.688708 -3.443897 -1.898383 -0.786038 0.225278 1.821260 -1.605324 0.531737 1.562305 3.176173 -2.216116 2.387203 -2.929103 -2.753094 -1.031264 3.510054 3.183328
wb_dma_wb_if -1.088216 -0.645583 -1.755824 -1.633418 -1.904648 -1.633070 -0.104999 -0.206145 -1.198537 -2.269837 -2.441442 3.498517 2.667780 -1.072546 -0.245176 1.258985 -0.141263 -1.993218 1.469783 -0.842360
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_ch_pri_enc/wire_pri25_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_mast/reg_mast_cyc 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/input_wb_rf_we -1.189610 1.115336 -3.235085 -3.901971 -1.545547 -0.234516 -1.602267 0.639423 -1.685046 -3.485183 -1.574604 0.738038 3.697293 0.682576 -1.506314 1.738294 2.413484 1.001957 2.057776 -3.501329
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_de/always_6/if_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_wb_slv/always_4/stmt_1 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_de/assign_3_ptr_valid 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_wb_mast/input_pt_sel 1.084357 -3.006840 -2.510797 0.468837 2.031766 0.605573 -4.237377 2.106676 0.749614 1.731022 2.144149 3.356015 5.048024 0.515168 0.152092 0.189804 -1.930449 0.341228 2.362216 2.504766
wb_dma_ch_pri_enc/wire_pri15_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_slv/input_wb_we_i 3.023041 1.288191 -3.633454 3.660591 -0.067095 -0.116564 -4.023135 0.129959 -1.139333 2.019405 2.963741 0.983081 1.344699 -1.179506 5.623070 -0.127504 -0.168907 -0.085787 3.034129 3.487834
wb_dma_de/reg_tsz_cnt_is_0_r 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.924142 5.432315 0.199805 -5.217905 3.414050 3.996315 -1.503299 2.199563 1.815256 1.777706 2.342593 0.402289 1.114118 0.358576 0.406775 -2.078542 1.253646 0.849773 -0.246878 0.777812
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_mast1_drdy 0.325226 1.410234 -1.195852 0.330235 0.878313 0.541271 -0.602078 0.747040 -0.399850 -0.285118 1.593271 2.865771 0.735270 -2.236345 1.062467 -0.998818 -1.004037 -0.225324 1.188928 0.132046
wb_dma_ch_rf/wire_ch_csr_we 0.649300 0.321058 -4.587389 -1.882163 -2.188223 0.767221 0.603846 3.800478 -0.736562 -1.559405 -2.066643 -0.267148 5.071900 0.028166 -0.695221 0.418233 2.052261 0.144888 2.825439 -2.515036
wb_dma_ch_pri_enc/inst_u9 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_8_ch_csr -0.382791 3.030260 -3.651195 -0.090125 -1.006200 1.111539 1.617549 3.358318 -0.267236 1.910015 -2.706176 -1.779887 2.518929 -0.109231 -0.657716 -0.255921 2.544238 0.111569 1.301036 -1.666125
wb_dma_ch_rf/wire_this_ptr_set 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_pri_enc/inst_u5 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u4 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u7 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u6 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u0 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u3 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u2 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_de_start -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.786571 0.752797 -1.689646 1.382188 1.150718 2.558811 -2.968374 4.046135 -0.528062 -1.091512 1.922742 -2.345292 1.666839 -0.854440 -2.075336 -2.104996 0.690656 0.714249 4.776136 -1.654148
wb_dma_rf/wire_ch_stop 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma/wire_mast0_dout 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_ch_rf/input_de_adr0 -0.187620 0.932529 -0.902300 0.205438 -1.588459 1.372016 5.987184 -0.360590 0.786652 1.801117 2.230509 -1.223383 -2.421855 0.883650 3.526021 0.928073 0.859115 0.307483 -1.784591 -1.899523
wb_dma_ch_rf/input_de_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_wb_if/input_wbs_data_i 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_de/reg_tsz_dec -0.194601 -0.368395 -0.573255 1.206913 4.192779 1.592251 -1.850205 3.360957 1.080583 2.243818 1.751864 -4.360073 -0.983188 1.396658 -0.958154 -1.975789 0.395537 0.742474 0.991717 -0.041734
wb_dma_ch_sel/input_ch0_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_sel/input_ch0_am1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_ch_sel/assign_162_req_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.437367 -4.123991 0.585739 -0.450789 4.011831 2.243319 -1.269516 1.907994 1.413546 0.809803 0.961745 -1.015669 -1.291117 1.503066 -1.190442 0.987123 0.131318 0.743711 0.469927 -0.864284
wb_dma_rf/wire_ch5_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_rf/wire_ch_am1_we -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_inc30r/wire_out -0.562951 -1.487824 -1.959103 1.365667 0.287486 1.218238 0.884898 -0.546383 -0.381275 1.078276 3.675286 0.788603 4.756364 2.690296 -0.864947 2.061538 -0.379937 4.032951 -0.663368 -2.973115
wb_dma_ch_pri_enc/reg_pri_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/input_wb0_we_i 3.023041 1.288191 -3.633454 3.660591 -0.067095 -0.116564 -4.023135 0.129959 -1.139333 2.019405 2.963741 0.983081 1.344699 -1.179506 5.623070 -0.127504 -0.168907 -0.085787 3.034129 3.487834
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.465014 -0.446181 -1.993572 1.488970 0.762244 0.020265 1.834964 -1.946640 -0.051576 1.685084 3.609157 2.008469 2.782893 1.782030 2.538067 2.947103 -0.327463 4.253085 -1.489672 -2.007199
wb_dma_ch_rf/wire_ch_txsz_dewe 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma_de/always_22/if_1/stmt_2 -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.606815 0.988540 -0.656096 2.109040 -0.280667 1.126370 -1.294384 2.800489 0.972513 -0.223315 3.800608 -1.130235 0.295224 -1.416621 1.741992 -2.285488 -1.158120 -0.700588 5.101266 0.836577
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma/wire_de_ack 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_wb_mast/always_1/if_1 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_wb_if/wire_wb_cyc_o 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/assign_143_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_wb_mast/wire_mast_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma/wire_slv0_dout 0.233943 0.655618 3.267456 -0.375483 -5.347137 0.277813 -2.275001 -1.185581 1.850069 -0.785467 0.226014 -2.095980 1.060677 0.145003 0.743523 -0.041660 2.163373 -2.120770 5.528030 5.492749
wb_dma_ch_sel/reg_am1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_ch_sel/input_next_ch 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_de/always_9 -0.194601 -0.368395 -0.573255 1.206913 4.192779 1.592251 -1.850205 3.360957 1.080583 2.243818 1.751864 -4.360073 -0.983188 1.396658 -0.958154 -1.975789 0.395537 0.742474 0.991717 -0.041734
wb_dma_de/always_8 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_wb_mast/always_1/if_1/cond 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_rf/always_1/case_1/stmt_12 0.324771 -1.348419 3.115071 1.524127 -0.623434 0.991327 0.937629 -1.274404 1.620043 1.246428 3.618571 0.495771 -1.313572 0.345000 1.323592 -0.610973 -1.891579 -0.188579 -0.457667 2.678533
wb_dma_rf/always_1/case_1/stmt_13 -0.872229 1.074069 1.192460 0.462247 0.840369 -2.235512 0.539181 -2.171529 0.518639 -1.375431 3.411692 1.908763 -1.091000 -0.362248 1.418304 0.271582 -2.354096 2.011560 -0.023958 -1.208825
wb_dma_de/always_3 -2.922080 -0.490473 -0.894860 1.961204 1.978901 -0.700662 -3.285905 -0.804654 -0.848081 0.218645 3.180735 0.374841 2.125840 1.147915 -3.386277 0.807351 0.228053 3.069417 1.765285 -1.382558
wb_dma_de/always_2 -1.122726 2.183266 -1.215237 0.629632 -1.485238 -0.068484 4.108218 -1.150315 0.870759 1.033643 2.619663 0.796767 1.013936 0.925435 4.172295 2.859377 0.762588 3.202166 -0.610049 -2.037429
wb_dma_de/always_5 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_de/always_4 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_de/always_7 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_de/always_6 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_sel/input_ch3_txsz 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_11/if_1 -0.237987 0.959931 -2.417883 1.274306 3.050310 1.436579 -1.067235 3.050398 -0.194739 -0.211474 2.390140 2.291990 0.251691 -2.659888 -1.208714 -1.153335 -0.736700 0.174237 4.121404 -2.766846
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/always_45/case_1/cond -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/assign_68_de_txsz 0.753983 -0.751243 -0.371931 0.406270 3.932569 2.370492 -1.370145 3.509725 1.179683 1.624821 0.713073 -3.651168 -1.453125 1.087296 -1.161871 -0.937410 0.918064 0.686960 1.357244 -1.029378
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/always_20/if_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma/input_wb0s_data_i 2.660256 -4.845473 0.225020 -0.711561 -0.475828 -0.627113 0.337953 1.909283 2.194508 -0.031029 -2.136171 -0.222270 0.699847 2.217089 4.313545 2.576061 -1.469111 -2.011724 1.430427 1.510341
wb_dma_de/reg_dma_done_d 2.207863 -0.132563 -0.209690 -1.405743 1.849333 1.114287 -0.141277 2.081817 1.016076 -0.029611 -3.178406 1.168942 -2.371394 -1.890861 1.737471 1.301706 1.229225 -1.398678 1.512194 -0.086248
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_wb_slv/assign_1_rf_sel -1.036138 -0.760377 -1.425199 5.610981 -2.330039 -2.817782 1.535570 1.081443 -0.630504 -1.283040 0.383467 -2.000591 -3.473867 -2.180628 -0.694405 -1.363283 -1.864529 -2.899895 4.007815 -2.637277
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.053572 -4.942745 -0.462114 -2.386248 2.130493 3.069390 -1.899224 3.681646 1.952456 1.011966 -2.050364 -1.308710 2.149199 2.538044 1.357212 1.731866 -0.330823 -0.477112 2.353603 0.834775
wb_dma_de/always_4/if_1/if_1/cond 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_sel/assign_376_gnt_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/wire_wr_ack 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.437367 -4.123991 0.585739 -0.450789 4.011831 2.243319 -1.269516 1.907994 1.413546 0.809803 0.961745 -1.015669 -1.291117 1.503066 -1.190442 0.987123 0.131318 0.743711 0.469927 -0.864284
wb_dma_ch_arb/always_1 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_arb/always_2 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma/wire_ch0_txsz 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/always_19 -2.685353 -2.836024 -4.873682 3.690440 2.216228 -2.843962 2.076798 1.325225 0.203029 2.496587 0.800983 1.602613 2.889378 0.732564 1.984521 2.465721 -1.445327 1.386432 1.528689 -2.472654
wb_dma_de/always_18 -1.733275 -3.487865 0.163663 2.410765 -0.986942 0.350615 -2.704030 -2.489113 -0.385261 0.985704 2.193970 -1.413634 -1.379816 1.590940 -1.391015 2.671763 2.780126 0.682110 2.662355 2.147050
wb_dma_de/always_15 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/always_14 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/always_11 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/always_13 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_de/always_12 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.942648 3.037596 -0.525541 1.938626 -1.001779 -1.337391 1.187404 -0.172408 1.185880 0.061289 0.791588 -0.565069 -2.828249 -3.315419 4.806491 -2.114519 -1.572442 -0.862177 2.700407 1.401264
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_pri_enc/wire_pri13_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/reg_read_r 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.053035 -2.507606 -0.782727 -1.462086 3.210027 2.339279 -2.284165 3.025621 0.696380 -1.227946 -0.635342 2.591320 -0.391473 -1.663592 0.050002 1.525452 0.749169 -0.668761 3.113378 -1.020718
wb_dma/assign_9_slv0_pt_in -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/always_17/if_1/block_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.338306 -0.743420 -2.691905 0.798449 -0.982106 0.292337 2.865340 0.606437 -0.581071 1.917707 -2.457803 4.067006 1.619556 -0.732606 -1.220076 4.091891 2.998061 -0.420512 0.088463 -1.863696
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_pri_enc/wire_pri2_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_11/stmt_1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_rf/wire_ch_adr1_we -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel_checker/input_ch_sel 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_sel/input_ch1_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma/wire_slv0_pt_in -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_rf/always_2/if_1/if_1/cond 3.054739 2.327860 1.147063 -1.445648 -1.237519 -0.143521 2.066111 -0.357230 1.390650 -1.079986 -2.797479 0.153342 -3.745435 -2.334978 2.930696 0.450976 -0.284356 -1.124101 2.345688 -0.634006
wb_dma_pri_enc_sub/reg_pri_out_d 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/always_4/case_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/wire_pri29_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_de/wire_read_hold 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_rf/wire_sw_pointer 1.078197 2.605886 -1.396203 -1.454119 2.853743 -1.960698 -2.467773 0.842330 -0.678716 -2.815667 -2.883595 1.053677 -2.419092 -2.781169 3.597216 1.477304 1.522551 0.866410 1.179114 -1.208964
wb_dma/wire_slv0_din -3.775384 0.837756 1.085276 -0.369871 -1.005066 0.500348 3.573130 2.330176 2.173450 1.023491 4.300139 -0.807074 -0.560359 0.186261 -0.700854 -2.787719 -0.666237 0.258171 -0.708072 1.186490
wb_dma_ch_rf/input_dma_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_158_req_p1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_17_ch_am1_we -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_ch_rf/assign_7_pointer_s 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_slv/always_5/stmt_1 -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_wb_mast/assign_1 0.543646 -3.284931 -1.735762 1.811863 1.863547 -0.225023 -6.785860 0.968533 -0.439183 0.658692 1.834714 3.120599 4.316642 0.069579 -0.452866 0.933592 -0.877461 0.444543 3.593848 3.136318
wb_dma_ch_sel/input_de_ack 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/reg_valid_sel -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_wb_mast/always_4/stmt_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/assign_375_gnt_p0 0.410811 -2.597357 -1.552730 -1.617247 -0.432843 0.869238 0.164516 2.135402 0.009191 -2.305166 -2.602859 0.116905 3.268626 1.645434 -1.470316 4.043784 1.505537 1.693319 2.539027 -4.778521
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma/inst_u2 -0.609995 3.460917 -2.842849 -0.897988 -0.286449 0.870925 1.006332 3.020864 -0.149824 1.029652 -4.155710 -0.259396 0.760705 -1.193858 -0.125500 0.759346 2.713396 -1.295526 2.414084 -1.956039
wb_dma/inst_u1 0.314288 3.392872 -2.013812 -0.787152 0.398018 1.648859 1.488715 2.904377 0.158399 1.846390 -3.912741 -1.445583 0.170693 -0.689731 -0.054000 0.430450 2.795594 -0.143219 0.464512 -1.675897
wb_dma/inst_u0 -0.322599 4.174110 -1.832011 -2.062936 -2.383322 0.582122 0.443105 -0.025239 -1.271820 -1.332928 -1.840436 -1.342504 1.813748 -0.763943 0.864653 0.399965 2.960575 1.393332 0.597747 -1.421634
wb_dma/inst_u4 1.343690 -4.144181 -2.282562 2.159493 1.715628 1.514607 -2.399223 3.820149 -2.563452 -2.542277 -0.901926 1.263815 2.999118 -2.744296 1.153051 -0.495248 0.350618 -2.237349 1.283827 0.278116
wb_dma_ch_rf/assign_2_ch_adr1 -1.429983 0.727613 2.830248 -0.611868 -1.249820 0.242280 -3.650667 -2.254736 -0.303566 -2.914525 2.782802 0.468661 -0.358640 0.063508 -3.876887 0.277406 0.156229 0.613554 3.806816 -0.641510
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_rf/wire_pointer_s 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_sel/always_40/case_1/stmt_1 1.105902 -1.970576 1.639417 -2.390386 1.332722 2.526742 0.175706 -0.294435 1.372226 -1.140762 0.493470 2.433159 -0.870402 0.336267 -2.651535 2.997895 0.567184 1.355031 2.221184 -3.230792
wb_dma_ch_sel/always_40/case_1/stmt_2 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/always_40/case_1/stmt_3 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_sel/always_40/case_1/stmt_4 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_pri_enc_sub 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/reg_ch_am1_r -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_de/assign_72_dma_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/reg_ptr_adr_low -1.009325 -4.438831 -0.114528 1.561926 -1.118941 0.861892 -0.560200 -2.649371 0.562136 2.342382 2.090312 0.125151 -0.749131 1.905004 -0.205500 3.247782 2.040754 0.192085 1.477984 2.699014
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/reg_state -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_ch_rf/always_26/if_1 1.078197 2.605886 -1.396203 -1.454119 2.853743 -1.960698 -2.467773 0.842330 -0.678716 -2.815667 -2.883595 1.053677 -2.419092 -2.781169 3.597216 1.477304 1.522551 0.866410 1.179114 -1.208964
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.792417 2.625162 -0.490016 -5.792293 3.497817 3.389242 1.480265 2.331736 2.136094 2.455244 0.371290 1.647624 0.789905 1.155722 1.199824 -0.613993 0.286325 -0.532480 -1.525601 -0.480286
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_sel/assign_113_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_inc30r/always_1 -2.630790 1.147441 1.655937 1.490905 0.163403 0.689887 -1.969764 -0.817049 0.882230 -0.541958 5.575240 0.444732 3.738694 1.683023 -1.636639 1.255270 -0.140756 5.492019 -0.512913 0.170781
wb_dma_de/always_23/block_1/case_1/cond -0.638064 4.556337 -2.919852 -1.309194 2.043711 1.155114 -0.801455 3.694368 0.168227 2.566986 -4.653846 -0.201015 0.105576 -1.904023 -1.025978 -0.576264 2.782484 -1.776398 3.088130 -0.578070
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.786571 0.752797 -1.689646 1.382188 1.150718 2.558811 -2.968374 4.046135 -0.528062 -1.091512 1.922742 -2.345292 1.666839 -0.854440 -2.075336 -2.104996 0.690656 0.714249 4.776136 -1.654148
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.532936 -1.088836 -0.697378 0.800993 5.230494 1.452503 -0.206928 1.995070 1.050571 3.014007 1.387375 -2.958808 -1.798397 1.944694 -1.254215 -0.366522 0.427799 1.743670 -0.803151 -1.468361
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.058939 -1.838970 -0.991479 0.040515 -2.681317 1.364268 -1.064944 1.181524 -1.092149 -3.942744 -0.056090 -0.418343 1.085367 -0.478610 -2.149934 2.066379 2.125003 0.152656 4.738749 -3.271919
wb_dma_ch_sel/assign_148_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma/wire_ndr 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.979146 -2.539519 0.912277 -2.394427 -0.362884 2.178411 1.235451 -0.497814 0.493648 -2.936990 0.901004 2.582767 0.003975 0.237851 -1.412053 3.474337 0.939004 1.485788 1.365333 -3.976430
wb_dma_rf/input_dma_done_all 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_de/assign_66_dma_done 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma/wire_ch4_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/input_ch3_csr 3.242259 0.992796 -2.341815 -0.294262 0.703777 2.046357 -2.498954 2.795544 -0.037841 0.333538 -1.744214 -2.513490 0.768322 -0.551509 5.137123 1.430129 3.797576 1.316076 0.501285 2.381636
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/wire_adr1_cnt_next -1.625722 -0.638333 -1.295893 1.023051 3.163843 0.436748 -2.435502 0.428247 0.051903 1.239989 3.561360 1.027615 3.615116 1.567498 -2.628347 0.280502 -0.967387 3.535694 0.667582 -1.385806
wb_dma/wire_de_adr0 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/reg_adr0_cnt -1.122726 2.183266 -1.215237 0.629632 -1.485238 -0.068484 4.108218 -1.150315 0.870759 1.033643 2.619663 0.796767 1.013936 0.925435 4.172295 2.859377 0.762588 3.202166 -0.610049 -2.037429
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma/wire_am1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/always_22/if_1/if_1 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_de/assign_69_de_adr0 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_de/wire_mast0_go 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_wb_slv/input_slv_din -1.603994 -1.462205 -0.458024 2.250004 -1.401577 -1.052340 1.961626 -1.611972 0.761578 1.814258 6.213669 0.378570 2.203156 1.324122 -2.640689 -2.339843 -3.169399 1.380821 1.799733 0.118895
wb_dma_de/always_3/if_1/if_1 -2.922080 -0.490473 -0.894860 1.961204 1.978901 -0.700662 -3.285905 -0.804654 -0.848081 0.218645 3.180735 0.374841 2.125840 1.147915 -3.386277 0.807351 0.228053 3.069417 1.765285 -1.382558
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/always_47/case_1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_ch_sel/assign_152_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_de/reg_de_adr0_we -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_sel/assign_114_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_rf/assign_4_ch_am1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_de/wire_dma_done_all 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/assign_6_adr0_cnt_next -0.407886 2.080020 0.760485 -0.185765 1.777554 1.295364 2.318545 0.003628 1.337774 1.842470 4.239605 -0.252783 -0.221787 1.344726 0.399605 -0.923204 -1.673915 2.833842 -2.282411 -1.435513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_wb_slv/input_wb_data_i 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_de/input_nd 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/assign_126_ch_sel 1.000078 3.214317 -1.892382 -1.664551 -0.804274 0.910291 3.977959 2.624918 0.232369 -0.706845 -3.408412 -0.948805 0.646669 -0.895579 -1.061015 0.092745 0.950996 0.282482 0.900546 -5.407670
wb_dma/wire_mast1_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/wire_ptr_valid 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma/wire_ch_sel 4.107859 -2.321121 0.493821 -1.295785 0.172685 -2.070480 5.199883 -1.750859 4.065593 4.018301 -4.276375 -2.759182 -2.781826 -0.117515 0.040262 0.900683 -0.622431 0.005356 2.222283 0.131006
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.979146 -2.539519 0.912277 -2.394427 -0.362884 2.178411 1.235451 -0.497814 0.493648 -2.936990 0.901004 2.582767 0.003975 0.237851 -1.412053 3.474337 0.939004 1.485788 1.365333 -3.976430
wb_dma_de/always_12/stmt_1/expr_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma/wire_dma_req 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_sel/assign_136_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/assign_5_sw_pointer 1.078197 2.605886 -1.396203 -1.454119 2.853743 -1.960698 -2.467773 0.842330 -0.678716 -2.815667 -2.883595 1.053677 -2.419092 -2.781169 3.597216 1.477304 1.522551 0.866410 1.179114 -1.208964
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_ch_sel/assign_97_valid/expr_1 -0.490088 4.503126 -2.777772 1.412873 -2.017939 1.186629 -1.398537 0.747298 -0.484773 0.263943 0.743920 -3.754971 -0.878771 -0.536459 3.738940 1.861659 5.209589 2.082440 3.798782 0.408254
wb_dma_de/always_9/stmt_1 -0.194601 -0.368395 -0.573255 1.206913 4.192779 1.592251 -1.850205 3.360957 1.080583 2.243818 1.751864 -4.360073 -0.983188 1.396658 -0.958154 -1.975789 0.395537 0.742474 0.991717 -0.041734
wb_dma_de/input_pause_req 0.772330 2.901310 0.253229 0.289430 -0.243705 -0.514612 3.553833 0.082740 1.381144 2.086138 -3.086455 1.757037 -3.521683 -2.708094 0.680118 -0.104979 -0.618578 -2.012527 1.972923 -0.750614
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_de/wire_dma_busy 1.470983 2.093200 1.837249 -1.036834 0.711214 -0.439405 5.239992 -1.000617 2.298460 1.382135 -0.616068 -1.247912 -5.087941 -0.778669 -2.450514 -2.072854 -2.152811 -0.826867 0.915908 -3.554302
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_pri_enc/always_2/if_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/always_6/if_1/stmt_1 0.364469 -0.360232 0.192053 -0.726249 3.682140 2.860756 -0.755253 2.890877 0.948591 1.173900 0.547128 -3.264853 -0.919224 1.573536 -3.646422 -0.988647 0.776139 1.144319 0.732459 -2.688462
wb_dma_ch_rf/input_de_txsz_we 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_wb_if/input_wb_addr_i 1.454381 2.757415 -1.634457 1.753781 -4.520145 -3.160413 -0.432778 1.584592 0.417596 -1.259008 0.904746 3.873855 2.245811 -3.987468 4.231182 -2.540482 -3.543099 -2.899178 2.107270 3.082844
wb_dma_ch_sel/always_7/stmt_1 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.338306 -0.743420 -2.691905 0.798449 -0.982106 0.292337 2.865340 0.606437 -0.581071 1.917707 -2.457803 4.067006 1.619556 -0.732606 -1.220076 4.091891 2.998061 -0.420512 0.088463 -1.863696
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.675549 -2.771520 -0.904075 -2.522251 2.768376 2.369049 -2.989423 2.786397 0.868248 0.207868 -1.644510 3.281473 2.127445 -0.938114 1.632556 0.813587 -0.566749 -1.169013 1.661582 1.990012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_rf/always_4/if_1/block_1 0.147737 -2.730576 3.160161 0.519155 -1.769198 1.109246 2.007949 -3.848079 1.039574 0.634022 4.305039 0.676942 -1.232075 1.105391 0.395050 0.265002 -1.876010 1.001124 -1.085310 1.435124
wb_dma_de/reg_dma_abort_r 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/input_ch2_txsz 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/input_ch5_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_sel/assign_150_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_sel/assign_155_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/always_43/case_1/stmt_4 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/always_43/case_1/stmt_3 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_sel/always_43/case_1/stmt_2 0.724997 -2.806711 0.518351 -0.357614 2.898041 -0.473596 -2.764517 -0.335563 1.235950 0.646346 1.280359 2.950637 -0.263173 -1.162004 1.680614 0.890202 -0.230540 0.009667 0.391695 3.438453
wb_dma_ch_sel/always_43/case_1/stmt_1 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/always_19/stmt_1/expr_1 -2.685353 -2.836024 -4.873682 3.690440 2.216228 -2.843962 2.076798 1.325225 0.203029 2.496587 0.800983 1.602613 2.889378 0.732564 1.984521 2.465721 -1.445327 1.386432 1.528689 -2.472654
wb_dma_ch_rf/wire_ch_err_we 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.014291 1.433737 0.421339 1.441952 -0.370505 -1.115252 3.926974 -1.967035 1.099603 1.775713 1.863152 0.436928 -1.484238 -0.254558 -1.841853 -1.393101 -3.191899 0.535244 1.266574 -2.692283
wb_dma_rf/wire_ch1_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 5.298122 4.927914 -0.344034 -2.042017 -3.114175 5.310462 -1.905755 -2.048539 0.169728 3.598069 -0.640739 1.263807 0.084400 0.251453 -0.696472 1.326484 1.847057 0.400703 3.955645 1.751543
assert_wb_dma_wb_if/input_pt_sel_i 0.740354 -2.787615 1.916209 0.636887 2.136107 1.456890 0.480831 -0.156722 0.614776 0.615835 3.128891 1.599771 1.518614 0.467702 -1.098087 -1.054452 -2.554965 0.404721 -0.689022 0.507516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.238709 -1.426634 -3.693425 2.377208 -0.075271 1.058151 2.240225 4.492935 0.505606 0.194629 1.910904 -1.381282 3.431755 0.192884 1.751374 -0.396078 -1.118293 0.514524 2.932015 -2.738081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_rf/input_paused -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma/wire_mast0_adr -1.733275 -3.487865 0.163663 2.410765 -0.986942 0.350615 -2.704030 -2.489113 -0.385261 0.985704 2.193970 -1.413634 -1.379816 1.590940 -1.391015 2.671763 2.780126 0.682110 2.662355 2.147050
wb_dma_ch_pri_enc/inst_u8 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.339102 1.737848 0.679474 1.672386 1.004453 0.584244 -0.635569 1.318662 1.003575 0.972917 2.673463 -2.724278 -1.548005 -0.214876 0.427399 -2.492430 -0.790288 0.291395 1.751449 0.628396
wb_dma_ch_arb/always_2/block_1 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_ch_sel/always_40/case_1/cond 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_rf/assign_22_ch_err_we 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_rf/wire_pointer 1.262184 -0.109137 6.494417 -2.633586 -2.519999 3.750402 1.062816 -0.389978 3.486253 0.751242 -0.823529 1.859543 -0.327272 1.020819 -2.206796 1.910354 -0.284580 -0.693959 1.324112 1.771676
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/wire_pri19_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_5_pri1 0.774712 -0.244854 0.409066 -0.069249 4.300832 1.296273 -0.197169 0.988465 0.915734 0.671333 1.616016 2.828290 -2.210940 -1.834323 -1.704172 -0.734756 -1.580447 0.182969 1.195854 -1.840455
wb_dma_rf/inst_u26 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u27 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/always_23/block_1/case_1/block_10 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_de/always_23/block_1/case_1/block_11 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_rf/inst_u22 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u23 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u20 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/assign_86_de_ack 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_rf/inst_u28 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/inst_u29 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/always_1/stmt_1 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.404748 -1.254704 1.422781 -0.190262 4.406988 1.227849 -1.710984 1.307452 2.163955 2.836384 1.481185 -2.732894 -1.883389 1.992780 -1.313619 -0.995776 -0.273058 0.764975 0.085921 1.060730
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_rf/inst_check_wb_dma_rf -0.572035 1.264787 1.495936 0.115558 -0.437170 -2.252867 -1.525588 -2.550855 0.011759 -3.079326 3.800993 1.146763 -0.992413 -0.743840 1.970717 0.036676 -1.730808 1.418837 1.787148 -0.095294
wb_dma_rf/reg_wb_rf_dout -4.029705 3.127774 2.379751 -1.334171 -0.068846 -0.314514 1.109858 1.123034 1.871434 -0.130662 5.054584 0.634238 -0.423054 0.252472 0.189824 -2.434301 -1.667463 0.629912 -1.189678 1.298910
wb_dma/input_dma_req_i 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_de/input_am1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_de/input_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_sel/reg_next_start -2.062597 3.403960 -1.364455 0.176521 4.234296 0.763109 -0.526013 3.110840 0.755408 2.144081 -0.480876 2.176447 -1.862207 -2.848638 2.185325 -0.041958 2.161600 -0.545743 0.389929 0.777869
wb_dma_ch_sel/input_ch4_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/assign_107_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma/wire_next_ch 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_rf/wire_ch2_txsz 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_ch_rf/wire_ch_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_rf/wire_ch_am1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma/wire_ch6_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/input_csr 3.828123 0.031913 -2.143496 -1.300835 -0.570400 2.533189 0.110367 3.796117 1.810773 2.304578 -0.705909 2.158827 5.272004 0.051298 4.372391 0.220123 -1.684084 -1.085613 2.394241 2.308191
wb_dma_de/reg_read 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma/input_wb1_cyc_i 0.740354 -2.787615 1.916209 0.636887 2.136107 1.456890 0.480831 -0.156722 0.614776 0.615835 3.128891 1.599771 1.518614 0.467702 -1.098087 -1.054452 -2.554965 0.404721 -0.689022 0.507516
wb_dma_ch_rf/wire_ch_adr0_we 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_sel/assign_140_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_rf/wire_ch3_txsz 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_rf/input_wb_rf_din 0.233943 0.655618 3.267456 -0.375483 -5.347137 0.277813 -2.275001 -1.185581 1.850069 -0.785467 0.226014 -2.095980 1.060677 0.145003 0.743523 -0.041660 2.163373 -2.120770 5.528030 5.492749
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_pri_enc_sub/reg_pri_out_d1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_rf/always_19/if_1/block_1 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_ch_rf/always_2 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_rf/always_1 0.049559 0.993455 1.146450 2.340853 -0.372738 -0.791300 2.358234 -0.556175 1.795025 1.403882 0.959252 -3.702421 -4.725530 0.573443 3.809769 1.306990 1.375297 0.961964 0.517519 0.312013
wb_dma_de/input_mast0_drdy 0.110841 -1.261526 -1.013470 -1.360287 1.203343 2.035871 -1.241288 -1.924818 -0.182632 0.242405 1.155326 0.809667 -4.330871 -1.795593 2.115666 2.302197 5.722401 -0.806490 -0.233071 3.167453
wb_dma_ch_rf/always_6 -1.836674 -0.925718 -2.986968 0.595976 -0.770280 0.637928 1.791342 1.434820 -0.076047 2.837586 -2.431489 4.018896 3.398166 -0.096999 -0.672886 3.168749 1.466082 -1.027772 0.996414 -0.635814
wb_dma_ch_rf/always_5 0.662107 -3.395228 1.817310 -0.171596 -0.105623 -0.024506 -0.007701 -3.384148 0.231653 -1.041283 3.119160 0.706938 -1.212213 1.092064 -0.051609 0.984248 -1.547242 1.323848 -0.264806 -0.090113
wb_dma_ch_rf/always_4 0.147737 -2.730576 3.160161 0.519155 -1.769198 1.109246 2.007949 -3.848079 1.039574 0.634022 4.305039 0.676942 -1.232075 1.105391 0.395050 0.265002 -1.876010 1.001124 -1.085310 1.435124
wb_dma_ch_rf/always_9 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_rf/always_8 0.989978 2.835894 0.747968 0.868936 1.181414 -0.513982 3.492391 -0.944532 1.459301 2.191939 1.326407 -2.437574 -2.855151 0.199117 -2.030340 -2.721473 -2.551691 1.042185 0.531571 -2.931993
assert_wb_dma_rf/input_wb_rf_dout -0.572035 1.264787 1.495936 0.115558 -0.437170 -2.252867 -1.525588 -2.550855 0.011759 -3.079326 3.800993 1.146763 -0.992413 -0.743840 1.970717 0.036676 -1.730808 1.418837 1.787148 -0.095294
wb_dma/wire_wb1_addr_o -0.257057 -2.747865 -1.681938 2.168836 0.117458 0.928364 -0.163318 1.626640 0.090087 0.425920 3.459568 -0.520644 3.746075 1.502746 -0.596277 -0.169729 -1.419119 1.414060 1.553755 -0.998930
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.801057 0.755479 -0.988331 3.669880 -2.726116 -0.888876 -0.854944 0.760429 0.071199 -0.898318 2.892056 -1.845083 -0.828556 -1.297490 2.494614 -0.314433 0.412329 -0.564948 5.446653 0.833031
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.618933 -0.160287 -3.446482 -3.678771 -2.305155 -2.410822 0.155391 -1.521948 -1.221841 -3.650465 -2.652597 1.739095 3.110960 -0.645586 1.341754 1.839055 0.111927 0.754026 2.427960 -2.578816
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.339970 1.011996 -2.398590 3.953479 -1.290972 -1.761194 -1.869745 0.542970 -1.164691 -1.509247 2.699498 2.084052 -0.022665 -3.769181 2.471540 -0.937065 -0.688818 -1.073606 4.794832 0.921938
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_wb_slv/reg_slv_dout 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_ch_pri_enc/always_2 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/always_4 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/inst_u3 -1.088216 -0.645583 -1.755824 -1.633418 -1.904648 -1.633070 -0.104999 -0.206145 -1.198537 -2.269837 -2.441442 3.498517 2.667780 -1.072546 -0.245176 1.258985 -0.141263 -1.993218 1.469783 -0.842360
wb_dma_wb_slv/always_1/stmt_1 1.733843 4.033007 0.377371 0.362623 -4.028324 -1.802662 -0.313125 0.209342 0.609077 -1.060681 0.673667 3.592263 3.986165 -3.323904 3.729248 -2.546178 -3.363291 -1.697937 4.048526 3.425575
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_rf/wire_ch0_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_rf/wire_ch0_am1 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma_wb_mast/wire_mast_drdy 0.008322 -2.850942 -2.765015 -0.839537 0.043794 4.181411 -1.362622 -0.115581 -0.891666 0.613403 1.215388 2.270861 -1.829437 -1.959819 2.777348 2.952638 5.774280 -1.655450 0.668472 3.647665
wb_dma_wb_if/wire_mast_pt_out -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_sel/assign_95_valid/expr_1 0.083211 4.673649 -3.668233 -0.064259 -0.408550 1.431192 -1.797499 1.646470 -1.050357 -0.978929 -0.323818 -3.050934 -1.792803 -2.166780 3.880915 1.257030 6.161834 1.238531 2.680108 0.019377
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.058939 -1.838970 -0.991479 0.040515 -2.681317 1.364268 -1.064944 1.181524 -1.092149 -3.942744 -0.056090 -0.418343 1.085367 -0.478610 -2.149934 2.066379 2.125003 0.152656 4.738749 -3.271919
wb_dma/constraint_slv0_din -1.375031 2.089314 1.168282 2.138712 -0.359297 -1.834814 0.676656 -2.937567 1.208098 2.180539 2.034816 0.511143 -3.563336 -1.329333 2.279204 -0.239674 -1.091968 -0.317040 3.229953 2.068596
wb_dma_de/always_4/if_1/if_1 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_rf/always_2 0.934305 2.703180 1.052661 -0.234813 -0.886841 -0.221861 1.629126 -0.400334 1.309598 0.661394 -2.684317 1.879731 -4.053023 -2.974810 3.827805 1.331756 0.861737 -1.732609 2.238790 1.422393
wb_dma_rf/inst_u24 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/always_1 -4.029705 3.127774 2.379751 -1.334171 -0.068846 -0.314514 1.109858 1.123034 1.871434 -0.130662 5.054584 0.634238 -0.423054 0.252472 0.189824 -2.434301 -1.667463 0.629912 -1.189678 1.298910
wb_dma_ch_sel/always_38 -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_ch_sel/always_39 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/always_37 1.293810 2.397962 -1.515200 -2.755143 -0.489891 1.207394 5.783862 1.996300 1.311523 0.495520 -3.241983 0.573380 1.107929 -0.321916 -0.824470 0.599314 0.039339 0.265956 -0.377050 -5.174180
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.731242 3.684671 -1.712603 -3.687112 2.456986 3.950686 -0.579288 3.940042 1.023594 1.128273 2.069590 1.710339 5.050254 0.266862 0.232427 -1.603299 0.222446 1.205772 0.052045 -0.875844
wb_dma_ch_sel/assign_10_pri3 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_rf/inst_u21 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_rf/wire_ch3_adr0 -0.555181 -2.007599 -0.768195 0.470053 -0.603881 -0.170938 4.670198 -1.056790 0.822519 0.460761 2.268158 2.199590 0.916271 1.102127 0.696734 2.170907 -1.674405 1.499993 -0.260327 -3.517106
wb_dma_ch_rf/input_dma_busy 0.989978 2.835894 0.747968 0.868936 1.181414 -0.513982 3.492391 -0.944532 1.459301 2.191939 1.326407 -2.437574 -2.855151 0.199117 -2.030340 -2.721473 -2.551691 1.042185 0.531571 -2.931993
wb_dma_ch_sel/assign_134_req_p0 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma/wire_wb0m_data_o -1.603994 -1.462205 -0.458024 2.250004 -1.401577 -1.052340 1.961626 -1.611972 0.761578 1.814258 6.213669 0.378570 2.203156 1.324122 -2.640689 -2.339843 -3.169399 1.380821 1.799733 0.118895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_ch_rf/always_6/if_1 -1.836674 -0.925718 -2.986968 0.595976 -0.770280 0.637928 1.791342 1.434820 -0.076047 2.837586 -2.431489 4.018896 3.398166 -0.096999 -0.672886 3.168749 1.466082 -1.027772 0.996414 -0.635814
wb_dma -0.311630 1.516171 -1.128889 -0.816374 -0.525359 -0.242066 -0.439262 0.901392 -0.974218 -0.012698 -2.726160 -1.254473 1.171341 0.115986 -0.233558 -0.457785 1.392438 -0.511002 -1.241944 0.236609
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
assert_wb_dma_rf/input_wb_rf_adr -0.572035 1.264787 1.495936 0.115558 -0.437170 -2.252867 -1.525588 -2.550855 0.011759 -3.079326 3.800993 1.146763 -0.992413 -0.743840 1.970717 0.036676 -1.730808 1.418837 1.787148 -0.095294
wb_dma_ch_rf/always_6/if_1/if_1 -1.836674 -0.925718 -2.986968 0.595976 -0.770280 0.637928 1.791342 1.434820 -0.076047 2.837586 -2.431489 4.018896 3.398166 -0.096999 -0.672886 3.168749 1.466082 -1.027772 0.996414 -0.635814
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_arb/wire_gnt 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.842813 -0.214204 0.644427 2.894608 0.602964 -0.001369 -0.115822 -0.232536 1.130963 3.308468 2.247838 0.776290 -1.448542 -0.273278 1.026670 0.091347 -0.199188 -0.649517 1.510914 2.858748
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_rf/always_1/case_1/cond -4.029705 3.127774 2.379751 -1.334171 -0.068846 -0.314514 1.109858 1.123034 1.871434 -0.130662 5.054584 0.634238 -0.423054 0.252472 0.189824 -2.434301 -1.667463 0.629912 -1.189678 1.298910
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_wb_slv/assign_4/expr_1 -2.116728 -2.971366 -1.855555 3.659237 -2.091218 -3.058539 0.807055 -1.082874 0.699424 1.387868 5.309271 0.146490 -0.249786 1.577697 -1.940952 -0.930045 -2.898540 0.273494 1.104111 -0.025444
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.090339 -4.430846 1.166555 -1.326952 2.337434 2.139910 -1.489157 1.362897 1.465799 -0.655933 0.174618 0.170437 -1.355885 0.784274 0.334201 2.166468 0.822043 0.002499 1.072788 0.099117
wb_dma_de/always_3/if_1/stmt_1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_sel/assign_104_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_rf/always_9/stmt_1 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_wb_if/input_mast_adr -1.668403 -2.156843 -1.311935 3.335113 -0.847190 0.040247 -1.698315 0.294519 -0.805209 -0.392298 3.693900 -1.510381 2.196758 1.269474 -1.318249 0.432999 0.052406 1.507634 2.911236 -0.826694
assert_wb_dma_ch_arb/input_req -0.379484 1.303515 -1.997088 2.066277 1.162863 1.921296 -0.516634 3.201457 0.524949 0.016531 3.960575 -0.864428 0.357438 -1.095205 0.317765 -0.968393 -0.029185 0.974393 5.171294 -2.247216
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_wb_if/input_wbm_data_i 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_de/wire_tsz_cnt_is_0_d 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma/wire_dma_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel_checker/input_ch_sel_r 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_sel/assign_119_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_inc30r/input_in -2.399019 -1.156659 0.455635 0.230168 -1.792600 -0.197703 2.088567 -2.902861 0.423097 -1.124796 2.921178 3.636352 2.213423 1.489994 0.036627 5.337209 1.313254 3.878862 -0.145279 -2.691904
wb_dma_ch_pri_enc/inst_u15 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u14 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u17 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/wire_dma_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_pri_enc/inst_u11 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u10 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u13 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u12 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u19 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u18 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_110_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_rf/inst_u30 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.290123 -2.181877 0.059007 0.173311 -1.672631 0.393600 1.604624 -0.203634 1.323342 -1.104331 0.157296 1.554421 -1.460855 -0.639087 3.584767 3.779201 1.005047 -0.060541 2.933214 -0.516125
wb_dma/wire_pointer3 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_pri_enc/wire_pri6_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_rf/assign_6_csr_we 3.054739 2.327860 1.147063 -1.445648 -1.237519 -0.143521 2.066111 -0.357230 1.390650 -1.079986 -2.797479 0.153342 -3.745435 -2.334978 2.930696 0.450976 -0.284356 -1.124101 2.345688 -0.634006
wb_dma_de/assign_82_rd_ack 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_sel/assign_96_valid 2.949036 4.619514 -3.151232 1.835688 -1.879721 -0.171301 -1.461929 -1.938332 -0.560259 1.436471 -2.315779 -0.524665 -0.565839 -1.757054 3.831898 3.258719 2.692230 3.142359 4.381778 0.464872
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_de/reg_next_ch 1.035373 1.610057 -1.504066 -1.175697 3.247670 0.334968 0.144201 1.701622 0.722272 0.558801 -2.324690 1.678895 -1.593230 -1.681567 2.949182 2.030390 1.684550 0.787186 0.270361 -1.101763
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.874348 -2.127431 1.544690 0.212221 2.000657 1.464436 -2.560897 2.606276 1.789162 0.385137 0.509845 -3.425141 -1.781266 0.680937 -0.419687 -1.289245 0.038290 -0.980336 2.578668 1.586889
assert_wb_dma_ch_arb -0.379484 1.303515 -1.997088 2.066277 1.162863 1.921296 -0.516634 3.201457 0.524949 0.016531 3.960575 -0.864428 0.357438 -1.095205 0.317765 -0.968393 -0.029185 0.974393 5.171294 -2.247216
wb_dma/wire_csr 5.631672 0.366759 -1.054904 -1.047687 0.439616 3.679141 -0.230953 5.247435 1.528945 1.393408 -1.827179 -1.839144 3.242781 -0.029902 3.408589 -1.229636 -0.399983 0.188255 0.270108 1.403948
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_wb_if/input_mast_din 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_rf/reg_sw_pointer_r 1.078197 2.605886 -1.396203 -1.454119 2.853743 -1.960698 -2.467773 0.842330 -0.678716 -2.815667 -2.883595 1.053677 -2.419092 -2.781169 3.597216 1.477304 1.522551 0.866410 1.179114 -1.208964
wb_dma_ch_sel/assign_142_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_rf -0.322599 4.174110 -1.832011 -2.062936 -2.383322 0.582122 0.443105 -0.025239 -1.271820 -1.332928 -1.840436 -1.342504 1.813748 -0.763943 0.864653 0.399965 2.960575 1.393332 0.597747 -1.421634
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.407886 2.080020 0.760485 -0.185765 1.777554 1.295364 2.318545 0.003628 1.337774 1.842470 4.239605 -0.252783 -0.221787 1.344726 0.399605 -0.923204 -1.673915 2.833842 -2.282411 -1.435513
wb_dma_de/reg_chunk_cnt 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.731242 3.684671 -1.712603 -3.687112 2.456986 3.950686 -0.579288 3.940042 1.023594 1.128273 2.069590 1.710339 5.050254 0.266862 0.232427 -1.603299 0.222446 1.205772 0.052045 -0.875844
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.162337 4.095580 -1.498431 -3.235347 2.375190 3.510358 -2.698830 3.564407 0.342336 0.703195 1.493864 0.973421 5.009407 0.459738 -1.661844 -1.483755 0.819792 1.652486 1.184614 -1.092380
wb_dma/input_wb0m_data_i 0.439358 -0.592590 1.059891 1.161610 -6.600674 -0.331275 -1.192961 -0.884189 0.776962 -0.826650 -0.136310 -0.755908 1.731690 -0.986937 2.931441 0.371934 0.968616 -2.767489 6.233365 5.376205
wb_dma_de/always_15/stmt_1 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma/wire_ch7_csr 1.411338 0.317664 -1.954185 -1.612302 0.145318 2.317213 -0.699865 2.866375 -0.343439 -0.542657 -2.655012 -1.013136 1.814472 0.108880 1.185380 1.916755 3.403786 0.749756 0.200870 -0.877556
wb_dma/input_wb0_ack_i 1.887330 -4.465254 -0.827036 -2.106716 0.953509 1.215427 -1.468286 0.083436 0.957206 1.107249 -3.147020 2.324604 -0.704057 0.694627 2.375628 4.039710 2.111746 -2.184231 1.171043 2.897283
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.478797 -0.271951 -2.464512 2.929205 -1.798935 -0.061166 -1.116034 1.719602 -0.898768 -1.340570 2.268360 -1.741103 1.464550 -0.388024 -0.038476 0.196707 0.998739 0.397280 4.851406 -1.479365
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.606815 0.988540 -0.656096 2.109040 -0.280667 1.126370 -1.294384 2.800489 0.972513 -0.223315 3.800608 -1.130235 0.295224 -1.416621 1.741992 -2.285488 -1.158120 -0.700588 5.101266 0.836577
wb_dma_ch_sel/assign_125_de_start -1.912509 3.777959 -1.311051 0.619594 3.355288 0.283643 -2.113924 2.685902 0.000865 1.192779 -1.218906 0.885220 -2.344845 -2.868587 0.936430 -0.057818 2.792897 -0.522516 1.960373 0.435072
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_sel/input_dma_busy 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_inc30r -0.562951 -1.487824 -1.959103 1.365667 0.287486 1.218238 0.884898 -0.546383 -0.381275 1.078276 3.675286 0.788603 4.756364 2.690296 -0.864947 2.061538 -0.379937 4.032951 -0.663368 -2.973115
wb_dma_ch_sel/always_45/case_1 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/assign_117_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma/wire_ch3_adr0 -0.555181 -2.007599 -0.768195 0.470053 -0.603881 -0.170938 4.670198 -1.056790 0.822519 0.460761 2.268158 2.199590 0.916271 1.102127 0.696734 2.170907 -1.674405 1.499993 -0.260327 -3.517106
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_de/always_6/if_1/if_1/cond -0.194601 -0.368395 -0.573255 1.206913 4.192779 1.592251 -1.850205 3.360957 1.080583 2.243818 1.751864 -4.360073 -0.983188 1.396658 -0.958154 -1.975789 0.395537 0.742474 0.991717 -0.041734
wb_dma/wire_mast1_pt_out -0.491170 -2.589859 0.902650 2.481701 0.957702 -1.344512 -0.957448 -0.801245 0.555105 0.302609 2.558144 0.676559 -2.863480 -0.544842 -1.047918 -0.771442 -2.070429 -0.933371 0.842824 0.779375
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_sel/always_48 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_sel/always_43 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_ch_sel/always_42 5.631672 0.366759 -1.054904 -1.047687 0.439616 3.679141 -0.230953 5.247435 1.528945 1.393408 -1.827179 -1.839144 3.242781 -0.029902 3.408589 -1.229636 -0.399983 0.188255 0.270108 1.403948
wb_dma_ch_sel/always_40 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_sel/always_47 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_ch_sel/always_46 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_sel/always_45 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_ch_sel/always_44 -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/input_ndnr 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_de/always_4/if_1/stmt_1 1.540158 1.088902 0.776950 -0.647459 2.126970 2.866102 -0.262668 2.548411 1.873285 0.102031 0.601445 -1.503102 -3.012416 -0.677802 -0.028506 0.565970 1.540109 0.638063 3.787659 -1.931829
wb_dma_wb_if/wire_wb_addr_o -1.668403 -2.156843 -1.311935 3.335113 -0.847190 0.040247 -1.698315 0.294519 -0.805209 -0.392298 3.693900 -1.510381 2.196758 1.269474 -1.318249 0.432999 0.052406 1.507634 2.911236 -0.826694
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_sel/assign_111_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_wb_slv/assign_2_pt_sel 1.827476 -4.350809 -2.938570 1.347951 2.885486 -0.506486 -1.088050 3.673157 0.129759 1.070820 1.984549 1.350708 4.124425 -1.179811 -2.578059 -4.500382 -4.003069 -1.509477 0.618921 1.138586
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.174643 1.267704 -1.390093 0.372225 2.872634 -0.383138 -1.554315 1.864329 0.437469 -0.130531 -0.860701 -3.030078 -2.372840 0.506570 1.989752 2.593386 3.596601 2.324308 1.813227 -1.999613
wb_dma_ch_sel/assign_144_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_de/input_pointer 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.227423 -5.718072 -0.548110 0.255711 -0.217609 0.532859 -0.927815 1.580636 0.846638 -1.687038 0.174100 -0.199271 -0.346656 0.577392 3.719734 3.497655 1.890072 -0.757481 1.420809 1.232365
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.769763 -1.770715 1.012557 0.203372 -1.492026 -0.369078 2.356665 -1.338154 1.967310 0.948674 -1.803829 0.772907 -2.610284 0.099611 3.593549 3.722813 0.305946 -0.313777 1.834321 0.606290
wb_dma_ch_rf/input_wb_rf_adr 4.988966 3.129697 0.775335 3.657098 -0.224515 0.484007 -2.653763 -3.307491 -1.651303 0.083064 -0.142648 0.287499 2.513289 0.080226 0.959018 0.805422 -0.582660 -1.237519 2.385567 -1.386379
wb_dma_ch_sel/input_pointer0 1.105902 -1.970576 1.639417 -2.390386 1.332722 2.526742 0.175706 -0.294435 1.372226 -1.140762 0.493470 2.433159 -0.870402 0.336267 -2.651535 2.997895 0.567184 1.355031 2.221184 -3.230792
wb_dma_ch_sel/input_pointer1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma_ch_sel/input_pointer2 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_sel/input_pointer3 2.193514 -2.292418 2.248866 -1.189507 0.025031 0.562633 2.332633 -1.889073 2.217519 0.789807 -1.235592 1.834686 -2.844051 0.493600 1.530025 3.478294 -0.454909 0.330251 0.637694 -0.397254
wb_dma_de/reg_chunk_0 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_sel/reg_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma/assign_2_dma_req 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.793957 -0.856463 0.704279 -2.284119 0.023377 1.391292 1.124763 -0.723709 -0.291445 -3.350401 1.116508 5.017378 0.036258 -1.950666 -1.654955 1.491567 -0.444170 0.408576 0.610453 -3.465917
wb_dma_ch_rf/wire_ch_csr -0.382791 3.030260 -3.651195 -0.090125 -1.006200 1.111539 1.617549 3.358318 -0.267236 1.910015 -2.706176 -1.779887 2.518929 -0.109231 -0.657716 -0.255921 2.544238 0.111569 1.301036 -1.666125
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.095231 -1.453731 0.567565 2.209478 -1.918486 -1.118570 -0.566860 -2.175596 0.805291 -0.521398 3.894076 1.275828 2.972561 1.474562 2.710892 3.090826 -0.728711 3.425010 1.162248 1.189029
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_sel/assign_118_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_ch_rf/input_de_adr1_we -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_wb_mast/input_mast_din 1.174783 -3.295100 0.034642 -0.572586 1.918312 1.236743 -2.599845 1.515471 1.804502 1.946695 1.887523 -0.411680 2.100191 2.272771 0.759925 0.149121 -0.969716 -0.092181 1.431938 2.781204
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.907415 -1.050554 -2.586318 -3.797973 -2.810768 -2.901159 0.839414 -1.437543 -0.081770 -3.132816 -2.718960 -1.609978 3.337435 1.781365 0.861247 2.212323 -0.172880 1.096463 3.722223 -3.295908
wb_dma_de/always_2/if_1/stmt_1 -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma_de/assign_65_done/expr_1 1.629100 0.054779 0.172239 -1.039217 3.792600 1.855021 -1.881544 2.673971 1.013848 0.251078 -0.786207 0.808726 -2.058707 -1.673922 -0.287463 -0.367075 0.551427 -0.723286 1.818529 -0.176623
wb_dma_ch_sel/reg_de_start_r -0.408699 3.157328 -2.070092 -0.267155 2.990324 0.260257 -1.891060 2.417636 -0.190015 -0.521883 -1.187444 -0.242729 -2.119698 -2.191835 2.013375 1.032192 3.196490 0.841962 2.118780 -1.319341
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/input_dma_rest 1.263336 -2.310523 1.264614 0.215863 0.722943 0.019062 2.619651 -2.243113 2.251524 3.383039 0.099676 1.991143 -0.559156 1.329104 0.735324 2.650259 -1.539655 1.370227 -0.330998 0.495850
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.442613 -1.013237 2.899724 -2.136804 1.001644 1.429223 1.547689 -2.279323 2.346504 1.535981 -1.543720 2.215468 -2.355452 1.043910 -2.506696 3.397219 -0.413589 1.205418 1.461565 -2.016782
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_de/wire_de_csr 2.476502 -3.997296 1.265537 -1.515531 1.478600 1.513641 0.624863 -0.090970 1.926370 0.866708 -1.295084 0.433550 -1.394638 1.202930 1.141443 3.170033 0.602483 0.502367 0.133730 0.212985
wb_dma_ch_sel/reg_ndnr 1.232958 -3.013659 -0.539096 -1.942013 2.167227 3.304667 -1.417506 2.771031 0.687406 -1.312076 -0.135990 -0.119783 0.727698 0.963014 -2.196919 2.375361 1.763247 1.018022 2.750958 -3.183735
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_sel/reg_txsz 1.101504 0.248862 0.207515 -1.974920 3.287833 2.556377 -1.364698 2.515254 0.488789 -0.622786 -0.606422 0.693672 -0.879514 -0.998879 -2.806576 -0.386957 0.769043 0.008038 1.394194 -2.279533
wb_dma_rf/always_1/case_1/stmt_10 0.688161 -0.621091 1.700517 -0.246635 -1.224266 -0.680696 -2.073646 -2.406554 -0.088378 -3.036724 3.638277 -0.003583 -0.979168 -0.342366 0.565167 -0.569464 -1.540780 0.215830 2.875263 0.401798
wb_dma_ch_pri_enc/inst_u28 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u29 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_de_adr1 -0.509203 -1.334675 1.012837 -0.253729 1.273959 1.089382 -0.113151 -0.688592 0.568239 0.255309 2.205888 0.879053 0.339998 1.102290 -3.407290 0.440828 -0.900659 1.435233 0.632394 -1.973995
wb_dma_ch_arb/always_2/block_1/case_1 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_de/always_18/stmt_1/expr_1 -1.733275 -3.487865 0.163663 2.410765 -0.986942 0.350615 -2.704030 -2.489113 -0.385261 0.985704 2.193970 -1.413634 -1.379816 1.590940 -1.391015 2.671763 2.780126 0.682110 2.662355 2.147050
wb_dma_ch_arb/always_1/if_1 0.481324 -1.472192 -2.036061 -1.885255 -0.452719 0.706920 -0.206378 1.819412 -0.789963 -3.019244 -2.602994 2.957242 3.086291 -0.750907 -0.880883 3.254341 1.363982 0.517520 2.235706 -3.840946
wb_dma_ch_pri_enc/inst_u20 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u21 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u22 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u23 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u24 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u25 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u26 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_pri_enc/inst_u27 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/wire_dma_busy 1.470983 2.093200 1.837249 -1.036834 0.711214 -0.439405 5.239992 -1.000617 2.298460 1.382135 -0.616068 -1.247912 -5.087941 -0.778669 -2.450514 -2.072854 -2.152811 -0.826867 0.915908 -3.554302
wb_dma_ch_sel/reg_ack_o 2.248413 -4.397759 0.253370 -0.410682 -0.090934 0.360847 0.988814 0.253758 1.922283 0.585246 -1.981916 0.253616 -1.095854 0.812983 3.470699 4.187653 1.085157 -0.179092 1.332614 0.909846
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_rf/reg_csr_r 0.934305 2.703180 1.052661 -0.234813 -0.886841 -0.221861 1.629126 -0.400334 1.309598 0.661394 -2.684317 1.879731 -4.053023 -2.974810 3.827805 1.331756 0.861737 -1.732609 2.238790 1.422393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.264581 2.024621 -2.432159 2.383057 -1.034391 1.094312 2.300686 2.582352 0.931856 0.428301 3.084133 -1.248145 0.128702 -0.925048 3.348852 0.241159 0.360520 0.918657 4.408371 -2.126672
assert_wb_dma_ch_sel 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.959176 2.142090 -1.971668 -0.720466 2.171760 -0.265242 -1.087180 2.115147 -0.016189 -0.824731 -3.592165 0.320451 -2.422609 -2.373238 2.842953 2.151031 2.925446 0.158162 2.160361 -1.358775
wb_dma_ch_sel/inst_ch2 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_ch_sel/assign_122_valid 1.092803 1.663850 -0.678602 0.033418 0.316329 2.070231 1.390218 2.641414 1.576048 0.265176 0.072156 -1.853534 -1.904951 -0.570810 2.071418 1.283720 1.985384 0.662975 3.544174 -2.062237
wb_dma_rf/wire_dma_abort 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_de/assign_67_dma_done_all/expr_1 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
wb_dma_de/always_4/if_1/cond 1.168143 2.291859 0.159025 -0.220651 2.931929 1.651727 -0.706021 2.243776 1.190398 0.339811 0.404103 1.140855 -2.779828 -2.642973 0.120645 -0.823056 0.194368 -0.371283 3.185530 -0.997572
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.625722 -0.638333 -1.295893 1.023051 3.163843 0.436748 -2.435502 0.428247 0.051903 1.239989 3.561360 1.027615 3.615116 1.567498 -2.628347 0.280502 -0.967387 3.535694 0.667582 -1.385806
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.618933 -0.160287 -3.446482 -3.678771 -2.305155 -2.410822 0.155391 -1.521948 -1.221841 -3.650465 -2.652597 1.739095 3.110960 -0.645586 1.341754 1.839055 0.111927 0.754026 2.427960 -2.578816
assert_wb_dma_ch_arb/input_advance -0.379484 1.303515 -1.997088 2.066277 1.162863 1.921296 -0.516634 3.201457 0.524949 0.016531 3.960575 -0.864428 0.357438 -1.095205 0.317765 -0.968393 -0.029185 0.974393 5.171294 -2.247216
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.220959 -0.450252 -0.666400 2.165715 -2.338828 -0.654268 2.283313 -0.401801 0.801780 -0.157437 1.910708 0.007337 -0.822547 -0.389136 3.286263 1.742937 -0.057063 0.291057 2.726046 -0.527723
wb_dma_ch_rf/reg_ch_tot_sz_r 0.364469 -0.360232 0.192053 -0.726249 3.682140 2.860756 -0.755253 2.890877 0.948591 1.173900 0.547128 -3.264853 -0.919224 1.573536 -3.646422 -0.988647 0.776139 1.144319 0.732459 -2.688462
wb_dma_ch_rf/wire_ch_adr0 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_ch_rf/wire_ch_adr1 -1.429983 0.727613 2.830248 -0.611868 -1.249820 0.242280 -3.650667 -2.254736 -0.303566 -2.914525 2.782802 0.468661 -0.358640 0.063508 -3.876887 0.277406 0.156229 0.613554 3.806816 -0.641510
wb_dma/wire_ch0_adr0 0.984961 -0.507893 -0.720467 1.795022 -4.067843 0.448247 2.003077 -0.521867 1.429661 0.676354 2.766726 -0.178284 2.238466 0.822460 5.688692 2.416759 0.242875 1.078958 2.702162 1.810183
wb_dma/wire_ch0_adr1 -1.857814 -0.768404 0.140575 2.811074 -1.049766 -0.761901 -1.773312 -1.183488 -0.617906 -0.907147 3.144335 -1.139139 -0.968587 0.037421 -1.240013 0.303871 0.476258 0.766642 3.269018 -0.238115
wb_dma_ch_pri_enc/wire_pri24_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma/input_dma_rest_i 1.263336 -2.310523 1.264614 0.215863 0.722943 0.019062 2.619651 -2.243113 2.251524 3.383039 0.099676 1.991143 -0.559156 1.329104 0.735324 2.650259 -1.539655 1.370227 -0.330998 0.495850
wb_dma_inc30r/assign_1_out 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_sel/assign_133_req_p0 0.094990 0.469322 -0.413562 0.164265 -2.651630 1.461381 -0.147275 1.749001 -0.981116 -3.647070 -0.722353 -2.776198 -0.835632 -0.799116 -2.569863 0.396834 2.484186 -0.149755 4.280791 -3.778610
wb_dma_ch_rf/always_23 -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_inc30r/reg_out_r -2.630790 1.147441 1.655937 1.490905 0.163403 0.689887 -1.969764 -0.817049 0.882230 -0.541958 5.575240 0.444732 3.738694 1.683023 -1.636639 1.255270 -0.140756 5.492019 -0.512913 0.170781
wb_dma/wire_pointer2 1.457083 -2.243721 1.840229 -0.430538 -1.499236 0.065935 -0.094411 -1.426808 1.276310 -1.179633 1.167565 2.026952 -0.915682 -0.313534 2.676241 2.049811 -0.403478 -0.444200 1.491823 1.836741
wb_dma_ch_rf/always_20 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma/wire_pointer0 1.105902 -1.970576 1.639417 -2.390386 1.332722 2.526742 0.175706 -0.294435 1.372226 -1.140762 0.493470 2.433159 -0.870402 0.336267 -2.651535 2.997895 0.567184 1.355031 2.221184 -3.230792
wb_dma/wire_pointer1 1.916409 -2.572583 1.024172 -0.984061 1.036901 1.852529 0.536371 0.556171 1.778320 -0.934602 0.620137 1.716805 -2.062576 -0.421860 1.055521 2.966467 0.510593 0.426520 2.822284 -1.563371
wb_dma/wire_mast0_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_rf/always_26 1.078197 2.605886 -1.396203 -1.454119 2.853743 -1.960698 -2.467773 0.842330 -0.678716 -2.815667 -2.883595 1.053677 -2.419092 -2.781169 3.597216 1.477304 1.522551 0.866410 1.179114 -1.208964
wb_dma_de/always_23/block_1/case_1/block_5 0.792417 2.625162 -0.490016 -5.792293 3.497817 3.389242 1.480265 2.331736 2.136094 2.455244 0.371290 1.647624 0.789905 1.155722 1.199824 -0.613993 0.286325 -0.532480 -1.525601 -0.480286
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/wire_ch_am0_we 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma_ch_rf/always_25 -2.179458 1.875420 -0.044880 0.730834 2.753371 -2.385962 -1.105917 -1.779262 0.104321 -0.369725 3.278063 0.963686 -0.344302 0.400963 1.315867 0.923715 -0.845251 3.609885 -0.435629 -1.294230
wb_dma/wire_dma_rest 1.263336 -2.310523 1.264614 0.215863 0.722943 0.019062 2.619651 -2.243113 2.251524 3.383039 0.099676 1.991143 -0.559156 1.329104 0.735324 2.650259 -1.539655 1.370227 -0.330998 0.495850
wb_dma_wb_mast/input_mast_adr -1.668403 -2.156843 -1.311935 3.335113 -0.847190 0.040247 -1.698315 0.294519 -0.805209 -0.392298 3.693900 -1.510381 2.196758 1.269474 -1.318249 0.432999 0.052406 1.507634 2.911236 -0.826694
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.767535 -2.776927 0.878957 -2.039807 -1.052851 1.736589 2.519199 -0.683722 0.718423 -3.113397 1.432013 2.803808 -0.653753 -0.225099 1.769067 3.414559 0.487796 1.062958 0.391253 -2.871389
wb_dma_ch_sel/always_44/case_1 -1.424007 -1.100768 0.834776 0.376084 -4.926373 -0.606216 4.410092 -1.202912 1.016583 -1.949147 1.611288 1.127880 0.589174 0.477729 2.103788 2.966409 0.220519 0.424956 1.159514 -1.276778
wb_dma/wire_ch0_am0 0.977474 0.461677 -0.685235 1.860326 -0.452098 1.883649 0.680610 0.075838 1.273907 3.167259 4.212077 -0.834708 1.792146 1.308652 2.528440 -0.337795 -0.745812 1.375977 1.520556 1.468872
wb_dma/wire_ch0_am1 -1.971977 0.440090 -1.147226 1.515142 2.900083 -0.712148 -0.301103 -0.729476 0.360703 1.754066 2.545160 1.092928 0.153505 0.662745 0.773600 1.820889 0.376484 3.176826 -0.153989 -1.084390
wb_dma_ch_rf/always_19/if_1 0.404312 1.344153 1.654685 0.810591 2.288530 0.961903 -0.198388 0.336940 1.376675 1.720546 2.410264 -2.288156 -2.540791 0.462404 -0.333901 -1.810123 -0.625436 0.958312 0.059015 0.382338
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.283573 0.956110 -0.377849 0.612895 -3.755571 0.626825 4.701308 -0.855547 1.133232 0.433341 2.538601 -0.345916 1.069130 1.132059 4.079648 1.887286 -0.044590 1.576262 0.289823 -1.186973
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 5.298122 4.927914 -0.344034 -2.042017 -3.114175 5.310462 -1.905755 -2.048539 0.169728 3.598069 -0.640739 1.263807 0.084400 0.251453 -0.696472 1.326484 1.847057 0.400703 3.955645 1.751543
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.009325 -4.438831 -0.114528 1.561926 -1.118941 0.861892 -0.560200 -2.649371 0.562136 2.342382 2.090312 0.125151 -0.749131 1.905004 -0.205500 3.247782 2.040754 0.192085 1.477984 2.699014
wb_dma_de/always_3/if_1 -2.922080 -0.490473 -0.894860 1.961204 1.978901 -0.700662 -3.285905 -0.804654 -0.848081 0.218645 3.180735 0.374841 2.125840 1.147915 -3.386277 0.807351 0.228053 3.069417 1.765285 -1.382558
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_16_ch_adr1_we -2.080293 -0.838933 1.211174 1.025038 -0.256718 -0.104924 -2.260535 -1.898746 -0.630215 -1.273428 2.053409 -0.287943 -1.210958 0.384899 -4.396440 0.887680 0.893733 1.070046 2.981127 -1.567273
wb_dma_wb_if/wire_wbm_data_o -1.603994 -1.462205 -0.458024 2.250004 -1.401577 -1.052340 1.961626 -1.611972 0.761578 1.814258 6.213669 0.378570 2.203156 1.324122 -2.640689 -2.339843 -3.169399 1.380821 1.799733 0.118895
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.252935 0.002541 -1.559645 0.970181 1.995736 2.593854 -0.551729 3.286160 0.797299 -0.490915 2.665084 -0.499543 -0.528136 -0.856248 -0.695201 0.542678 0.844206 1.198960 5.293012 -3.500312
wb_dma_ch_sel/always_48/case_1/stmt_1 0.410811 -2.597357 -1.552730 -1.617247 -0.432843 0.869238 0.164516 2.135402 0.009191 -2.305166 -2.602859 0.116905 3.268626 1.645434 -1.470316 4.043784 1.505537 1.693319 2.539027 -4.778521
wb_dma_ch_sel/always_48/case_1/stmt_2 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
assert_wb_dma_ch_arb/input_grant0 -0.379484 1.303515 -1.997088 2.066277 1.162863 1.921296 -0.516634 3.201457 0.524949 0.016531 3.960575 -0.864428 0.357438 -1.095205 0.317765 -0.968393 -0.029185 0.974393 5.171294 -2.247216
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_pri_enc/wire_pri18_out 1.745500 -0.975397 1.089163 -0.913317 2.332263 0.974029 -0.034585 0.243813 1.325300 -0.395635 0.357328 3.805161 -2.404478 -2.184021 0.640728 1.018348 -0.909772 -0.571506 1.745551 -0.469837
wb_dma_ch_sel/assign_156_req_p0 -0.017118 1.608220 -1.036863 0.934263 -0.872192 1.009477 -0.317228 2.035090 0.435676 -0.889818 -0.088457 -2.367632 -1.929193 -0.965617 1.378376 1.275128 2.807709 0.206722 4.715868 -1.524476
wb_dma_ch_rf/reg_ch_err 1.081916 0.307767 -1.458311 -0.344813 0.031122 0.984914 0.575483 1.647986 0.483996 -1.373466 -0.384470 2.951257 -0.539542 -2.562742 2.157871 2.090012 0.931460 -0.379722 3.781432 -1.777631
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.075161 -1.740014 0.528991 -0.049411 2.563463 2.188736 0.552070 1.211182 1.608693 -0.092068 2.065908 0.789091 -2.219418 -0.258211 -0.689762 1.567199 -0.018405 1.169386 2.918237 -2.890292
wb_dma_wb_slv/input_wb_addr_i 1.454381 2.757415 -1.634457 1.753781 -4.520145 -3.160413 -0.432778 1.584592 0.417596 -1.259008 0.904746 3.873855 2.245811 -3.987468 4.231182 -2.540482 -3.543099 -2.899178 2.107270 3.082844
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.627061 0.013682 0.769237 0.575395 2.264249 0.024515 -0.447017 -0.474235 0.637391 0.650114 2.327799 3.250245 -1.071618 -1.837033 0.032209 -1.291765 -2.408273 -0.294332 0.496717 0.733508
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.723518 -1.254431 0.524322 -0.879939 2.822208 2.664793 -1.453812 2.887694 1.523093 0.484751 -0.346493 -2.452447 -1.869272 0.691232 -0.187503 0.586851 1.617296 0.293676 1.898707 -0.547267
