# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Question1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/Vector_multiplier_sum_code.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Vector_multiplier_sum_code
# -- Compiling architecture bdf_type of Vector_multiplier_sum_code
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/RAM256x4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM256x4
# -- Compiling architecture SYN of ram256x4
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/Reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture RTL of Reg
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/Multiplier.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture RTL of Multiplier
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/Declare.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Declarations
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Adder
# -- Compiling architecture DataFlow of Adder
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/MainControlUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MainControlUnit
# -- Compiling architecture RTL of MainControlUnit
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/CtrlLogic.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package Declarations
# -- Compiling entity CtrlLogic
# -- Compiling architecture DataFlow of CtrlLogic
# 
# vcom -2008 -work work {C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise8/Question1/simulation/modelsim/VMS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VMS_tb
# -- Compiling architecture VMS_tb_arch of VMS_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  VMS_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps VMS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vms_tb(vms_tb_arch)
# Loading work.vector_multiplier_sum_code(bdf_type)
# Loading work.maincontrolunit(rtl)
# Loading work.adder(dataflow)
# Loading work.reg(rtl)
# Loading work.multiplier(rtl)
# Loading work.declarations
# Loading work.ctrllogic(dataflow)
# Loading work.ram256x4(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vms_tb/DUT/b2v_inst4/U_Ad
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vms_tb/DUT/b2v_inst4/U_Ad
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vms_tb/DUT/b2v_inst1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vms_tb/DUT/b2v_inst1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /vms_tb/DUT/b2v_inst1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /vms_tb/DUT/b2v_inst1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /vms_tb/DUT/b2v_inst1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2500 ps  Iteration: 1  Instance: /vms_tb/DUT/b2v_inst4/U_Ctl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7500 ps  Iteration: 1  Instance: /vms_tb/DUT/b2v_inst4/U_Ctl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7500 ps  Iteration: 3  Instance: /vms_tb/DUT/b2v_inst4/U_Ad
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7500 ps  Iteration: 3  Instance: /vms_tb/DUT/b2v_inst4/U_Ad
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7500 ps  Iteration: 4  Instance: /vms_tb/DUT/b2v_inst4/U_Ad
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7500 ps  Iteration: 4  Instance: /vms_tb/DUT/b2v_inst1
