[14:37:15.331] <TB1>     INFO: *** Welcome to pxar ***
[14:37:15.331] <TB1>     INFO: *** Today: 2016/04/12
[14:37:15.338] <TB1>     INFO: *** Version: b2a7-dirty
[14:37:15.338] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:37:15.338] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:15.339] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//defaultMaskFile.dat
[14:37:15.339] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C15.dat
[14:37:15.416] <TB1>     INFO:         clk: 4
[14:37:15.416] <TB1>     INFO:         ctr: 4
[14:37:15.416] <TB1>     INFO:         sda: 19
[14:37:15.416] <TB1>     INFO:         tin: 9
[14:37:15.416] <TB1>     INFO:         level: 15
[14:37:15.416] <TB1>     INFO:         triggerdelay: 0
[14:37:15.416] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:37:15.416] <TB1>     INFO: Log level: DEBUG
[14:37:15.426] <TB1>     INFO: Found DTB DTB_WRECOM
[14:37:15.435] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:37:15.438] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:37:15.441] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:37:16.000] <TB1>     INFO: DUT info: 
[14:37:16.000] <TB1>     INFO: The DUT currently contains the following objects:
[14:37:16.000] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:37:16.000] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:37:16.000] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:37:16.000] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:37:16.000] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.000] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.000] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.000] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.000] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:37:16.001] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:16.002] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:37:16.003] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:16.004] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:17.006] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 35065856
[14:37:17.006] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x187ff90
[14:37:17.006] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x17f6770
[14:37:17.006] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff649d94010
[14:37:17.006] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff64ffff510
[14:37:17.006] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 35131392 fPxarMemory = 0x7ff649d94010
[14:37:17.007] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 382.7mA
[14:37:17.008] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[14:37:17.008] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[14:37:17.008] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:37:17.409] <TB1>     INFO: enter 'restricted' command line mode
[14:37:17.409] <TB1>     INFO: enter test to run
[14:37:17.409] <TB1>     INFO:   test: FPIXTest no parameter change
[14:37:17.409] <TB1>     INFO:   running: fpixtest
[14:37:17.409] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:37:17.412] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:37:17.412] <TB1>     INFO: ######################################################################
[14:37:17.412] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:37:17.412] <TB1>     INFO: ######################################################################
[14:37:17.415] <TB1>     INFO: ######################################################################
[14:37:17.415] <TB1>     INFO: PixTestPretest::doTest()
[14:37:17.415] <TB1>     INFO: ######################################################################
[14:37:17.418] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:17.418] <TB1>     INFO:    PixTestPretest::programROC() 
[14:37:17.418] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:35.434] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:37:35.434] <TB1>     INFO: IA differences per ROC:  18.5 18.5 20.9 20.1 18.5 19.3 20.1 19.3 19.3 18.5 20.9 19.3 18.5 20.1 19.3 16.1
[14:37:35.500] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:35.500] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:37:35.500] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:35.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[14:37:35.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1688 mA
[14:37:35.806] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7687 mA
[14:37:35.907] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 23.1688 mA
[14:37:36.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 24.7687 mA
[14:37:36.108] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 23.9688 mA
[14:37:36.210] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9688 mA
[14:37:36.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.5688 mA
[14:37:36.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  70 Ia 23.9688 mA
[14:37:36.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.5688 mA
[14:37:36.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  70 Ia 23.9688 mA
[14:37:36.715] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[14:37:36.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7687 mA
[14:37:36.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 23.9688 mA
[14:37:37.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9688 mA
[14:37:37.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[14:37:37.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[14:37:37.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[14:37:37.422] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[14:37:37.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[14:37:37.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[14:37:37.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.1688 mA
[14:37:37.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  84 Ia 24.7687 mA
[14:37:37.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 23.9688 mA
[14:37:38.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.5688 mA
[14:37:38.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  70 Ia 23.9688 mA
[14:37:38.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[14:37:38.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1688 mA
[14:37:38.436] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7687 mA
[14:37:38.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 23.9688 mA
[14:37:38.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[14:37:38.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[14:37:38.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[14:37:38.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.5687 mA
[14:37:39.044] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  93 Ia 23.9688 mA
[14:37:39.070] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  70
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  70
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[14:37:39.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[14:37:39.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  70
[14:37:39.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[14:37:39.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[14:37:39.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  74
[14:37:39.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[14:37:39.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  93
[14:37:40.901] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[14:37:40.901] <TB1>     INFO: i(loss) [mA/ROC]:     19.2  18.4  19.2  18.4  18.4  19.2  19.2  18.4  18.4  19.2  19.2  19.2  18.4  19.2  18.4  19.2
[14:37:40.939] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:40.939] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:37:40.939] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:41.075] <TB1>     INFO: Expecting 231680 events.
[14:37:49.161] <TB1>     INFO: 231680 events read in total (7369ms).
[14:37:49.317] <TB1>     INFO: Test took 8375ms.
[14:37:49.518] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:37:49.521] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:37:49.525] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 61
[14:37:49.529] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 103 and Delta(CalDel) = 58
[14:37:49.532] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 59
[14:37:49.537] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 85 and Delta(CalDel) = 61
[14:37:49.541] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 115 and Delta(CalDel) = 60
[14:37:49.545] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 61
[14:37:49.548] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 59
[14:37:49.552] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 62
[14:37:49.555] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 54
[14:37:49.559] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:37:49.563] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 61
[14:37:49.567] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 74 and Delta(CalDel) = 62
[14:37:49.570] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 99 and Delta(CalDel) = 61
[14:37:49.574] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:37:49.615] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:37:49.649] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:49.649] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:37:49.649] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:49.785] <TB1>     INFO: Expecting 231680 events.
[14:37:57.859] <TB1>     INFO: 231680 events read in total (7359ms).
[14:37:57.864] <TB1>     INFO: Test took 8211ms.
[14:37:57.888] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[14:37:58.203] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[14:37:58.207] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[14:37:58.210] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[14:37:58.214] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[14:37:58.217] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[14:37:58.221] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29
[14:37:58.225] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 31
[14:37:58.228] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:37:58.232] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[14:37:58.236] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 27.5
[14:37:58.239] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[14:37:58.243] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:37:58.247] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:37:58.251] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[14:37:58.254] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29.5
[14:37:58.291] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:37:58.291] <TB1>     INFO: CalDel:      133   131   146   124   126   133   129   124   128   137   117   125   135   144   126   116
[14:37:58.291] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    53    51    51    51    51    51    51    52    51
[14:37:58.306] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C1.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C2.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C3.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C4.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C5.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C6.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C7.dat
[14:37:58.307] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C8.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C9.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C10.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C11.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C12.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C13.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C14.dat
[14:37:58.308] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:37:58.308] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:37:58.308] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:58.308] <TB1>     INFO: PixTestPretest::doTest() done, duration: 40 seconds
[14:37:58.308] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:37:58.393] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:37:58.393] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:37:58.393] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:37:58.393] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:37:58.396] <TB1>     INFO: ######################################################################
[14:37:58.396] <TB1>     INFO: PixTestTiming::doTest()
[14:37:58.396] <TB1>     INFO: ######################################################################
[14:37:58.396] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:58.396] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:37:58.396] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:58.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:38:00.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:38:02.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:38:04.838] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:38:07.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:38:09.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:38:11.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:38:13.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:38:16.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:38:18.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:38:20.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:38:22.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:38:25.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:38:27.549] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:38:29.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:38:32.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:38:34.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:38:36.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:38:37.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:38:39.174] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:38:40.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:38:42.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:38:43.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:38:56.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:38:58.334] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:38:59.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:39:01.377] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:39:02.899] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:39:04.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:39:05.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:39:07.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:39:16.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:39:17.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:39:19.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:39:20.778] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:39:22.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:39:23.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:39:25.342] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:39:26.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:39:28.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:39:29.903] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:39:32.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:39:33.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:39:35.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:39:36.735] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:39:38.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:39:40.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:39:42.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:39:43.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:39:45.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:39:48.113] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:39:50.386] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:39:52.659] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:39:54.933] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:39:57.206] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:39:58.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:40:00.998] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:40:03.272] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:40:05.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:40:07.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:40:10.091] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:40:12.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:40:14.637] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:40:16.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:40:18.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:40:21.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:40:23.352] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:40:25.625] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:40:27.898] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:40:30.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:40:32.445] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:40:35.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:40:37.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:40:39.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:40:42.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:40:44.278] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:40:46.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:40:48.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:40:51.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:40:53.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:40:55.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:41:01.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:41:07.436] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:41:13.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:41:18.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:41:23.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:41:29.306] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:41:33.735] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:41:38.639] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:41:42.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:41:47.968] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:41:53.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:41:59.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:42:05.770] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:42:11.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:42:14.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:42:20.854] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:42:22.377] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:42:23.899] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:42:25.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:42:26.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:42:28.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:42:29.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:42:31.879] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:42:33.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:42:35.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:42:37.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:42:49.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:42:51.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:42:52.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:43:05.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:43:06.573] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:43:18.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:43:21.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:43:23.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:43:25.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:43:28.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:43:30.287] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:43:32.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:43:34.081] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:43:36.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:43:38.628] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:43:40.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:43:43.174] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:43:45.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:43:47.721] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:43:49.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:43:51.513] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:43:54.171] <TB1>     INFO: TBM Phase Settings: 232
[14:43:54.171] <TB1>     INFO: 400MHz Phase: 2
[14:43:54.171] <TB1>     INFO: 160MHz Phase: 7
[14:43:54.171] <TB1>     INFO: Functional Phase Area: 4
[14:43:54.174] <TB1>     INFO: Test took 355778 ms.
[14:43:54.174] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:43:54.175] <TB1>     INFO:    ----------------------------------------------------------------------
[14:43:54.175] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:43:54.175] <TB1>     INFO:    ----------------------------------------------------------------------
[14:43:54.175] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:43:59.077] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:44:05.027] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:44:10.978] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:44:16.917] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:44:22.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:44:28.787] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:44:34.710] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:44:40.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:44:46.127] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:44:51.409] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:44:56.877] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:45:02.348] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:45:07.628] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:45:13.095] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:45:18.563] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:45:24.031] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:45:25.550] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:45:27.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:45:29.345] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:45:31.618] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:45:33.893] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:45:36.165] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:45:38.439] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:45:39.958] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:45:41.479] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:45:42.999] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:45:45.271] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:45:47.545] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:45:49.819] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:45:52.093] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:45:54.366] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:45:55.886] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:45:57.406] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:45:58.925] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:46:01.198] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:46:03.472] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:46:05.745] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:46:08.018] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:46:10.291] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:46:11.811] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:46:13.330] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:46:14.850] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:46:17.123] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:46:19.396] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:46:21.669] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:46:23.944] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:46:26.217] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:46:27.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:46:29.256] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:46:30.776] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:46:33.050] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:46:35.323] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:46:37.597] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:46:39.871] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:46:42.147] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:46:43.666] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:46:48.948] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:46:54.232] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:46:59.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:47:04.795] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:47:10.077] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:47:15.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:47:20.643] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:47:26.309] <TB1>     INFO: ROC Delay Settings: 228
[14:47:26.309] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:47:26.309] <TB1>     INFO: ROC Port 0 Delay: 4
[14:47:26.309] <TB1>     INFO: ROC Port 1 Delay: 4
[14:47:26.309] <TB1>     INFO: Functional ROC Area: 5
[14:47:26.312] <TB1>     INFO: Test took 212138 ms.
[14:47:26.312] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:47:26.312] <TB1>     INFO:    ----------------------------------------------------------------------
[14:47:26.312] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:47:26.312] <TB1>     INFO:    ----------------------------------------------------------------------
[14:47:27.451] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4838 4839 4838 4838 4838 483b 4838 483b e062 c000 a101 8040 483b 4839 4839 4838 483b 483b 483a 483b e062 c000 
[14:47:27.451] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4838 4838 4839 4839 4839 4838 4838 4838 e022 c000 a102 80b1 4839 4838 483b 4839 4839 4839 4839 4839 e022 c000 
[14:47:27.451] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4839 4838 4838 483b 483b 4839 4839 4839 e022 c000 a103 80c0 4838 4838 4839 4839 4839 4839 4839 4839 e022 c000 
[14:47:27.451] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:47:41.470] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:41.470] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:47:55.587] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:55.588] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:48:09.710] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:09.710] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:48:23.727] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:23.727] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:48:37.879] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:37.879] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:48:51.893] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:51.893] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:49:05.786] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:05.786] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:49:19.744] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:19.744] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:49:33.714] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:33.714] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:49:47.421] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:47.802] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:47.815] <TB1>     INFO: Decoding statistics:
[14:49:47.815] <TB1>     INFO:   General information:
[14:49:47.815] <TB1>     INFO: 	 16bit words read:         240000000
[14:49:47.815] <TB1>     INFO: 	 valid events total:       20000000
[14:49:47.815] <TB1>     INFO: 	 empty events:             20000000
[14:49:47.815] <TB1>     INFO: 	 valid events with pixels: 0
[14:49:47.815] <TB1>     INFO: 	 valid pixel hits:         0
[14:49:47.815] <TB1>     INFO:   Event errors: 	           0
[14:49:47.815] <TB1>     INFO: 	 start marker:             0
[14:49:47.815] <TB1>     INFO: 	 stop marker:              0
[14:49:47.815] <TB1>     INFO: 	 overflow:                 0
[14:49:47.815] <TB1>     INFO: 	 invalid 5bit words:       0
[14:49:47.815] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:49:47.815] <TB1>     INFO:   TBM errors: 		           0
[14:49:47.815] <TB1>     INFO: 	 flawed TBM headers:       0
[14:49:47.815] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:49:47.815] <TB1>     INFO: 	 event ID mismatches:      0
[14:49:47.815] <TB1>     INFO:   ROC errors: 		           0
[14:49:47.815] <TB1>     INFO: 	 missing ROC header(s):    0
[14:49:47.815] <TB1>     INFO: 	 misplaced readback start: 0
[14:49:47.815] <TB1>     INFO:   Pixel decoding errors:	   0
[14:49:47.815] <TB1>     INFO: 	 pixel data incomplete:    0
[14:49:47.815] <TB1>     INFO: 	 pixel address:            0
[14:49:47.815] <TB1>     INFO: 	 pulse height fill bit:    0
[14:49:47.815] <TB1>     INFO: 	 buffer corruption:        0
[14:49:47.815] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:47.815] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:49:47.815] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:47.815] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:47.815] <TB1>     INFO:    Read back bit status: 1
[14:49:47.815] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:47.815] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:47.815] <TB1>     INFO:    Timings are good!
[14:49:47.815] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:47.815] <TB1>     INFO: Test took 141503 ms.
[14:49:47.815] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:49:47.816] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:49:47.816] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:49:47.816] <TB1>     INFO: PixTestTiming::doTest took 709423 ms.
[14:49:47.816] <TB1>     INFO: PixTestTiming::doTest() done
[14:49:47.816] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:49:47.816] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:49:47.816] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:49:47.816] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:49:47.816] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:49:47.817] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:49:47.817] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:49:48.170] <TB1>     INFO: ######################################################################
[14:49:48.170] <TB1>     INFO: PixTestAlive::doTest()
[14:49:48.170] <TB1>     INFO: ######################################################################
[14:49:48.173] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:48.173] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:49:48.173] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:48.174] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:49:48.516] <TB1>     INFO: Expecting 41600 events.
[14:49:52.560] <TB1>     INFO: 41600 events read in total (3329ms).
[14:49:52.561] <TB1>     INFO: Test took 4387ms.
[14:49:52.569] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:52.569] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:49:52.569] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:49:52.943] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:49:52.943] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    1    0    0    0
[14:49:52.943] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    1    0    1    1    0    0    0
[14:49:52.946] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:52.946] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:49:52.946] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:52.948] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:49:53.296] <TB1>     INFO: Expecting 41600 events.
[14:49:56.246] <TB1>     INFO: 41600 events read in total (2235ms).
[14:49:56.246] <TB1>     INFO: Test took 3297ms.
[14:49:56.246] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:56.246] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:49:56.246] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:49:56.246] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:49:56.648] <TB1>     INFO: PixTestAlive::maskTest() done
[14:49:56.648] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:49:56.651] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:56.652] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:49:56.652] <TB1>     INFO:    ----------------------------------------------------------------------
[14:49:56.654] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:49:56.001] <TB1>     INFO: Expecting 41600 events.
[14:50:01.067] <TB1>     INFO: 41600 events read in total (3351ms).
[14:50:01.069] <TB1>     INFO: Test took 4415ms.
[14:50:01.078] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:01.078] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:50:01.078] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:50:01.452] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:50:01.452] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:50:01.452] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:50:01.453] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:50:01.461] <TB1>     INFO: ######################################################################
[14:50:01.461] <TB1>     INFO: PixTestTrim::doTest()
[14:50:01.461] <TB1>     INFO: ######################################################################
[14:50:01.464] <TB1>     INFO:    ----------------------------------------------------------------------
[14:50:01.464] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:50:01.464] <TB1>     INFO:    ----------------------------------------------------------------------
[14:50:01.540] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:50:01.540] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:50:01.562] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:50:01.562] <TB1>     INFO:     run 1 of 1
[14:50:01.563] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:01.905] <TB1>     INFO: Expecting 5025280 events.
[14:50:46.958] <TB1>     INFO: 1406800 events read in total (44338ms).
[14:51:30.213] <TB1>     INFO: 2795736 events read in total (87594ms).
[14:52:14.809] <TB1>     INFO: 4192504 events read in total (132189ms).
[14:52:41.357] <TB1>     INFO: 5025280 events read in total (158737ms).
[14:52:41.395] <TB1>     INFO: Test took 159832ms.
[14:52:41.453] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:41.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:42.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:44.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:45.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:46.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:48.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:49.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:50.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:52.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:53.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:55.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:56.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:57.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:59.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:00.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:01.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:03.102] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209670144
[14:53:03.105] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6891 minThrLimit = 92.6868 minThrNLimit = 116.88 -> result = 92.6891 -> 92
[14:53:03.106] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7004 minThrLimit = 92.677 minThrNLimit = 115.34 -> result = 92.7004 -> 92
[14:53:03.106] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2092 minThrLimit = 87.1474 minThrNLimit = 110.472 -> result = 87.2092 -> 87
[14:53:03.107] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.155 minThrLimit = 100.121 minThrNLimit = 121.1 -> result = 100.155 -> 100
[14:53:03.107] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8078 minThrLimit = 84.8013 minThrNLimit = 106.835 -> result = 84.8078 -> 84
[14:53:03.108] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.057 minThrLimit = 93.0475 minThrNLimit = 116.545 -> result = 93.057 -> 93
[14:53:03.108] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0212 minThrLimit = 99.0092 minThrNLimit = 125.518 -> result = 99.0212 -> 99
[14:53:03.109] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.068 minThrLimit = 102.004 minThrNLimit = 124.693 -> result = 102.068 -> 102
[14:53:03.109] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2499 minThrLimit = 88.209 minThrNLimit = 110.023 -> result = 88.2499 -> 88
[14:53:03.110] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1016 minThrLimit = 91.0895 minThrNLimit = 114.868 -> result = 91.1016 -> 91
[14:53:03.110] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2653 minThrLimit = 86.1768 minThrNLimit = 110.59 -> result = 86.2653 -> 86
[14:53:03.111] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5373 minThrLimit = 90.391 minThrNLimit = 114.521 -> result = 90.5373 -> 90
[14:53:03.111] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1409 minThrLimit = 87.0981 minThrNLimit = 112.408 -> result = 87.1409 -> 87
[14:53:03.112] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.052 minThrLimit = 81.044 minThrNLimit = 105.755 -> result = 81.052 -> 81
[14:53:03.112] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.539 minThrLimit = 100.477 minThrNLimit = 124.427 -> result = 100.539 -> 100
[14:53:03.113] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7079 minThrLimit = 98.7043 minThrNLimit = 122.088 -> result = 98.7079 -> 98
[14:53:03.113] <TB1>     INFO: ROC 0 VthrComp = 92
[14:53:03.113] <TB1>     INFO: ROC 1 VthrComp = 92
[14:53:03.113] <TB1>     INFO: ROC 2 VthrComp = 87
[14:53:03.113] <TB1>     INFO: ROC 3 VthrComp = 100
[14:53:03.113] <TB1>     INFO: ROC 4 VthrComp = 84
[14:53:03.114] <TB1>     INFO: ROC 5 VthrComp = 93
[14:53:03.114] <TB1>     INFO: ROC 6 VthrComp = 99
[14:53:03.114] <TB1>     INFO: ROC 7 VthrComp = 102
[14:53:03.114] <TB1>     INFO: ROC 8 VthrComp = 88
[14:53:03.114] <TB1>     INFO: ROC 9 VthrComp = 91
[14:53:03.114] <TB1>     INFO: ROC 10 VthrComp = 86
[14:53:03.114] <TB1>     INFO: ROC 11 VthrComp = 90
[14:53:03.115] <TB1>     INFO: ROC 12 VthrComp = 87
[14:53:03.115] <TB1>     INFO: ROC 13 VthrComp = 81
[14:53:03.115] <TB1>     INFO: ROC 14 VthrComp = 100
[14:53:03.115] <TB1>     INFO: ROC 15 VthrComp = 98
[14:53:03.115] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:53:03.115] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:53:03.133] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:03.133] <TB1>     INFO:     run 1 of 1
[14:53:03.133] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:03.481] <TB1>     INFO: Expecting 5025280 events.
[14:53:39.399] <TB1>     INFO: 885992 events read in total (35203ms).
[14:54:14.537] <TB1>     INFO: 1769336 events read in total (70341ms).
[14:54:49.163] <TB1>     INFO: 2652296 events read in total (104968ms).
[14:55:23.306] <TB1>     INFO: 3526080 events read in total (139110ms).
[14:55:58.488] <TB1>     INFO: 4395720 events read in total (174292ms).
[14:56:23.978] <TB1>     INFO: 5025280 events read in total (199782ms).
[14:56:24.062] <TB1>     INFO: Test took 200929ms.
[14:56:24.248] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:24.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:26.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:27.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:29.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:30.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:32.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:34.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:35.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:37.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:38.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:40.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:42.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:43.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:45.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:46.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:48.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:49.989] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315150336
[14:56:49.992] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0291 for pixel 51/1 mean/min/max = 45.0355/33.9865/56.0845
[14:56:49.992] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8969 for pixel 19/55 mean/min/max = 44.958/33.8474/56.0686
[14:56:49.993] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.8771 for pixel 0/1 mean/min/max = 44.1335/32.3118/55.9553
[14:56:49.993] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8441 for pixel 9/77 mean/min/max = 44.5435/31.2062/57.8808
[14:56:49.993] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0745 for pixel 0/30 mean/min/max = 44.5325/32.8376/56.2273
[14:56:49.994] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.4249 for pixel 1/1 mean/min/max = 44.5267/32.6216/56.4318
[14:56:49.994] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.2863 for pixel 0/0 mean/min/max = 43.8141/31.2865/56.3417
[14:56:49.994] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.6216 for pixel 11/1 mean/min/max = 46.9905/32.1862/61.7948
[14:56:49.995] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.7217 for pixel 5/2 mean/min/max = 45.8426/33.951/57.7342
[14:56:49.995] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7467 for pixel 4/1 mean/min/max = 45.1827/32.5624/57.8031
[14:56:49.995] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.8261 for pixel 23/79 mean/min/max = 43.5154/32.2023/54.8285
[14:56:49.996] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.0058 for pixel 10/10 mean/min/max = 46.2994/33.4658/59.133
[14:56:49.996] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3513 for pixel 6/42 mean/min/max = 44.3171/31.6573/56.9768
[14:56:49.997] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.0002 for pixel 17/51 mean/min/max = 43.2909/32.5513/54.0305
[14:56:49.997] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 65.8436 for pixel 0/5 mean/min/max = 48.7407/31.6113/65.8702
[14:56:49.997] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.7096 for pixel 7/1 mean/min/max = 44.8666/31.8798/57.8534
[14:56:49.998] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:50.130] <TB1>     INFO: Expecting 411648 events.
[14:56:57.745] <TB1>     INFO: 411648 events read in total (6891ms).
[14:56:57.751] <TB1>     INFO: Expecting 411648 events.
[14:57:05.441] <TB1>     INFO: 411648 events read in total (7023ms).
[14:57:05.449] <TB1>     INFO: Expecting 411648 events.
[14:57:13.041] <TB1>     INFO: 411648 events read in total (6929ms).
[14:57:13.053] <TB1>     INFO: Expecting 411648 events.
[14:57:20.605] <TB1>     INFO: 411648 events read in total (6888ms).
[14:57:20.618] <TB1>     INFO: Expecting 411648 events.
[14:57:28.114] <TB1>     INFO: 411648 events read in total (6834ms).
[14:57:28.129] <TB1>     INFO: Expecting 411648 events.
[14:57:35.683] <TB1>     INFO: 411648 events read in total (6892ms).
[14:57:35.700] <TB1>     INFO: Expecting 411648 events.
[14:57:43.260] <TB1>     INFO: 411648 events read in total (6908ms).
[14:57:43.280] <TB1>     INFO: Expecting 411648 events.
[14:57:50.864] <TB1>     INFO: 411648 events read in total (6929ms).
[14:57:50.888] <TB1>     INFO: Expecting 411648 events.
[14:57:58.427] <TB1>     INFO: 411648 events read in total (6888ms).
[14:57:58.452] <TB1>     INFO: Expecting 411648 events.
[14:58:06.122] <TB1>     INFO: 411648 events read in total (7027ms).
[14:58:06.150] <TB1>     INFO: Expecting 411648 events.
[14:58:13.713] <TB1>     INFO: 411648 events read in total (6917ms).
[14:58:13.742] <TB1>     INFO: Expecting 411648 events.
[14:58:21.341] <TB1>     INFO: 411648 events read in total (6952ms).
[14:58:21.373] <TB1>     INFO: Expecting 411648 events.
[14:58:28.964] <TB1>     INFO: 411648 events read in total (6952ms).
[14:58:28.998] <TB1>     INFO: Expecting 411648 events.
[14:58:36.624] <TB1>     INFO: 411648 events read in total (6989ms).
[14:58:36.663] <TB1>     INFO: Expecting 411648 events.
[14:58:44.239] <TB1>     INFO: 411648 events read in total (6946ms).
[14:58:44.283] <TB1>     INFO: Expecting 411648 events.
[14:58:51.856] <TB1>     INFO: 411648 events read in total (6941ms).
[14:58:51.899] <TB1>     INFO: Test took 121901ms.
[14:58:52.371] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 203.13 < 35 for itrim+1 = 153; old thr = 16.4988 ... break
[14:58:52.406] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0586 < 35 for itrim+1 = 105; old thr = 34.764 ... break
[14:58:52.439] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4937 < 35 for itrim+1 = 90; old thr = 34.9163 ... break
[14:58:52.465] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8872 < 35 for itrim = 95; old thr = 33.7992 ... break
[14:58:52.494] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.078 < 35 for itrim = 90; old thr = 34.7728 ... break
[14:58:52.533] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4436 < 35 for itrim = 102; old thr = 34.438 ... break
[14:58:52.566] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8538 < 35 for itrim+1 = 95; old thr = 34.2135 ... break
[14:58:52.598] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1155 < 35 for itrim = 126; old thr = 33.5507 ... break
[14:58:52.635] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2568 < 35 for itrim+1 = 103; old thr = 34.8307 ... break
[14:58:52.671] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.0629 < 35 for itrim = 110; old thr = 33.926 ... break
[14:58:52.703] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5562 < 35 for itrim = 90; old thr = 33.4093 ... break
[14:58:52.743] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2651 < 35 for itrim+1 = 117; old thr = 34.903 ... break
[14:58:52.782] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6804 < 35 for itrim = 98; old thr = 33.8697 ... break
[14:58:52.825] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3007 < 35 for itrim = 103; old thr = 33.7733 ... break
[14:58:52.854] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2958 < 35 for itrim+1 = 115; old thr = 34.7139 ... break
[14:58:52.890] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2642 < 35 for itrim = 105; old thr = 34.5742 ... break
[14:58:52.965] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:58:52.976] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:52.976] <TB1>     INFO:     run 1 of 1
[14:58:52.977] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:53.325] <TB1>     INFO: Expecting 5025280 events.
[14:59:28.942] <TB1>     INFO: 867616 events read in total (34902ms).
[15:00:03.994] <TB1>     INFO: 1733064 events read in total (69954ms).
[15:00:38.897] <TB1>     INFO: 2598712 events read in total (104857ms).
[15:01:13.514] <TB1>     INFO: 3454696 events read in total (139474ms).
[15:01:48.480] <TB1>     INFO: 4306624 events read in total (174440ms).
[15:02:18.154] <TB1>     INFO: 5025280 events read in total (204114ms).
[15:02:18.241] <TB1>     INFO: Test took 205264ms.
[15:02:18.433] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:18.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:20.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:21.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:23.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:25.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:26.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:28.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:29.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:31.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:32.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:34.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:35.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:37.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:38.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:40.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:41.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:43.521] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277975040
[15:02:43.522] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.082078 .. 72.092559
[15:02:43.598] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 82 (-1/-1) hits flags = 528 (plus default)
[15:02:43.608] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:02:43.608] <TB1>     INFO:     run 1 of 1
[15:02:43.608] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:43.951] <TB1>     INFO: Expecting 2462720 events.
[15:03:21.471] <TB1>     INFO: 967432 events read in total (36805ms).
[15:03:57.468] <TB1>     INFO: 1927968 events read in total (72803ms).
[15:04:18.300] <TB1>     INFO: 2462720 events read in total (93635ms).
[15:04:18.331] <TB1>     INFO: Test took 94724ms.
[15:04:18.408] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:18.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:19.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:21.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:22.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:23.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:24.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:26.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:27.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:28.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:29.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:30.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:32.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:33.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:34.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:36.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:37.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:38.620] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351850496
[15:04:38.701] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.227531 .. 57.938085
[15:04:38.780] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 67 (-1/-1) hits flags = 528 (plus default)
[15:04:38.791] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:04:38.791] <TB1>     INFO:     run 1 of 1
[15:04:38.791] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:39.151] <TB1>     INFO: Expecting 2063360 events.
[15:05:18.584] <TB1>     INFO: 1051912 events read in total (38718ms).
[15:05:57.367] <TB1>     INFO: 2063360 events read in total (77501ms).
[15:05:57.394] <TB1>     INFO: Test took 78603ms.
[15:05:57.445] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:57.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:58.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:59.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:00.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:01.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:02.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:03.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:04.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:06.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:07.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:08.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:09.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:10.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:11.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:12.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:13.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:14.531] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316370944
[15:06:14.614] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.438873 .. 52.140836
[15:06:14.689] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:06:14.700] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:06:14.701] <TB1>     INFO:     run 1 of 1
[15:06:14.701] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:15.043] <TB1>     INFO: Expecting 1730560 events.
[15:06:54.445] <TB1>     INFO: 1048856 events read in total (38687ms).
[15:07:18.764] <TB1>     INFO: 1730560 events read in total (63006ms).
[15:07:18.783] <TB1>     INFO: Test took 64082ms.
[15:07:18.826] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:18.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:19.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:20.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:22.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:23.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:24.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:25.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:26.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:27.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:28.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:29.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:30.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:31.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:32.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:33.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:34.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:35.425] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359276544
[15:07:35.507] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.318323 .. 52.140836
[15:07:35.582] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:07:35.593] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:35.593] <TB1>     INFO:     run 1 of 1
[15:07:35.593] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:35.937] <TB1>     INFO: Expecting 1697280 events.
[15:08:13.988] <TB1>     INFO: 1042104 events read in total (37337ms).
[15:08:38.347] <TB1>     INFO: 1697280 events read in total (61696ms).
[15:08:38.373] <TB1>     INFO: Test took 62780ms.
[15:08:38.421] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:38.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:39.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:40.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:41.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:42.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:43.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:44.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:45.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:46.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:47.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:48.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:49.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:50.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:51.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:52.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:53.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:54.991] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347926528
[15:08:55.116] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:08:55.116] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:08:55.128] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:08:55.128] <TB1>     INFO:     run 1 of 1
[15:08:55.128] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:55.488] <TB1>     INFO: Expecting 1364480 events.
[15:09:35.001] <TB1>     INFO: 1075480 events read in total (39798ms).
[15:09:46.986] <TB1>     INFO: 1364480 events read in total (50783ms).
[15:09:47.011] <TB1>     INFO: Test took 51883ms.
[15:09:47.053] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:47.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:48.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:49.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:50.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:51.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:52.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:53.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:54.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:55.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:56.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:57.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:58.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:59.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:00.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:01.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:02.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:04.282] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361005056
[15:10:04.329] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:10:04.329] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:10:04.329] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:10:04.329] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:10:04.330] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:10:04.331] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:10:04.331] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:10:04.331] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:10:04.331] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C0.dat
[15:10:04.339] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C1.dat
[15:10:04.354] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C2.dat
[15:10:04.371] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C3.dat
[15:10:04.387] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C4.dat
[15:10:04.402] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C5.dat
[15:10:04.419] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C6.dat
[15:10:04.435] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C7.dat
[15:10:04.452] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C8.dat
[15:10:04.467] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C9.dat
[15:10:04.483] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C10.dat
[15:10:04.500] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C11.dat
[15:10:04.516] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C12.dat
[15:10:04.531] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C13.dat
[15:10:04.548] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C14.dat
[15:10:04.564] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C15.dat
[15:10:04.580] <TB1>     INFO: PixTestTrim::trimTest() done
[15:10:04.581] <TB1>     INFO: vtrim:     153 105  90  95  90 102  95 126 103 110  90 117  98 103 115 105 
[15:10:04.581] <TB1>     INFO: vthrcomp:   92  92  87 100  84  93  99 102  88  91  86  90  87  81 100  98 
[15:10:04.581] <TB1>     INFO: vcal mean:  34.98  34.96  34.99  34.97  34.98  34.99  35.01  34.99  35.00  34.98  34.98  34.98  34.94  34.96  34.98  34.97 
[15:10:04.581] <TB1>     INFO: vcal RMS:    1.06   0.80   0.86   0.93   0.80   0.83   0.82   0.92   0.81   0.84   0.81   1.01   1.02   0.81   0.91   0.84 
[15:10:04.581] <TB1>     INFO: bits mean:  11.48   9.44   9.94   9.86   9.36   9.68   9.85   9.20   9.06   9.52  10.25   9.20  10.01  10.69   8.52   9.59 
[15:10:04.581] <TB1>     INFO: bits RMS:    1.62   2.53   2.62   2.70   2.75   2.62   2.79   2.68   2.64   2.63   2.46   2.60   2.61   2.17   2.84   2.74 
[15:10:04.612] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:04.612] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:10:04.612] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:04.615] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:10:04.615] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:10:04.649] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:04.649] <TB1>     INFO:     run 1 of 1
[15:10:04.649] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:05.105] <TB1>     INFO: Expecting 4160000 events.
[15:10:51.895] <TB1>     INFO: 1135880 events read in total (46072ms).
[15:11:38.146] <TB1>     INFO: 2257780 events read in total (92323ms).
[15:12:21.987] <TB1>     INFO: 3363680 events read in total (136165ms).
[15:12:54.601] <TB1>     INFO: 4160000 events read in total (168778ms).
[15:12:54.667] <TB1>     INFO: Test took 170019ms.
[15:12:54.799] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:55.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:56.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:58.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:00.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:02.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:04.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:06.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:08.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:10.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:12.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:14.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:15.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:17.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:19.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:21.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:23.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:25.451] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398045184
[15:13:25.452] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:13:25.526] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:13:25.526] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[15:13:25.537] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:25.537] <TB1>     INFO:     run 1 of 1
[15:13:25.537] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:25.880] <TB1>     INFO: Expecting 3723200 events.
[15:14:12.948] <TB1>     INFO: 1151100 events read in total (46354ms).
[15:14:58.910] <TB1>     INFO: 2283780 events read in total (92316ms).
[15:15:43.781] <TB1>     INFO: 3399915 events read in total (137188ms).
[15:15:57.125] <TB1>     INFO: 3723200 events read in total (150531ms).
[15:15:57.196] <TB1>     INFO: Test took 151659ms.
[15:15:57.327] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:57.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:59.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:01.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:03.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:05.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:07.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:09.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:11.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:13.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:15.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:16.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:18.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:20.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:22.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:24.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:26.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:28.025] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367366144
[15:16:28.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:16:28.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:16:28.101] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:16:28.112] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:28.112] <TB1>     INFO:     run 1 of 1
[15:16:28.112] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:28.455] <TB1>     INFO: Expecting 3473600 events.
[15:17:16.486] <TB1>     INFO: 1195030 events read in total (47316ms).
[15:18:03.324] <TB1>     INFO: 2364855 events read in total (94154ms).
[15:18:50.673] <TB1>     INFO: 3473600 events read in total (141503ms).
[15:18:50.727] <TB1>     INFO: Test took 142615ms.
[15:18:50.837] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:51.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:52.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:54.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:56.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:57.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:59.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:01.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:03.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:04.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:06.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:08.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:09.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:11.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:13.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:14.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:16.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:18.269] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338276352
[15:19:18.269] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:19:18.345] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:19:18.345] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:19:18.356] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:19:18.356] <TB1>     INFO:     run 1 of 1
[15:19:18.356] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:18.704] <TB1>     INFO: Expecting 3452800 events.
[15:20:07.325] <TB1>     INFO: 1198585 events read in total (47906ms).
[15:20:54.700] <TB1>     INFO: 2371280 events read in total (95281ms).
[15:21:40.250] <TB1>     INFO: 3452800 events read in total (140831ms).
[15:21:40.293] <TB1>     INFO: Test took 141937ms.
[15:21:40.391] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:40.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:42.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:43.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:45.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:47.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:49.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:50.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:52.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:54.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:55.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:57.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:59.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:00.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:02.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:04.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:05.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:07.669] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316383232
[15:22:07.670] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:22:07.747] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:22:07.747] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:22:07.758] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:22:07.758] <TB1>     INFO:     run 1 of 1
[15:22:07.758] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:08.103] <TB1>     INFO: Expecting 3452800 events.
[15:22:56.635] <TB1>     INFO: 1197905 events read in total (47817ms).
[15:23:43.308] <TB1>     INFO: 2370440 events read in total (94490ms).
[15:24:26.973] <TB1>     INFO: 3452800 events read in total (138156ms).
[15:24:27.026] <TB1>     INFO: Test took 139269ms.
[15:24:27.123] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:27.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:29.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:30.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:32.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:34.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:35.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:37.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:39.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:40.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:42.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:44.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:46.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:47.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:49.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:51.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:52.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:54.467] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368046080
[15:24:54.468] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.60406, thr difference RMS: 1.71386
[15:24:54.468] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.20828, thr difference RMS: 1.62238
[15:24:54.468] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.91461, thr difference RMS: 1.54664
[15:24:54.469] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.2548, thr difference RMS: 2.00649
[15:24:54.469] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.0045, thr difference RMS: 1.29455
[15:24:54.469] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.48546, thr difference RMS: 1.53039
[15:24:54.469] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.50433, thr difference RMS: 1.54353
[15:24:54.470] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.93614, thr difference RMS: 1.2744
[15:24:54.470] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.86278, thr difference RMS: 1.3898
[15:24:54.470] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.34222, thr difference RMS: 1.55511
[15:24:54.470] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.52176, thr difference RMS: 1.36307
[15:24:54.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.05043, thr difference RMS: 1.63323
[15:24:54.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.59845, thr difference RMS: 1.30099
[15:24:54.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.78073, thr difference RMS: 1.17814
[15:24:54.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.1631, thr difference RMS: 1.31483
[15:24:54.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.09904, thr difference RMS: 1.7928
[15:24:54.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.61749, thr difference RMS: 1.69637
[15:24:54.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.98177, thr difference RMS: 1.63544
[15:24:54.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.99102, thr difference RMS: 1.55228
[15:24:54.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2522, thr difference RMS: 1.9802
[15:24:54.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.01251, thr difference RMS: 1.29564
[15:24:54.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.52408, thr difference RMS: 1.53569
[15:24:54.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.46953, thr difference RMS: 1.55496
[15:24:54.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.78769, thr difference RMS: 1.28833
[15:24:54.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.79521, thr difference RMS: 1.38185
[15:24:54.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.19894, thr difference RMS: 1.56661
[15:24:54.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.54461, thr difference RMS: 1.35589
[15:24:54.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.89785, thr difference RMS: 1.6327
[15:24:54.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.70242, thr difference RMS: 1.30451
[15:24:54.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.78398, thr difference RMS: 1.16459
[15:24:54.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.0524, thr difference RMS: 1.31843
[15:24:54.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.1151, thr difference RMS: 1.79766
[15:24:54.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.69379, thr difference RMS: 1.70218
[15:24:54.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.88505, thr difference RMS: 1.63554
[15:24:54.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.2656, thr difference RMS: 1.53528
[15:24:54.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.3279, thr difference RMS: 1.99697
[15:24:54.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.09284, thr difference RMS: 1.29119
[15:24:54.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.72535, thr difference RMS: 1.52141
[15:24:54.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.54238, thr difference RMS: 1.54277
[15:24:54.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.734, thr difference RMS: 1.28201
[15:24:54.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.84128, thr difference RMS: 1.38312
[15:24:54.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.21066, thr difference RMS: 1.56354
[15:24:54.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.56318, thr difference RMS: 1.35657
[15:24:54.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.88138, thr difference RMS: 1.63431
[15:24:54.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.85357, thr difference RMS: 1.28421
[15:24:54.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.81194, thr difference RMS: 1.13137
[15:24:54.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.0427, thr difference RMS: 1.3094
[15:24:54.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.21046, thr difference RMS: 1.79976
[15:24:54.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.82335, thr difference RMS: 1.70217
[15:24:54.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.84206, thr difference RMS: 1.6445
[15:24:54.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.4078, thr difference RMS: 1.50488
[15:24:54.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.3434, thr difference RMS: 1.99804
[15:24:54.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.13137, thr difference RMS: 1.28273
[15:24:54.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.88534, thr difference RMS: 1.5078
[15:24:54.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.65051, thr difference RMS: 1.53733
[15:24:54.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.72712, thr difference RMS: 1.27219
[15:24:54.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.92858, thr difference RMS: 1.3883
[15:24:54.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.28212, thr difference RMS: 1.55976
[15:24:54.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.72658, thr difference RMS: 1.34337
[15:24:54.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.96569, thr difference RMS: 1.61103
[15:24:54.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.033, thr difference RMS: 1.2649
[15:24:54.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.77675, thr difference RMS: 1.16011
[15:24:54.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.7912, thr difference RMS: 1.30045
[15:24:54.482] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.2458, thr difference RMS: 1.83848
[15:24:54.593] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:24:54.596] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2093 seconds
[15:24:54.596] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:24:55.305] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:24:55.305] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:24:55.308] <TB1>     INFO: ######################################################################
[15:24:55.308] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:24:55.308] <TB1>     INFO: ######################################################################
[15:24:55.308] <TB1>     INFO:    ----------------------------------------------------------------------
[15:24:55.308] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:24:55.309] <TB1>     INFO:    ----------------------------------------------------------------------
[15:24:55.309] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:24:55.320] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:24:55.320] <TB1>     INFO:     run 1 of 1
[15:24:55.321] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:55.664] <TB1>     INFO: Expecting 59072000 events.
[15:25:24.898] <TB1>     INFO: 1073200 events read in total (28519ms).
[15:25:53.661] <TB1>     INFO: 2141800 events read in total (57282ms).
[15:26:21.924] <TB1>     INFO: 3211200 events read in total (85545ms).
[15:26:50.782] <TB1>     INFO: 4282200 events read in total (114403ms).
[15:27:19.128] <TB1>     INFO: 5350000 events read in total (142749ms).
[15:27:47.998] <TB1>     INFO: 6418200 events read in total (171619ms).
[15:28:16.867] <TB1>     INFO: 7490200 events read in total (200488ms).
[15:28:45.634] <TB1>     INFO: 8559200 events read in total (229255ms).
[15:29:14.410] <TB1>     INFO: 9627400 events read in total (258031ms).
[15:29:43.228] <TB1>     INFO: 10699400 events read in total (286849ms).
[15:30:12.069] <TB1>     INFO: 11768000 events read in total (315690ms).
[15:30:40.788] <TB1>     INFO: 12836400 events read in total (344409ms).
[15:31:09.595] <TB1>     INFO: 13909000 events read in total (373216ms).
[15:31:38.362] <TB1>     INFO: 14977600 events read in total (401983ms).
[15:32:07.105] <TB1>     INFO: 16046000 events read in total (430726ms).
[15:32:35.825] <TB1>     INFO: 17118600 events read in total (459446ms).
[15:33:04.563] <TB1>     INFO: 18187400 events read in total (488184ms).
[15:33:33.334] <TB1>     INFO: 19257600 events read in total (516955ms).
[15:34:02.229] <TB1>     INFO: 20328400 events read in total (545851ms).
[15:34:30.889] <TB1>     INFO: 21397200 events read in total (574510ms).
[15:34:59.752] <TB1>     INFO: 22467200 events read in total (603373ms).
[15:35:28.512] <TB1>     INFO: 23538400 events read in total (632133ms).
[15:35:57.275] <TB1>     INFO: 24606800 events read in total (660896ms).
[15:36:26.048] <TB1>     INFO: 25677200 events read in total (689669ms).
[15:36:54.731] <TB1>     INFO: 26747400 events read in total (718352ms).
[15:37:23.416] <TB1>     INFO: 27815800 events read in total (747037ms).
[15:37:52.284] <TB1>     INFO: 28887000 events read in total (775905ms).
[15:38:21.071] <TB1>     INFO: 29957400 events read in total (804692ms).
[15:38:49.832] <TB1>     INFO: 31025800 events read in total (833453ms).
[15:39:18.608] <TB1>     INFO: 32096800 events read in total (862229ms).
[15:39:47.364] <TB1>     INFO: 33166600 events read in total (890985ms).
[15:40:16.172] <TB1>     INFO: 34235000 events read in total (919793ms).
[15:40:44.919] <TB1>     INFO: 35305800 events read in total (948540ms).
[15:41:13.601] <TB1>     INFO: 36375200 events read in total (977222ms).
[15:41:42.311] <TB1>     INFO: 37443400 events read in total (1005932ms).
[15:42:11.009] <TB1>     INFO: 38513000 events read in total (1034630ms).
[15:42:39.803] <TB1>     INFO: 39583600 events read in total (1063424ms).
[15:43:08.673] <TB1>     INFO: 40651800 events read in total (1092294ms).
[15:43:37.490] <TB1>     INFO: 41720200 events read in total (1121111ms).
[15:44:06.120] <TB1>     INFO: 42792000 events read in total (1149741ms).
[15:44:34.839] <TB1>     INFO: 43860400 events read in total (1178460ms).
[15:45:03.639] <TB1>     INFO: 44928800 events read in total (1207260ms).
[15:45:32.566] <TB1>     INFO: 46001400 events read in total (1236187ms).
[15:46:01.349] <TB1>     INFO: 47069400 events read in total (1264970ms).
[15:46:30.167] <TB1>     INFO: 48137600 events read in total (1293788ms).
[15:46:58.896] <TB1>     INFO: 49208400 events read in total (1322517ms).
[15:47:27.678] <TB1>     INFO: 50277000 events read in total (1351299ms).
[15:47:56.433] <TB1>     INFO: 51345000 events read in total (1380054ms).
[15:48:25.077] <TB1>     INFO: 52413000 events read in total (1408698ms).
[15:48:53.515] <TB1>     INFO: 53484000 events read in total (1437136ms).
[15:49:21.889] <TB1>     INFO: 54551400 events read in total (1465510ms).
[15:49:50.361] <TB1>     INFO: 55619400 events read in total (1493982ms).
[15:50:18.733] <TB1>     INFO: 56687200 events read in total (1522354ms).
[15:50:46.983] <TB1>     INFO: 57758000 events read in total (1550604ms).
[15:51:15.260] <TB1>     INFO: 58826800 events read in total (1578881ms).
[15:51:22.090] <TB1>     INFO: 59072000 events read in total (1585711ms).
[15:51:22.112] <TB1>     INFO: Test took 1586791ms.
[15:51:22.170] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:22.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:22.303] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:23.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:23.474] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:24.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:24.639] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:25.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:25.798] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:26.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:26.962] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:28.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:28.127] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:29.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:29.300] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:30.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:30.457] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:31.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:31.624] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:32.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:32.796] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:33.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:33.957] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:35.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:35.104] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:36.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:36.269] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:37.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:37.425] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:38.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:38.598] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:39.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:39.766] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:51:40.941] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 492048384
[15:51:40.980] <TB1>     INFO: PixTestScurves::scurves() done 
[15:51:40.980] <TB1>     INFO: Vcal mean:  35.10  35.08  35.09  35.09  35.05  35.05  35.08  35.13  35.12  35.08  35.08  35.05  34.99  35.11  35.08  35.07 
[15:51:40.980] <TB1>     INFO: Vcal RMS:    0.93   0.67   0.75   0.81   0.67   0.70   0.71   0.79   0.68   0.75   0.67   0.89   0.91   0.69   0.79   0.72 
[15:51:40.980] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:51:41.064] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:51:41.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:51:41.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:51:41.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:51:41.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:51:41.065] <TB1>     INFO: ######################################################################
[15:51:41.065] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:51:41.065] <TB1>     INFO: ######################################################################
[15:51:41.070] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:51:41.413] <TB1>     INFO: Expecting 41600 events.
[15:51:45.518] <TB1>     INFO: 41600 events read in total (3372ms).
[15:51:45.519] <TB1>     INFO: Test took 4449ms.
[15:51:45.526] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:45.526] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:51:45.526] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:51:45.530] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 50, 69] has eff 1/10
[15:51:45.530] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 50, 69]
[15:51:45.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 26, 0] has eff 0/10
[15:51:45.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 26, 0]
[15:51:45.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 26, 35] has eff 0/10
[15:51:45.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 26, 35]
[15:51:45.535] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:51:45.535] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:51:45.535] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:51:45.535] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:51:45.873] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:51:46.216] <TB1>     INFO: Expecting 41600 events.
[15:51:50.387] <TB1>     INFO: 41600 events read in total (3456ms).
[15:51:50.388] <TB1>     INFO: Test took 4515ms.
[15:51:50.396] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:50.396] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:51:50.396] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:51:50.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.019
[15:51:50.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:51:50.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.86
[15:51:50.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[15:51:50.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.896
[15:51:50.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.862
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.845
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 174
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.158
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 164
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.032
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 159
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.822
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 160
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.445
[15:51:50.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 164
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.523
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 171
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.918
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.194
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.319
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.133
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.53
[15:51:50.403] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:51:50.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.802
[15:51:50.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:51:50.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:51:50.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:51:50.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:51:50.489] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:51:50.832] <TB1>     INFO: Expecting 41600 events.
[15:51:54.974] <TB1>     INFO: 41600 events read in total (3427ms).
[15:51:54.974] <TB1>     INFO: Test took 4485ms.
[15:51:54.982] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:54.982] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:51:54.982] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:51:54.986] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:51:54.987] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 6
[15:51:54.987] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8656
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 64
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8559
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,25] phvalue 77
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.038
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 70
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.552
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8051
[15:51:54.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,43] phvalue 70
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3359
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.6593
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 50
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.8164
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 51
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.3241
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 55
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.869
[15:51:54.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1567
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 66
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3841
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 61
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0923
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,11] phvalue 79
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1898
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 78
[15:51:54.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5989
[15:51:54.991] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[15:51:54.991] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4295
[15:51:54.991] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 74
[15:51:54.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[15:51:55.399] <TB1>     INFO: Expecting 2560 events.
[15:51:56.357] <TB1>     INFO: 2560 events read in total (243ms).
[15:51:56.357] <TB1>     INFO: Test took 1364ms.
[15:51:56.357] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:56.358] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 25, 1 1
[15:51:56.866] <TB1>     INFO: Expecting 2560 events.
[15:51:57.823] <TB1>     INFO: 2560 events read in total (242ms).
[15:51:57.823] <TB1>     INFO: Test took 1465ms.
[15:51:57.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:57.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 2 2
[15:51:58.331] <TB1>     INFO: Expecting 2560 events.
[15:51:59.289] <TB1>     INFO: 2560 events read in total (243ms).
[15:51:59.289] <TB1>     INFO: Test took 1465ms.
[15:51:59.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:59.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[15:51:59.797] <TB1>     INFO: Expecting 2560 events.
[15:52:00.754] <TB1>     INFO: 2560 events read in total (243ms).
[15:52:00.754] <TB1>     INFO: Test took 1464ms.
[15:52:00.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:00.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 43, 4 4
[15:52:01.262] <TB1>     INFO: Expecting 2560 events.
[15:52:02.219] <TB1>     INFO: 2560 events read in total (243ms).
[15:52:02.219] <TB1>     INFO: Test took 1465ms.
[15:52:02.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:02.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:52:02.727] <TB1>     INFO: Expecting 2560 events.
[15:52:03.685] <TB1>     INFO: 2560 events read in total (243ms).
[15:52:03.685] <TB1>     INFO: Test took 1465ms.
[15:52:03.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:03.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 6 6
[15:52:04.193] <TB1>     INFO: Expecting 2560 events.
[15:52:05.150] <TB1>     INFO: 2560 events read in total (242ms).
[15:52:05.151] <TB1>     INFO: Test took 1466ms.
[15:52:05.151] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:05.151] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[15:52:05.658] <TB1>     INFO: Expecting 2560 events.
[15:52:06.615] <TB1>     INFO: 2560 events read in total (242ms).
[15:52:06.616] <TB1>     INFO: Test took 1465ms.
[15:52:06.616] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:06.616] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:52:07.124] <TB1>     INFO: Expecting 2560 events.
[15:52:08.081] <TB1>     INFO: 2560 events read in total (243ms).
[15:52:08.081] <TB1>     INFO: Test took 1465ms.
[15:52:08.081] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:08.081] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:52:08.589] <TB1>     INFO: Expecting 2560 events.
[15:52:09.547] <TB1>     INFO: 2560 events read in total (244ms).
[15:52:09.547] <TB1>     INFO: Test took 1466ms.
[15:52:09.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:09.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 10 10
[15:52:10.055] <TB1>     INFO: Expecting 2560 events.
[15:52:11.013] <TB1>     INFO: 2560 events read in total (244ms).
[15:52:11.013] <TB1>     INFO: Test took 1465ms.
[15:52:11.013] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:11.013] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 11 11
[15:52:11.520] <TB1>     INFO: Expecting 2560 events.
[15:52:12.480] <TB1>     INFO: 2560 events read in total (245ms).
[15:52:12.480] <TB1>     INFO: Test took 1467ms.
[15:52:12.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:12.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 11, 12 12
[15:52:12.988] <TB1>     INFO: Expecting 2560 events.
[15:52:13.947] <TB1>     INFO: 2560 events read in total (244ms).
[15:52:13.948] <TB1>     INFO: Test took 1467ms.
[15:52:13.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:13.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 13 13
[15:52:14.455] <TB1>     INFO: Expecting 2560 events.
[15:52:15.414] <TB1>     INFO: 2560 events read in total (244ms).
[15:52:15.414] <TB1>     INFO: Test took 1466ms.
[15:52:15.414] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:15.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:52:15.922] <TB1>     INFO: Expecting 2560 events.
[15:52:16.880] <TB1>     INFO: 2560 events read in total (243ms).
[15:52:16.880] <TB1>     INFO: Test took 1465ms.
[15:52:16.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:16.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 15 15
[15:52:17.388] <TB1>     INFO: Expecting 2560 events.
[15:52:18.346] <TB1>     INFO: 2560 events read in total (243ms).
[15:52:18.347] <TB1>     INFO: Test took 1466ms.
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:52:18.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:52:18.351] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:52:18.855] <TB1>     INFO: Expecting 655360 events.
[15:52:30.598] <TB1>     INFO: 655360 events read in total (11028ms).
[15:52:30.609] <TB1>     INFO: Expecting 655360 events.
[15:52:42.161] <TB1>     INFO: 655360 events read in total (10982ms).
[15:52:42.175] <TB1>     INFO: Expecting 655360 events.
[15:52:53.732] <TB1>     INFO: 655360 events read in total (10993ms).
[15:52:53.752] <TB1>     INFO: Expecting 655360 events.
[15:53:05.320] <TB1>     INFO: 655360 events read in total (11016ms).
[15:53:05.345] <TB1>     INFO: Expecting 655360 events.
[15:53:16.945] <TB1>     INFO: 655360 events read in total (11051ms).
[15:53:16.972] <TB1>     INFO: Expecting 655360 events.
[15:53:28.526] <TB1>     INFO: 655360 events read in total (10998ms).
[15:53:28.559] <TB1>     INFO: Expecting 655360 events.
[15:53:40.133] <TB1>     INFO: 655360 events read in total (11025ms).
[15:53:40.171] <TB1>     INFO: Expecting 655360 events.
[15:53:51.580] <TB1>     INFO: 655360 events read in total (10865ms).
[15:53:51.622] <TB1>     INFO: Expecting 655360 events.
[15:54:03.126] <TB1>     INFO: 655360 events read in total (10962ms).
[15:54:03.171] <TB1>     INFO: Expecting 655360 events.
[15:54:14.748] <TB1>     INFO: 655360 events read in total (11051ms).
[15:54:14.796] <TB1>     INFO: Expecting 655360 events.
[15:54:26.448] <TB1>     INFO: 655360 events read in total (11118ms).
[15:54:26.502] <TB1>     INFO: Expecting 655360 events.
[15:54:38.118] <TB1>     INFO: 655360 events read in total (11089ms).
[15:54:38.175] <TB1>     INFO: Expecting 655360 events.
[15:54:49.814] <TB1>     INFO: 655360 events read in total (11112ms).
[15:54:49.875] <TB1>     INFO: Expecting 655360 events.
[15:55:01.505] <TB1>     INFO: 655360 events read in total (11103ms).
[15:55:01.571] <TB1>     INFO: Expecting 655360 events.
[15:55:13.172] <TB1>     INFO: 655360 events read in total (11075ms).
[15:55:13.242] <TB1>     INFO: Expecting 655360 events.
[15:55:24.809] <TB1>     INFO: 655360 events read in total (11040ms).
[15:55:24.888] <TB1>     INFO: Test took 186537ms.
[15:55:24.987] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:25.293] <TB1>     INFO: Expecting 655360 events.
[15:55:36.988] <TB1>     INFO: 655360 events read in total (10980ms).
[15:55:36.999] <TB1>     INFO: Expecting 655360 events.
[15:55:48.527] <TB1>     INFO: 655360 events read in total (10957ms).
[15:55:48.542] <TB1>     INFO: Expecting 655360 events.
[15:56:00.129] <TB1>     INFO: 655360 events read in total (11016ms).
[15:56:00.150] <TB1>     INFO: Expecting 655360 events.
[15:56:11.710] <TB1>     INFO: 655360 events read in total (10998ms).
[15:56:11.733] <TB1>     INFO: Expecting 655360 events.
[15:56:23.327] <TB1>     INFO: 655360 events read in total (11041ms).
[15:56:23.355] <TB1>     INFO: Expecting 655360 events.
[15:56:34.887] <TB1>     INFO: 655360 events read in total (10983ms).
[15:56:34.925] <TB1>     INFO: Expecting 655360 events.
[15:56:46.473] <TB1>     INFO: 655360 events read in total (11018ms).
[15:56:46.510] <TB1>     INFO: Expecting 655360 events.
[15:56:58.069] <TB1>     INFO: 655360 events read in total (11015ms).
[15:56:58.112] <TB1>     INFO: Expecting 655360 events.
[15:57:09.722] <TB1>     INFO: 655360 events read in total (11068ms).
[15:57:09.767] <TB1>     INFO: Expecting 655360 events.
[15:57:21.366] <TB1>     INFO: 655360 events read in total (11065ms).
[15:57:21.415] <TB1>     INFO: Expecting 655360 events.
[15:57:32.001] <TB1>     INFO: 655360 events read in total (11053ms).
[15:57:33.057] <TB1>     INFO: Expecting 655360 events.
[15:57:44.656] <TB1>     INFO: 655360 events read in total (11072ms).
[15:57:44.715] <TB1>     INFO: Expecting 655360 events.
[15:57:56.379] <TB1>     INFO: 655360 events read in total (11137ms).
[15:57:56.441] <TB1>     INFO: Expecting 655360 events.
[15:58:08.106] <TB1>     INFO: 655360 events read in total (11138ms).
[15:58:08.173] <TB1>     INFO: Expecting 655360 events.
[15:58:19.839] <TB1>     INFO: 655360 events read in total (11139ms).
[15:58:19.909] <TB1>     INFO: Expecting 655360 events.
[15:58:31.593] <TB1>     INFO: 655360 events read in total (11157ms).
[15:58:31.676] <TB1>     INFO: Test took 186689ms.
[15:58:31.853] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:58:31.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:58:31.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:58:31.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:58:31.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:58:31.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:58:31.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:58:31.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:58:31.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:58:31.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:58:31.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:58:31.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:58:31.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:58:31.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.859] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:58:31.859] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.859] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:58:31.859] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:58:31.860] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:58:31.860] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.867] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.875] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.882] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:58:31.889] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:58:31.896] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:58:31.904] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:58:31.911] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.918] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.925] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:58:31.933] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:58:31.940] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:58:31.947] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:58:31.954] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:58:31.961] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:58:31.968] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.976] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.983] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.990] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:31.997] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.005] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.012] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.019] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.026] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.033] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.041] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:58:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:58:32.079] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:58:32.079] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:58:32.079] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:58:32.079] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:58:32.079] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:58:32.080] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:58:32.081] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:58:32.081] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:58:32.081] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:58:32.428] <TB1>     INFO: Expecting 41600 events.
[15:58:36.272] <TB1>     INFO: 41600 events read in total (3129ms).
[15:58:36.273] <TB1>     INFO: Test took 4189ms.
[15:58:36.925] <TB1>     INFO: Expecting 41600 events.
[15:58:40.731] <TB1>     INFO: 41600 events read in total (3092ms).
[15:58:40.731] <TB1>     INFO: Test took 4153ms.
[15:58:41.386] <TB1>     INFO: Expecting 41600 events.
[15:58:45.196] <TB1>     INFO: 41600 events read in total (3095ms).
[15:58:45.197] <TB1>     INFO: Test took 4154ms.
[15:58:45.508] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:45.639] <TB1>     INFO: Expecting 2560 events.
[15:58:46.599] <TB1>     INFO: 2560 events read in total (245ms).
[15:58:46.599] <TB1>     INFO: Test took 1091ms.
[15:58:46.602] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:47.107] <TB1>     INFO: Expecting 2560 events.
[15:58:48.064] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:48.064] <TB1>     INFO: Test took 1462ms.
[15:58:48.066] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:48.573] <TB1>     INFO: Expecting 2560 events.
[15:58:49.529] <TB1>     INFO: 2560 events read in total (241ms).
[15:58:49.529] <TB1>     INFO: Test took 1463ms.
[15:58:49.531] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:50.038] <TB1>     INFO: Expecting 2560 events.
[15:58:50.995] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:50.995] <TB1>     INFO: Test took 1464ms.
[15:58:50.997] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:51.507] <TB1>     INFO: Expecting 2560 events.
[15:58:52.464] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:52.464] <TB1>     INFO: Test took 1467ms.
[15:58:52.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:52.973] <TB1>     INFO: Expecting 2560 events.
[15:58:53.930] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:53.930] <TB1>     INFO: Test took 1463ms.
[15:58:53.933] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:54.441] <TB1>     INFO: Expecting 2560 events.
[15:58:55.398] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:55.399] <TB1>     INFO: Test took 1467ms.
[15:58:55.401] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:55.908] <TB1>     INFO: Expecting 2560 events.
[15:58:56.872] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:56.873] <TB1>     INFO: Test took 1472ms.
[15:58:56.874] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:57.381] <TB1>     INFO: Expecting 2560 events.
[15:58:58.340] <TB1>     INFO: 2560 events read in total (244ms).
[15:58:58.340] <TB1>     INFO: Test took 1466ms.
[15:58:58.342] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:58.851] <TB1>     INFO: Expecting 2560 events.
[15:58:59.807] <TB1>     INFO: 2560 events read in total (242ms).
[15:58:59.807] <TB1>     INFO: Test took 1465ms.
[15:58:59.810] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:00.315] <TB1>     INFO: Expecting 2560 events.
[15:59:01.273] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:01.273] <TB1>     INFO: Test took 1463ms.
[15:59:01.275] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:01.782] <TB1>     INFO: Expecting 2560 events.
[15:59:02.740] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:02.740] <TB1>     INFO: Test took 1465ms.
[15:59:02.742] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:03.249] <TB1>     INFO: Expecting 2560 events.
[15:59:04.205] <TB1>     INFO: 2560 events read in total (241ms).
[15:59:04.206] <TB1>     INFO: Test took 1465ms.
[15:59:04.209] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:04.714] <TB1>     INFO: Expecting 2560 events.
[15:59:05.673] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:05.674] <TB1>     INFO: Test took 1466ms.
[15:59:05.675] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:06.182] <TB1>     INFO: Expecting 2560 events.
[15:59:07.140] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:07.140] <TB1>     INFO: Test took 1465ms.
[15:59:07.142] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:07.649] <TB1>     INFO: Expecting 2560 events.
[15:59:08.609] <TB1>     INFO: 2560 events read in total (245ms).
[15:59:08.610] <TB1>     INFO: Test took 1468ms.
[15:59:08.613] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:09.117] <TB1>     INFO: Expecting 2560 events.
[15:59:10.074] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:10.075] <TB1>     INFO: Test took 1462ms.
[15:59:10.076] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:10.583] <TB1>     INFO: Expecting 2560 events.
[15:59:11.540] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:11.541] <TB1>     INFO: Test took 1465ms.
[15:59:11.542] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:12.049] <TB1>     INFO: Expecting 2560 events.
[15:59:13.005] <TB1>     INFO: 2560 events read in total (241ms).
[15:59:13.006] <TB1>     INFO: Test took 1464ms.
[15:59:13.009] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:13.515] <TB1>     INFO: Expecting 2560 events.
[15:59:14.472] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:14.472] <TB1>     INFO: Test took 1463ms.
[15:59:14.474] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:14.981] <TB1>     INFO: Expecting 2560 events.
[15:59:15.939] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:15.940] <TB1>     INFO: Test took 1466ms.
[15:59:15.941] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:16.449] <TB1>     INFO: Expecting 2560 events.
[15:59:17.408] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:17.408] <TB1>     INFO: Test took 1467ms.
[15:59:17.410] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:17.917] <TB1>     INFO: Expecting 2560 events.
[15:59:18.876] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:18.876] <TB1>     INFO: Test took 1466ms.
[15:59:18.879] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:19.385] <TB1>     INFO: Expecting 2560 events.
[15:59:20.345] <TB1>     INFO: 2560 events read in total (245ms).
[15:59:20.345] <TB1>     INFO: Test took 1467ms.
[15:59:20.347] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:20.854] <TB1>     INFO: Expecting 2560 events.
[15:59:21.813] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:21.814] <TB1>     INFO: Test took 1467ms.
[15:59:21.817] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:22.325] <TB1>     INFO: Expecting 2560 events.
[15:59:23.286] <TB1>     INFO: 2560 events read in total (246ms).
[15:59:23.287] <TB1>     INFO: Test took 1470ms.
[15:59:23.289] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:23.795] <TB1>     INFO: Expecting 2560 events.
[15:59:24.754] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:24.754] <TB1>     INFO: Test took 1465ms.
[15:59:24.757] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:25.263] <TB1>     INFO: Expecting 2560 events.
[15:59:26.222] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:26.223] <TB1>     INFO: Test took 1467ms.
[15:59:26.225] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:26.731] <TB1>     INFO: Expecting 2560 events.
[15:59:27.692] <TB1>     INFO: 2560 events read in total (246ms).
[15:59:27.692] <TB1>     INFO: Test took 1467ms.
[15:59:27.695] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:28.201] <TB1>     INFO: Expecting 2560 events.
[15:59:29.160] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:29.160] <TB1>     INFO: Test took 1465ms.
[15:59:29.162] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:29.672] <TB1>     INFO: Expecting 2560 events.
[15:59:30.629] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:30.630] <TB1>     INFO: Test took 1469ms.
[15:59:30.632] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:31.138] <TB1>     INFO: Expecting 2560 events.
[15:59:32.095] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:32.095] <TB1>     INFO: Test took 1463ms.
[15:59:33.123] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:59:33.123] <TB1>     INFO: PH scale (per ROC):    82  85  80  76  82  74  79  69  81  75  77  79  78  82  65  69
[15:59:33.123] <TB1>     INFO: PH offset (per ROC):  177 169 176 171 176 184 195 202 187 176 181 184 172 170 181 177
[15:59:33.300] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:59:33.303] <TB1>     INFO: ######################################################################
[15:59:33.303] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:59:33.303] <TB1>     INFO: ######################################################################
[15:59:33.303] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:59:33.316] <TB1>     INFO: scanning low vcal = 10
[15:59:33.662] <TB1>     INFO: Expecting 41600 events.
[15:59:37.383] <TB1>     INFO: 41600 events read in total (3006ms).
[15:59:37.383] <TB1>     INFO: Test took 4067ms.
[15:59:37.385] <TB1>     INFO: scanning low vcal = 20
[15:59:37.891] <TB1>     INFO: Expecting 41600 events.
[15:59:41.601] <TB1>     INFO: 41600 events read in total (2995ms).
[15:59:41.602] <TB1>     INFO: Test took 4217ms.
[15:59:41.603] <TB1>     INFO: scanning low vcal = 30
[15:59:42.110] <TB1>     INFO: Expecting 41600 events.
[15:59:45.845] <TB1>     INFO: 41600 events read in total (3020ms).
[15:59:45.845] <TB1>     INFO: Test took 4242ms.
[15:59:45.847] <TB1>     INFO: scanning low vcal = 40
[15:59:46.348] <TB1>     INFO: Expecting 41600 events.
[15:59:50.589] <TB1>     INFO: 41600 events read in total (3526ms).
[15:59:50.590] <TB1>     INFO: Test took 4743ms.
[15:59:50.593] <TB1>     INFO: scanning low vcal = 50
[15:59:51.014] <TB1>     INFO: Expecting 41600 events.
[15:59:55.271] <TB1>     INFO: 41600 events read in total (3542ms).
[15:59:55.272] <TB1>     INFO: Test took 4678ms.
[15:59:55.275] <TB1>     INFO: scanning low vcal = 60
[15:59:55.698] <TB1>     INFO: Expecting 41600 events.
[15:59:59.956] <TB1>     INFO: 41600 events read in total (3543ms).
[15:59:59.957] <TB1>     INFO: Test took 4682ms.
[15:59:59.960] <TB1>     INFO: scanning low vcal = 70
[16:00:00.379] <TB1>     INFO: Expecting 41600 events.
[16:00:04.619] <TB1>     INFO: 41600 events read in total (3525ms).
[16:00:04.619] <TB1>     INFO: Test took 4659ms.
[16:00:04.623] <TB1>     INFO: scanning low vcal = 80
[16:00:05.046] <TB1>     INFO: Expecting 41600 events.
[16:00:09.307] <TB1>     INFO: 41600 events read in total (3547ms).
[16:00:09.307] <TB1>     INFO: Test took 4684ms.
[16:00:09.310] <TB1>     INFO: scanning low vcal = 90
[16:00:09.731] <TB1>     INFO: Expecting 41600 events.
[16:00:13.986] <TB1>     INFO: 41600 events read in total (3540ms).
[16:00:13.987] <TB1>     INFO: Test took 4677ms.
[16:00:13.990] <TB1>     INFO: scanning low vcal = 100
[16:00:14.413] <TB1>     INFO: Expecting 41600 events.
[16:00:18.803] <TB1>     INFO: 41600 events read in total (3675ms).
[16:00:18.803] <TB1>     INFO: Test took 4814ms.
[16:00:18.807] <TB1>     INFO: scanning low vcal = 110
[16:00:19.231] <TB1>     INFO: Expecting 41600 events.
[16:00:23.492] <TB1>     INFO: 41600 events read in total (3546ms).
[16:00:23.492] <TB1>     INFO: Test took 4685ms.
[16:00:23.496] <TB1>     INFO: scanning low vcal = 120
[16:00:23.917] <TB1>     INFO: Expecting 41600 events.
[16:00:28.169] <TB1>     INFO: 41600 events read in total (3537ms).
[16:00:28.170] <TB1>     INFO: Test took 4674ms.
[16:00:28.173] <TB1>     INFO: scanning low vcal = 130
[16:00:28.594] <TB1>     INFO: Expecting 41600 events.
[16:00:32.849] <TB1>     INFO: 41600 events read in total (3540ms).
[16:00:32.850] <TB1>     INFO: Test took 4677ms.
[16:00:32.853] <TB1>     INFO: scanning low vcal = 140
[16:00:33.276] <TB1>     INFO: Expecting 41600 events.
[16:00:37.522] <TB1>     INFO: 41600 events read in total (3531ms).
[16:00:37.523] <TB1>     INFO: Test took 4669ms.
[16:00:37.526] <TB1>     INFO: scanning low vcal = 150
[16:00:37.946] <TB1>     INFO: Expecting 41600 events.
[16:00:42.207] <TB1>     INFO: 41600 events read in total (3546ms).
[16:00:42.208] <TB1>     INFO: Test took 4682ms.
[16:00:42.211] <TB1>     INFO: scanning low vcal = 160
[16:00:42.629] <TB1>     INFO: Expecting 41600 events.
[16:00:46.875] <TB1>     INFO: 41600 events read in total (3531ms).
[16:00:46.875] <TB1>     INFO: Test took 4664ms.
[16:00:46.878] <TB1>     INFO: scanning low vcal = 170
[16:00:47.300] <TB1>     INFO: Expecting 41600 events.
[16:00:51.552] <TB1>     INFO: 41600 events read in total (3537ms).
[16:00:51.553] <TB1>     INFO: Test took 4675ms.
[16:00:51.559] <TB1>     INFO: scanning low vcal = 180
[16:00:51.976] <TB1>     INFO: Expecting 41600 events.
[16:00:56.244] <TB1>     INFO: 41600 events read in total (3553ms).
[16:00:56.245] <TB1>     INFO: Test took 4686ms.
[16:00:56.250] <TB1>     INFO: scanning low vcal = 190
[16:00:56.668] <TB1>     INFO: Expecting 41600 events.
[16:01:00.912] <TB1>     INFO: 41600 events read in total (3529ms).
[16:01:00.912] <TB1>     INFO: Test took 4662ms.
[16:01:00.916] <TB1>     INFO: scanning low vcal = 200
[16:01:01.341] <TB1>     INFO: Expecting 41600 events.
[16:01:05.599] <TB1>     INFO: 41600 events read in total (3543ms).
[16:01:05.600] <TB1>     INFO: Test took 4684ms.
[16:01:05.603] <TB1>     INFO: scanning low vcal = 210
[16:01:06.029] <TB1>     INFO: Expecting 41600 events.
[16:01:10.245] <TB1>     INFO: 41600 events read in total (3501ms).
[16:01:10.246] <TB1>     INFO: Test took 4643ms.
[16:01:10.249] <TB1>     INFO: scanning low vcal = 220
[16:01:10.675] <TB1>     INFO: Expecting 41600 events.
[16:01:14.890] <TB1>     INFO: 41600 events read in total (3500ms).
[16:01:14.891] <TB1>     INFO: Test took 4642ms.
[16:01:14.894] <TB1>     INFO: scanning low vcal = 230
[16:01:15.319] <TB1>     INFO: Expecting 41600 events.
[16:01:19.552] <TB1>     INFO: 41600 events read in total (3519ms).
[16:01:19.554] <TB1>     INFO: Test took 4660ms.
[16:01:19.558] <TB1>     INFO: scanning low vcal = 240
[16:01:19.973] <TB1>     INFO: Expecting 41600 events.
[16:01:24.228] <TB1>     INFO: 41600 events read in total (3539ms).
[16:01:24.229] <TB1>     INFO: Test took 4671ms.
[16:01:24.233] <TB1>     INFO: scanning low vcal = 250
[16:01:24.647] <TB1>     INFO: Expecting 41600 events.
[16:01:28.922] <TB1>     INFO: 41600 events read in total (3560ms).
[16:01:28.925] <TB1>     INFO: Test took 4692ms.
[16:01:28.929] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:01:29.343] <TB1>     INFO: Expecting 41600 events.
[16:01:33.638] <TB1>     INFO: 41600 events read in total (3580ms).
[16:01:33.640] <TB1>     INFO: Test took 4710ms.
[16:01:33.646] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:01:34.062] <TB1>     INFO: Expecting 41600 events.
[16:01:38.366] <TB1>     INFO: 41600 events read in total (3588ms).
[16:01:38.367] <TB1>     INFO: Test took 4721ms.
[16:01:38.371] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:01:38.744] <TB1>     INFO: Expecting 41600 events.
[16:01:43.021] <TB1>     INFO: 41600 events read in total (3562ms).
[16:01:43.022] <TB1>     INFO: Test took 4651ms.
[16:01:43.025] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:01:43.450] <TB1>     INFO: Expecting 41600 events.
[16:01:47.731] <TB1>     INFO: 41600 events read in total (3566ms).
[16:01:47.732] <TB1>     INFO: Test took 4706ms.
[16:01:47.735] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:01:48.156] <TB1>     INFO: Expecting 41600 events.
[16:01:52.427] <TB1>     INFO: 41600 events read in total (3556ms).
[16:01:52.427] <TB1>     INFO: Test took 4692ms.
[16:01:52.974] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:01:52.976] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:01:52.977] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:01:52.977] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:01:52.977] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:01:52.977] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:01:52.977] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:01:52.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:01:52.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:01:52.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:01:52.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:01:52.978] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:01:52.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:01:52.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:01:52.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:01:52.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:01:52.979] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:02:32.088] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:02:32.088] <TB1>     INFO: non-linearity mean:  0.963 0.958 0.964 0.966 0.964 0.958 0.963 0.961 0.968 0.961 0.957 0.954 0.956 0.951 0.959 0.958
[16:02:32.088] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.004 0.006 0.004 0.006 0.005 0.006 0.004 0.005 0.006 0.006 0.007 0.006 0.005 0.006
[16:02:32.089] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:02:32.112] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:02:32.134] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:02:32.157] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:02:32.179] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:02:32.201] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:02:32.224] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:02:32.246] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:02:32.269] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:02:32.291] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:02:32.313] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:02:32.336] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:02:32.358] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:02:32.381] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:02:32.403] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:02:32.425] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-32_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:02:32.448] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[16:02:32.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:02:32.455] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:02:32.455] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:02:32.459] <TB1>     INFO: ######################################################################
[16:02:32.459] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:02:32.459] <TB1>     INFO: ######################################################################
[16:02:32.461] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:02:32.472] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:02:32.472] <TB1>     INFO:     run 1 of 1
[16:02:32.472] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:32.814] <TB1>     INFO: Expecting 3120000 events.
[16:03:23.117] <TB1>     INFO: 1285705 events read in total (49588ms).
[16:04:10.826] <TB1>     INFO: 2567360 events read in total (97297ms).
[16:04:31.558] <TB1>     INFO: 3120000 events read in total (118029ms).
[16:04:31.593] <TB1>     INFO: Test took 119122ms.
[16:04:31.667] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:31.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:33.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:34.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:36.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:37.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:38.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:40.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:41.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:43.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:44.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:46.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:47.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:48.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:50.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:51.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:53.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:54.550] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395407360
[16:04:54.581] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:04:54.581] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0025, RMS = 1.06659
[16:04:54.581] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:04:54.581] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:04:54.581] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9041, RMS = 1.1494
[16:04:54.581] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:04:54.582] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:04:54.582] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.389, RMS = 1.31467
[16:04:54.582] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:04:54.582] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:04:54.582] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5741, RMS = 1.35943
[16:04:54.582] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:04:54.583] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:04:54.583] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5596, RMS = 1.2213
[16:04:54.583] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:04:54.583] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:04:54.583] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7248, RMS = 1.39428
[16:04:54.583] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:04:54.585] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:04:54.585] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4393, RMS = 1.39348
[16:04:54.585] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:04:54.585] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:04:54.585] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1751, RMS = 1.30903
[16:04:54.585] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:04:54.586] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:04:54.586] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4478, RMS = 1.80059
[16:04:54.586] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:04:54.586] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:04:54.586] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4541, RMS = 1.84841
[16:04:54.586] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:04:54.587] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:04:54.587] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.126, RMS = 1.17844
[16:04:54.587] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:04:54.587] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:04:54.587] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.955, RMS = 1.28481
[16:04:54.587] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:04:54.588] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:04:54.588] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5341, RMS = 1.32565
[16:04:54.588] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:04:54.588] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:04:54.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8855, RMS = 1.4904
[16:04:54.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:04:54.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:04:54.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4404, RMS = 1.62405
[16:04:54.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:04:54.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:04:54.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6829, RMS = 1.67476
[16:04:54.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:04:54.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:04:54.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2185, RMS = 1.57089
[16:04:54.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:04:54.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:04:54.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8751, RMS = 1.88196
[16:04:54.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:04:54.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:04:54.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.073, RMS = 0.784143
[16:04:54.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:04:54.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:04:54.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9981, RMS = 0.899522
[16:04:54.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:04:54.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:04:54.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0733, RMS = 0.920914
[16:04:54.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:04:54.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:04:54.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8756, RMS = 0.952217
[16:04:54.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:04:54.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:04:54.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8796, RMS = 1.34757
[16:04:54.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:04:54.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:04:54.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3121, RMS = 1.60257
[16:04:54.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:04:54.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:04:54.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5274, RMS = 1.55494
[16:04:54.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:04:54.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:04:54.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8646, RMS = 1.65418
[16:04:54.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:04:54.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:04:54.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2221, RMS = 1.55795
[16:04:54.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:04:54.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:04:54.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7015, RMS = 1.62188
[16:04:54.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:04:54.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:04:54.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0029, RMS = 1.64241
[16:04:54.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:04:54.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:04:54.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0207, RMS = 1.62395
[16:04:54.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:04:54.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:04:54.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4342, RMS = 1.33603
[16:04:54.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:04:54.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:04:54.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1714, RMS = 1.57516
[16:04:54.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:04:54.602] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[16:04:54.602] <TB1>     INFO: number of dead bumps (per ROC):     0    5    0    7    0    0    0    0    0    0    0    0    0    0    0    0
[16:04:54.603] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:04:54.699] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:04:54.699] <TB1>     INFO: enter test to run
[16:04:54.699] <TB1>     INFO:   test:  no parameter change
[16:04:54.700] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[16:04:54.700] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[16:04:54.701] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[16:04:54.701] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:04:55.228] <TB1>    QUIET: Connection to board 26 closed.
[16:04:55.228] <TB1>     INFO: pXar: this is the end, my friend
[16:04:55.228] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
