<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="glue.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="glue.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="glue.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="glue.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="glue.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="glue.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="glue_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="glue_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="glue_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sha1.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sha1_tb.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sha1_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sha1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sha1_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1384920136" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1384920136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384921722" xil_pn:in_ck="-6745871579874971173" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1384921722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../hdl/vhdl/c4b.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/c6b.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/glue.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/sha1_oc.vhdl"/>
      <outfile xil_pn:name="../../hdl/vhdl/sha1_tb.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/sha1_tb_driver.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/user_logic.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384922570" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7544543555879570822" xil_pn:start_ts="1384922570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384922570" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5252452526262720002" xil_pn:start_ts="1384922570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920136" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7832274199985531018" xil_pn:start_ts="1384920136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384921722" xil_pn:in_ck="-6745871579874971173" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1384921722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../hdl/vhdl/c4b.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/c6b.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/glue.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/sha1_oc.vhdl"/>
      <outfile xil_pn:name="../../hdl/vhdl/sha1_tb.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/sha1_tb_driver.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/user_logic.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"/>
      <outfile xil_pn:name="/opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384923489" xil_pn:in_ck="-6745871579874971173" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7251730883837767292" xil_pn:start_ts="1384923488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="sha1_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4452200496845217693" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7832274199985531018" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8057964415242488985" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920197" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2528533049217701376" xil_pn:start_ts="1384920197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384920204" xil_pn:in_ck="2780711003853407096" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4449291363180159504" xil_pn:start_ts="1384920197">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="glue.lso"/>
      <outfile xil_pn:name="glue.prj"/>
      <outfile xil_pn:name="glue.syr"/>
      <outfile xil_pn:name="glue.xst"/>
      <outfile xil_pn:name="glue_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1384920204" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3719145501989311150" xil_pn:start_ts="1384920204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
