\hypertarget{union__hw__gpio__psor}{}\section{\+\_\+hw\+\_\+gpio\+\_\+psor Union Reference}
\label{union__hw__gpio__psor}\index{\+\_\+hw\+\_\+gpio\+\_\+psor@{\+\_\+hw\+\_\+gpio\+\_\+psor}}


H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+S\+OR -\/ Port Set Output Register (W\+O\+RZ)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+gpio.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+psor\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__gpio__psor_a716509d37814fdd20c9ff9f45514d279}{}\label{union__hw__gpio__psor_a716509d37814fdd20c9ff9f45514d279}

\item 
struct \hyperlink{struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+psor\+::\+\_\+hw\+\_\+gpio\+\_\+psor\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__gpio__psor_a1e05287ce5a7b6de062bfd81e2ce538d}{}\label{union__hw__gpio__psor_a1e05287ce5a7b6de062bfd81e2ce538d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+S\+OR -\/ Port Set Output Register (W\+O\+RZ) 

Reset value\+: 0x00000000U

This register configures whether to set the fields of the P\+D\+OR. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
