;redcode
;assert 1
	SPL 0, -203
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	ADD 210, 60
	ADD 210, 60
	SPL 201, 300
	SUB -123, 0
	ADD @827, 106
	CMP -207, <-120
	SUB @827, 106
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	JMZ -7, @20
	SUB -207, <-120
	SLT 210, 60
	SPL 0, #2
	SLT -1, <-20
	SLT -1, <-20
	CMP 12, @10
	ADD @-127, 187
	ADD @-127, 187
	JMN -7, @20
	JMN -7, @20
	JMN -7, @20
	SUB @127, -46
	MOV -7, <20
	JMN -7, @20
	ADD @127, 106
	CMP -207, <-120
	ADD -207, <-120
	CMP -207, <-120
	SLT 100, 9
	ADD 100, 9
	ADD 100, 9
	SUB 721, 9
	JMN 1, @-1
	JMN 1, @-1
	SUB 0, @20
	JMN 1, @-1
	ADD 270, 60
	JMN 1, @-1
	ADD -123, <10
	ADD 270, 60
	MOV -7, <-20
	SPL 0, -202
	SPL 0, -203
	ADD -207, <-120
