{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586058699939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586058699943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 20:51:39 2020 " "Processing started: Sat Apr 04 20:51:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586058699943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058699943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058699943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586058700191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586058700191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586058705462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058705462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "clkDiv.v" "" { Text "D:/FPGA/accRISCV/CPU/clkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586058705463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058705463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accRISCV.v(87) " "Verilog HDL warning at accRISCV.v(87): extended using \"x\" or \"z\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1586058705463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accRISCV.v(92) " "Verilog HDL warning at accRISCV.v(92): extended using \"x\" or \"z\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1586058705464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accRISCV.v(93) " "Verilog HDL warning at accRISCV.v(93): extended using \"x\" or \"z\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1586058705464 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "accRISCV.v(98) " "Verilog HDL information at accRISCV.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586058705464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file accriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 accRISCV " "Found entity 1: accRISCV" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586058705464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058705464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586058705485 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED top.v(2) " "Output port \"LED\" at top.v(2) has no driver" {  } { { "top.v" "" { Text "D:/FPGA/accRISCV/CPU/top.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1586058705486 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv clkDiv:clkDiv_1 " "Elaborating entity \"clkDiv\" for hierarchy \"clkDiv:clkDiv_1\"" {  } { { "top.v" "clkDiv_1" { Text "D:/FPGA/accRISCV/CPU/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058705499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clkDiv.v(8) " "Verilog HDL assignment warning at clkDiv.v(8): truncated value with size 32 to match size of target (27)" {  } { { "clkDiv.v" "" { Text "D:/FPGA/accRISCV/CPU/clkDiv.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058705500 "|top|clkDiv:clkDiv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clkDiv.v(15) " "Verilog HDL assignment warning at clkDiv.v(15): truncated value with size 32 to match size of target (27)" {  } { { "clkDiv.v" "" { Text "D:/FPGA/accRISCV/CPU/clkDiv.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586058705500 "|top|clkDiv:clkDiv_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accRISCV accRISCV:CPU_1 " "Elaborating entity \"accRISCV\" for hierarchy \"accRISCV:CPU_1\"" {  } { { "top.v" "CPU_1" { Text "D:/FPGA/accRISCV/CPU/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058705500 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 31 7 operand accRISCV.v(15) " "Verilog HDL error at accRISCV.v(15): index 4 cannot fall outside the declared range \[31:7\] for vector \"operand\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 15 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058705512 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "0 31 7 operand accRISCV.v(15) " "Verilog HDL error at accRISCV.v(15): index 0 cannot fall outside the declared range \[31:7\] for vector \"operand\"" {  } { { "accRISCV.v" "" { Text "D:/FPGA/accRISCV/CPU/accRISCV.v" 15 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058705512 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "accRISCV:CPU_1 " "Can't elaborate user hierarchy \"accRISCV:CPU_1\"" {  } { { "top.v" "CPU_1" { Text "D:/FPGA/accRISCV/CPU/top.v" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586058705512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/accRISCV/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file D:/FPGA/accRISCV/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058705529 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586058705573 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 04 20:51:45 2020 " "Processing ended: Sat Apr 04 20:51:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586058705573 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586058705573 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586058705573 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058705573 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586058706187 ""}
