Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id C0804C4F726
	for <lists+qemu-devel@lfdr.de>; Tue, 11 Nov 2025 19:32:39 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vIt9E-0006gq-Ig; Tue, 11 Nov 2025 13:31:21 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1vIt84-0006EO-95
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 13:30:11 -0500
Received: from mail-pj1-x102e.google.com ([2607:f8b0:4864:20::102e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1vIt81-0007sC-CM
 for qemu-devel@nongnu.org; Tue, 11 Nov 2025 13:30:07 -0500
Received: by mail-pj1-x102e.google.com with SMTP id
 98e67ed59e1d1-3436a328bbbso48586a91.2
 for <qemu-devel@nongnu.org>; Tue, 11 Nov 2025 10:30:04 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1762885803; x=1763490603; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=37LBuNVcSSxT+XwzTMnXNk0k/jIZHkJqgpAuXQd/xeQ=;
 b=RnlpFUflfGiYNxALDI3KalO9VYPzzV0l+R1Le4ncyTDL5O9wo7Ljj6y16+DxYV3FOd
 9j85D9toE6EHnmGcLGy0nJ5nneIAiYlf2YTFtZEyQ79wTVBvvmQqE56WAtv8zaoafiIF
 J4s9EM37+TefmgBdtrOwNmJLm8HYfdKjALxe3rM2WuAJEZvmidjz8BXHPX5t1lgrAyq7
 56ObVnWSA+T1WsO3fxvEB4OYw64Tcrwphv+KqYP3vlVjo2h3TXN+qX28rnqAdGQV3/Zi
 1lBFSsZMDNY1r0Ok2NGr/lsvZV2TQFFHXaXaHVKq1HKsFfJ+HKCcHHm8pB2r0OAbe5ag
 cfCw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1762885803; x=1763490603;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=37LBuNVcSSxT+XwzTMnXNk0k/jIZHkJqgpAuXQd/xeQ=;
 b=lX3cyQC45xAQnDI/AmV03zsyyVU4V3temu/3N9YsF235U4oV1QCi7By868vnS8oIXN
 zpEZtrun+/H+F9F8lwZq7Oup5DS80IdBCt81cpMj5Yv0IH1KE0LoH+xResjKqXWkf0Hp
 jjYt+XV1q+EzvH6bDZGFsgsxNwOL1tnFH2wq2QtNRHV06DnlfEvQ9wZNZ2xyza8rKVYX
 r1vyQBiGyigC0Jt+ryJI0YC5uiLvoBfTFDAELjmeDEN6N1rP6CMJHX9wjmGAN2fnbNvh
 X/Nk9e6NAOFr7+uyu+mZ4MFrQC1sUD6dIkIZ7va2V4g7Heg/ZHMrrjpOC9IvDHtOwGo/
 atKg==
X-Gm-Message-State: AOJu0YyZoBoyB/EiS9FAVUFGOSQjp1ZqbfHm1AJn1vpbYWJ7RSEexDKe
 Ezu310WbJ4b/a7HpTS75nLJ2LMYqm1KNL1ka4NYoEqQoxNMrngWcDTPuU2XrXiWsGhQBP24H4cG
 5+nrQI0o=
X-Gm-Gg: ASbGncvWHGqwMW6govUQhZAWTK6NQvjBdUKKoQdoQDt7ALYjJcBB/v8MP7TdcqU8WOP
 9Z7kCJ1GAXKViRmxFJi5WhgmZ03NbmSRNHlbHtjIYWy1PQPyhN/jYhqslM2zvtuySdPLB4M+5SA
 IDTz30vFxMlFs9NVb4huZrkZopZaIV8di6Glh2s2tIGQtN+dDCtgXQusg/Mqc2JJnLn0zbg4ylZ
 xT9V+lqUWB4cro81icvtcy5UbivhVB0VVtrM8VPTu3Yk9ndOD+3oWbyN8LQFfDoLE2C5CI+WZOL
 ul852N6aa6jknJIjqqsK8eUGBmJ8yc5k0xeEM20xoTmBWmesViI2cWmYA+3FoPGL+o2oFw0Fe17
 dsc/4jbH5kTuk6kD+JvQ2gqzBLQDDAyBdDJV1bCW/O+naXN1IvfSXWu79v1L5aqZpMizrd+c+iI
 xT7H7Qkt7cvox6YRuLIc4wxNdf76sPx3GD9l90oQ==
X-Google-Smtp-Source: AGHT+IEO+JGjQE1MALLrRUvHhC4VHb6h9kR8T+y50WwBN4+KoEjg7gYN5+FXCGeODp+niOnCiwaVrw==
X-Received: by 2002:a17:90b:5101:b0:32d:db5b:7636 with SMTP id
 98e67ed59e1d1-343ddebef9amr272903a91.27.1762885803419; 
 Tue, 11 Nov 2025 10:30:03 -0800 (PST)
Received: from grind.dc1.ventanamicro.com ([179.93.21.233])
 by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-3434c2ffdecsm15207419a91.2.2025.11.11.10.29.57
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 11 Nov 2025 10:30:03 -0800 (PST)
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, alistair.francis@wdc.com, liwei1518@gmail.com,
 zhiwei_liu@linux.alibaba.com, palmer@dabbelt.com,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Andrew Jones <ajones@ventanamicro.com>
Subject: [PATCH v4 1/5] target/riscv/cpu.c: remove 'bare' condition for
 .profile
Date: Tue, 11 Nov 2025 15:29:40 -0300
Message-ID: <20251111182944.2895892-2-dbarboza@ventanamicro.com>
X-Mailer: git-send-email 2.51.1
In-Reply-To: <20251111182944.2895892-1-dbarboza@ventanamicro.com>
References: <20251111182944.2895892-1-dbarboza@ventanamicro.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::102e;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pj1-x102e.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

We want to configure other CPU types to use profiles as an alternative
to adding every profile extension explicitly, i.e. a profile is nothing
more than an extension bundle.

This means that a vendor CPU can set .profile=rva23s64 while having the
same handling as any other vendor CPU. Same thing with all other CPU
types.

Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
---
 target/riscv/cpu.c | 1 -
 1 file changed, 1 deletion(-)

diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 73d4280d7c..975f7953e1 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -2792,7 +2792,6 @@ static void riscv_cpu_class_base_init(ObjectClass *c, const void *data)
         mcc->def->bare |= def->bare;
         if (def->profile) {
             assert(profile_extends(def->profile, mcc->def->profile));
-            assert(mcc->def->bare);
             mcc->def->profile = def->profile;
         }
         if (def->misa_mxl_max) {
-- 
2.51.1


