vendor_name = ModelSim
source_file = 1, E:/Documentos/VHDL/Questao1/FLIP-FLOP/FLIPFLOPD.vhd
source_file = 1, E:/Documentos/VHDL/Questao1/FLIP-FLOP/FLIPFLOPD.vwf
source_file = 1, E:/Documentos/VHDL/Questao1/FLIP-FLOP/FLIPFLOPJK.vhd
source_file = 1, E:/Documentos/VHDL/Questao1/FLIP-FLOP/FLIPFLOPJK.vwf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/Documentos/VHDL/Questao1/FLIP-FLOP/db/Flip-Flop.cbx.xml
design_name = FLIPFLOPD
instance = comp, \Dados_out~output\, Dados_out~output, FLIPFLOPD, 1
instance = comp, \Dados_in~input\, Dados_in~input, FLIPFLOPD, 1
instance = comp, \Clock~input\, Clock~input, FLIPFLOPD, 1
instance = comp, \Dados_out$latch\, Dados_out$latch, FLIPFLOPD, 1
