# Creating-and-using-custom-IP-blocks-both-in-Verilog-and-using-High-Level-Synthesis
![Screenshot](n7.png)
![Screenshot](n6.png)
![Screenshot](n5.png)
![Screenshot](n4.png)
![Screenshot](n3.png)
![Screenshot](n2.png)
![Screenshot](n1.png)
