/*
 * Generated by Bluespec Compiler (build 7d25cde)
 * 
 * On Sun Feb  4 22:37:05 EST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkMemServerIndicationOutputPipes.h"


/* Literal declarations */
static unsigned int const UWide_literal_128_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_128_h0(128u, UWide_literal_128_h0_arr);
static unsigned int const UWide_literal_192_h0_arr[] = { 0u, 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_192_h0(192u, UWide_literal_192_h0_arr);


/* Constructor */
MOD_mkMemServerIndicationOutputPipes::MOD_mkMemServerIndicationOutputPipes(tSimStateHdl simHdl,
									   char const *name,
									   Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_addrResponse_responseAdapter_bits(simHdl,
					   "addrResponse_responseAdapter_bits",
					   this,
					   64u,
					   0llu,
					   (tUInt8)0u),
    INST_addrResponse_responseAdapter_count(simHdl,
					    "addrResponse_responseAdapter_count",
					    this,
					    1u,
					    (tUInt8)0u,
					    (tUInt8)0u),
    INST_addrResponse_responseAdapter_notEmptyReg(simHdl,
						  "addrResponse_responseAdapter_notEmptyReg",
						  this,
						  1u,
						  (tUInt8)0u,
						  (tUInt8)0u),
    INST_addrResponse_responseAdapter_shift(simHdl,
					    "addrResponse_responseAdapter_shift",
					    this,
					    7u,
					    (tUInt8)0u,
					    (tUInt8)0u),
    INST_error_responseAdapter_bits(simHdl,
				    "error_responseAdapter_bits",
				    this,
				    192u,
				    UWide_literal_192_h0,
				    (tUInt8)0u),
    INST_error_responseAdapter_count(simHdl,
				     "error_responseAdapter_count",
				     this,
				     3u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_error_responseAdapter_notEmptyReg(simHdl,
					   "error_responseAdapter_notEmptyReg",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_error_responseAdapter_shift(simHdl, "error_responseAdapter_shift", this, 9u, 0u, (tUInt8)0u),
    INST_reportMemoryTraffic_responseAdapter_bits(simHdl,
						  "reportMemoryTraffic_responseAdapter_bits",
						  this,
						  64u,
						  0llu,
						  (tUInt8)0u),
    INST_reportMemoryTraffic_responseAdapter_count(simHdl,
						   "reportMemoryTraffic_responseAdapter_count",
						   this,
						   1u,
						   (tUInt8)0u,
						   (tUInt8)0u),
    INST_reportMemoryTraffic_responseAdapter_notEmptyReg(simHdl,
							 "reportMemoryTraffic_responseAdapter_notEmptyReg",
							 this,
							 1u,
							 (tUInt8)0u,
							 (tUInt8)0u),
    INST_reportMemoryTraffic_responseAdapter_shift(simHdl,
						   "reportMemoryTraffic_responseAdapter_shift",
						   this,
						   7u,
						   (tUInt8)0u,
						   (tUInt8)0u),
    INST_reportStateDbg_responseAdapter_bits(simHdl,
					     "reportStateDbg_responseAdapter_bits",
					     this,
					     128u,
					     UWide_literal_128_h0,
					     (tUInt8)0u),
    INST_reportStateDbg_responseAdapter_count(simHdl,
					      "reportStateDbg_responseAdapter_count",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_reportStateDbg_responseAdapter_notEmptyReg(simHdl,
						    "reportStateDbg_responseAdapter_notEmptyReg",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_reportStateDbg_responseAdapter_shift(simHdl,
					      "reportStateDbg_responseAdapter_shift",
					      this,
					      8u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_x__h1546(192u),
    DEF_x__h1294(128u),
    DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651(160u),
    DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399(96u),
    DEF_x__h1644(192u),
    DEF_x__h1392(128u)
{
  PORT_methods_reportStateDbg_enq_v.setSize(128u);
  PORT_methods_reportStateDbg_enq_v.clear();
  PORT_methods_error_enq_v.setSize(192u);
  PORT_methods_error_enq_v.clear();
  symbol_count = 22u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMemServerIndicationOutputPipes::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "addrResponse_responseAdapter_bits",
	      SYM_MODULE,
	      &INST_addrResponse_responseAdapter_bits);
  init_symbol(&symbols[1u],
	      "addrResponse_responseAdapter_count",
	      SYM_MODULE,
	      &INST_addrResponse_responseAdapter_count);
  init_symbol(&symbols[2u],
	      "addrResponse_responseAdapter_notEmptyReg",
	      SYM_MODULE,
	      &INST_addrResponse_responseAdapter_notEmptyReg);
  init_symbol(&symbols[3u],
	      "addrResponse_responseAdapter_notEmptyReg__h723",
	      SYM_DEF,
	      &DEF_addrResponse_responseAdapter_notEmptyReg__h723,
	      1u);
  init_symbol(&symbols[4u],
	      "addrResponse_responseAdapter_shift",
	      SYM_MODULE,
	      &INST_addrResponse_responseAdapter_shift);
  init_symbol(&symbols[5u],
	      "error_responseAdapter_bits",
	      SYM_MODULE,
	      &INST_error_responseAdapter_bits);
  init_symbol(&symbols[6u],
	      "error_responseAdapter_count",
	      SYM_MODULE,
	      &INST_error_responseAdapter_count);
  init_symbol(&symbols[7u],
	      "error_responseAdapter_notEmptyReg",
	      SYM_MODULE,
	      &INST_error_responseAdapter_notEmptyReg);
  init_symbol(&symbols[8u],
	      "error_responseAdapter_notEmptyReg__h888",
	      SYM_DEF,
	      &DEF_error_responseAdapter_notEmptyReg__h888,
	      1u);
  init_symbol(&symbols[9u],
	      "error_responseAdapter_shift",
	      SYM_MODULE,
	      &INST_error_responseAdapter_shift);
  init_symbol(&symbols[10u], "methods_error_enq_v", SYM_PORT, &PORT_methods_error_enq_v, 192u);
  init_symbol(&symbols[11u],
	      "methods_reportStateDbg_enq_v",
	      SYM_PORT,
	      &PORT_methods_reportStateDbg_enq_v,
	      128u);
  init_symbol(&symbols[12u],
	      "reportMemoryTraffic_responseAdapter_bits",
	      SYM_MODULE,
	      &INST_reportMemoryTraffic_responseAdapter_bits);
  init_symbol(&symbols[13u],
	      "reportMemoryTraffic_responseAdapter_count",
	      SYM_MODULE,
	      &INST_reportMemoryTraffic_responseAdapter_count);
  init_symbol(&symbols[14u],
	      "reportMemoryTraffic_responseAdapter_notEmptyReg",
	      SYM_MODULE,
	      &INST_reportMemoryTraffic_responseAdapter_notEmptyReg);
  init_symbol(&symbols[15u],
	      "reportMemoryTraffic_responseAdapter_notEmptyReg__h842",
	      SYM_DEF,
	      &DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842,
	      1u);
  init_symbol(&symbols[16u],
	      "reportMemoryTraffic_responseAdapter_shift",
	      SYM_MODULE,
	      &INST_reportMemoryTraffic_responseAdapter_shift);
  init_symbol(&symbols[17u],
	      "reportStateDbg_responseAdapter_bits",
	      SYM_MODULE,
	      &INST_reportStateDbg_responseAdapter_bits);
  init_symbol(&symbols[18u],
	      "reportStateDbg_responseAdapter_count",
	      SYM_MODULE,
	      &INST_reportStateDbg_responseAdapter_count);
  init_symbol(&symbols[19u],
	      "reportStateDbg_responseAdapter_notEmptyReg",
	      SYM_MODULE,
	      &INST_reportStateDbg_responseAdapter_notEmptyReg);
  init_symbol(&symbols[20u],
	      "reportStateDbg_responseAdapter_notEmptyReg__h772",
	      SYM_DEF,
	      &DEF_reportStateDbg_responseAdapter_notEmptyReg__h772,
	      1u);
  init_symbol(&symbols[21u],
	      "reportStateDbg_responseAdapter_shift",
	      SYM_MODULE,
	      &INST_reportStateDbg_responseAdapter_shift);
}


/* Rule actions */


/* Methods */

tUInt32 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_messageSize_size(tUInt32 ARG_portalIfc_messageSize_size_methodNumber)
{
  tUInt32 PORT_portalIfc_messageSize_size;
  switch (ARG_portalIfc_messageSize_size_methodNumber) {
  case 0u:
  case 2u:
    PORT_portalIfc_messageSize_size = 64u;
    break;
  case 1u:
    PORT_portalIfc_messageSize_size = 128u;
    break;
  default:
    PORT_portalIfc_messageSize_size = 192u;
  }
  return PORT_portalIfc_messageSize_size;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_messageSize_size()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_messageSize_size;
  tUInt8 PORT_RDY_portalIfc_messageSize_size;
  DEF_CAN_FIRE_portalIfc_messageSize_size = (tUInt8)1u;
  PORT_RDY_portalIfc_messageSize_size = DEF_CAN_FIRE_portalIfc_messageSize_size;
  return PORT_RDY_portalIfc_messageSize_size;
}

void MOD_mkMemServerIndicationOutputPipes::METH_methods_addrResponse_enq(tUInt64 ARG_methods_addrResponse_enq_v)
{
  INST_addrResponse_responseAdapter_bits.METH_write(ARG_methods_addrResponse_enq_v);
  INST_addrResponse_responseAdapter_notEmptyReg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_addrResponse_enq()
{
  tUInt8 DEF_CAN_FIRE_methods_addrResponse_enq;
  tUInt8 PORT_RDY_methods_addrResponse_enq;
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2 = !DEF_addrResponse_responseAdapter_notEmptyReg__h723;
  DEF_CAN_FIRE_methods_addrResponse_enq = DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2;
  PORT_RDY_methods_addrResponse_enq = DEF_CAN_FIRE_methods_addrResponse_enq;
  return PORT_RDY_methods_addrResponse_enq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_methods_addrResponse_notFull()
{
  tUInt8 PORT_methods_addrResponse_notFull;
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2 = !DEF_addrResponse_responseAdapter_notEmptyReg__h723;
  PORT_methods_addrResponse_notFull = DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2;
  return PORT_methods_addrResponse_notFull;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_addrResponse_notFull()
{
  tUInt8 DEF_CAN_FIRE_methods_addrResponse_notFull;
  tUInt8 PORT_RDY_methods_addrResponse_notFull;
  DEF_CAN_FIRE_methods_addrResponse_notFull = (tUInt8)1u;
  PORT_RDY_methods_addrResponse_notFull = DEF_CAN_FIRE_methods_addrResponse_notFull;
  return PORT_RDY_methods_addrResponse_notFull;
}

void MOD_mkMemServerIndicationOutputPipes::METH_methods_reportStateDbg_enq(tUWide ARG_methods_reportStateDbg_enq_v)
{
  PORT_methods_reportStateDbg_enq_v = ARG_methods_reportStateDbg_enq_v;
  INST_reportStateDbg_responseAdapter_bits.METH_write(ARG_methods_reportStateDbg_enq_v);
  INST_reportStateDbg_responseAdapter_notEmptyReg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_reportStateDbg_enq()
{
  tUInt8 DEF_CAN_FIRE_methods_reportStateDbg_enq;
  tUInt8 PORT_RDY_methods_reportStateDbg_enq;
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4 = !DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
  DEF_CAN_FIRE_methods_reportStateDbg_enq = DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4;
  PORT_RDY_methods_reportStateDbg_enq = DEF_CAN_FIRE_methods_reportStateDbg_enq;
  return PORT_RDY_methods_reportStateDbg_enq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_methods_reportStateDbg_notFull()
{
  tUInt8 PORT_methods_reportStateDbg_notFull;
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4 = !DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
  PORT_methods_reportStateDbg_notFull = DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4;
  return PORT_methods_reportStateDbg_notFull;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_reportStateDbg_notFull()
{
  tUInt8 DEF_CAN_FIRE_methods_reportStateDbg_notFull;
  tUInt8 PORT_RDY_methods_reportStateDbg_notFull;
  DEF_CAN_FIRE_methods_reportStateDbg_notFull = (tUInt8)1u;
  PORT_RDY_methods_reportStateDbg_notFull = DEF_CAN_FIRE_methods_reportStateDbg_notFull;
  return PORT_RDY_methods_reportStateDbg_notFull;
}

void MOD_mkMemServerIndicationOutputPipes::METH_methods_reportMemoryTraffic_enq(tUInt64 ARG_methods_reportMemoryTraffic_enq_v)
{
  INST_reportMemoryTraffic_responseAdapter_bits.METH_write(ARG_methods_reportMemoryTraffic_enq_v);
  INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_reportMemoryTraffic_enq()
{
  tUInt8 DEF_CAN_FIRE_methods_reportMemoryTraffic_enq;
  tUInt8 PORT_RDY_methods_reportMemoryTraffic_enq;
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6 = !DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
  DEF_CAN_FIRE_methods_reportMemoryTraffic_enq = DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6;
  PORT_RDY_methods_reportMemoryTraffic_enq = DEF_CAN_FIRE_methods_reportMemoryTraffic_enq;
  return PORT_RDY_methods_reportMemoryTraffic_enq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_methods_reportMemoryTraffic_notFull()
{
  tUInt8 PORT_methods_reportMemoryTraffic_notFull;
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6 = !DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
  PORT_methods_reportMemoryTraffic_notFull = DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6;
  return PORT_methods_reportMemoryTraffic_notFull;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_reportMemoryTraffic_notFull()
{
  tUInt8 DEF_CAN_FIRE_methods_reportMemoryTraffic_notFull;
  tUInt8 PORT_RDY_methods_reportMemoryTraffic_notFull;
  DEF_CAN_FIRE_methods_reportMemoryTraffic_notFull = (tUInt8)1u;
  PORT_RDY_methods_reportMemoryTraffic_notFull = DEF_CAN_FIRE_methods_reportMemoryTraffic_notFull;
  return PORT_RDY_methods_reportMemoryTraffic_notFull;
}

void MOD_mkMemServerIndicationOutputPipes::METH_methods_error_enq(tUWide ARG_methods_error_enq_v)
{
  PORT_methods_error_enq_v = ARG_methods_error_enq_v;
  INST_error_responseAdapter_bits.METH_write(ARG_methods_error_enq_v);
  INST_error_responseAdapter_notEmptyReg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_error_enq()
{
  tUInt8 DEF_CAN_FIRE_methods_error_enq;
  tUInt8 PORT_RDY_methods_error_enq;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_error_responseAdapter_notEmptyReg___d8 = !DEF_error_responseAdapter_notEmptyReg__h888;
  DEF_CAN_FIRE_methods_error_enq = DEF_NOT_error_responseAdapter_notEmptyReg___d8;
  PORT_RDY_methods_error_enq = DEF_CAN_FIRE_methods_error_enq;
  return PORT_RDY_methods_error_enq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_methods_error_notFull()
{
  tUInt8 PORT_methods_error_notFull;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  DEF_NOT_error_responseAdapter_notEmptyReg___d8 = !DEF_error_responseAdapter_notEmptyReg__h888;
  PORT_methods_error_notFull = DEF_NOT_error_responseAdapter_notEmptyReg___d8;
  return PORT_methods_error_notFull;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_methods_error_notFull()
{
  tUInt8 DEF_CAN_FIRE_methods_error_notFull;
  tUInt8 PORT_RDY_methods_error_notFull;
  DEF_CAN_FIRE_methods_error_notFull = (tUInt8)1u;
  PORT_RDY_methods_error_notFull = DEF_CAN_FIRE_methods_error_notFull;
  return PORT_RDY_methods_error_notFull;
}

tUInt32 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_0_first()
{
  tUInt32 PORT_portalIfc_indications_0_first;
  DEF_x__h1167 = INST_addrResponse_responseAdapter_bits.METH_read();
  PORT_portalIfc_indications_0_first = (tUInt32)(DEF_x__h1167 >> 32u);
  return PORT_portalIfc_indications_0_first;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_0_first()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_0_first;
  tUInt8 PORT_RDY_portalIfc_indications_0_first;
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_0_first = DEF_addrResponse_responseAdapter_notEmptyReg__h723;
  PORT_RDY_portalIfc_indications_0_first = DEF_CAN_FIRE_portalIfc_indications_0_first;
  return PORT_RDY_portalIfc_indications_0_first;
}

void MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_0_deq()
{
  tUInt8 DEF_x__h1252;
  tUInt8 DEF_x__h1224;
  tUInt8 DEF_NOT_addrResponse_responseAdapter_count_5___d16;
  tUInt8 DEF_NOT_addrResponse_responseAdapter_count_5_6_AND_ETC___d18;
  tUInt64 DEF_x__h1265;
  tUInt32 DEF_addrResponse_responseAdapter_bits_BITS_31_TO_0___h1273;
  tUInt8 DEF_addrResponse_responseAdapter_count__h1190;
  tUInt8 DEF__read__h169;
  DEF__read__h169 = INST_addrResponse_responseAdapter_shift.METH_read();
  DEF_x__h1167 = INST_addrResponse_responseAdapter_bits.METH_read();
  DEF_addrResponse_responseAdapter_count__h1190 = INST_addrResponse_responseAdapter_count.METH_read();
  DEF_addrResponse_responseAdapter_bits_BITS_31_TO_0___h1273 = (tUInt32)(DEF_x__h1167);
  DEF_x__h1265 = (((tUInt64)(DEF_addrResponse_responseAdapter_bits_BITS_31_TO_0___h1273)) << 32u) | (tUInt64)(0u);
  DEF_NOT_addrResponse_responseAdapter_count_5___d16 = !DEF_addrResponse_responseAdapter_count__h1190;
  DEF_x__h1224 = (tUInt8)1u & (DEF_addrResponse_responseAdapter_count__h1190 + (tUInt8)1u);
  DEF_NOT_addrResponse_responseAdapter_count_5_6_AND_ETC___d18 = DEF_NOT_addrResponse_responseAdapter_count_5___d16 && DEF_x__h1224;
  DEF_x__h1252 = (tUInt8)127u & (DEF__read__h169 + (tUInt8)32u);
  INST_addrResponse_responseAdapter_count.METH_write(DEF_NOT_addrResponse_responseAdapter_count_5_6_AND_ETC___d18);
  if (DEF_addrResponse_responseAdapter_count__h1190)
    INST_addrResponse_responseAdapter_notEmptyReg.METH_write((tUInt8)0u);
  if (DEF_NOT_addrResponse_responseAdapter_count_5___d16)
    INST_addrResponse_responseAdapter_shift.METH_write(DEF_x__h1252);
  if (DEF_NOT_addrResponse_responseAdapter_count_5___d16)
    INST_addrResponse_responseAdapter_bits.METH_write(DEF_x__h1265);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_0_deq()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_0_deq;
  tUInt8 PORT_RDY_portalIfc_indications_0_deq;
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_0_deq = DEF_addrResponse_responseAdapter_notEmptyReg__h723;
  PORT_RDY_portalIfc_indications_0_deq = DEF_CAN_FIRE_portalIfc_indications_0_deq;
  return PORT_RDY_portalIfc_indications_0_deq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_0_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_0_notEmpty;
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  PORT_portalIfc_indications_0_notEmpty = DEF_addrResponse_responseAdapter_notEmptyReg__h723;
  return PORT_portalIfc_indications_0_notEmpty;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_0_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_0_notEmpty;
  tUInt8 PORT_RDY_portalIfc_indications_0_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_0_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_0_notEmpty = DEF_CAN_FIRE_portalIfc_indications_0_notEmpty;
  return PORT_RDY_portalIfc_indications_0_notEmpty;
}

tUInt32 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_1_first()
{
  tUInt32 PORT_portalIfc_indications_1_first;
  DEF_x__h1294 = INST_reportStateDbg_responseAdapter_bits.METH_read();
  PORT_portalIfc_indications_1_first = DEF_x__h1294.get_whole_word(3u);
  return PORT_portalIfc_indications_1_first;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_1_first()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_1_first;
  tUInt8 PORT_RDY_portalIfc_indications_1_first;
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_1_first = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
  PORT_RDY_portalIfc_indications_1_first = DEF_CAN_FIRE_portalIfc_indications_1_first;
  return PORT_RDY_portalIfc_indications_1_first;
}

void MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_1_deq()
{
  tUInt8 DEF_x__h1379;
  tUInt8 DEF_NOT_reportStateDbg_responseAdapter_count_4_EQ_3_5___d28;
  tUInt8 DEF_x__h1351;
  tUInt8 DEF_reportStateDbg_responseAdapter_count_4_EQ_3___d25;
  tUInt8 DEF_IF_reportStateDbg_responseAdapter_count_4_EQ_3_ETC___d27;
  tUInt8 DEF__read__h290;
  tUInt8 DEF__read__h326;
  DEF_x__h1294 = INST_reportStateDbg_responseAdapter_bits.METH_read();
  DEF__read__h326 = INST_reportStateDbg_responseAdapter_shift.METH_read();
  DEF__read__h290 = INST_reportStateDbg_responseAdapter_count.METH_read();
  wop_primExtractWide(96u,
		      128u,
		      DEF_x__h1294,
		      32u,
		      95u,
		      32u,
		      0u,
		      DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399);
  DEF_reportStateDbg_responseAdapter_count_4_EQ_3___d25 = DEF__read__h290 == (tUInt8)3u;
  DEF_x__h1351 = (tUInt8)3u & (DEF__read__h290 + (tUInt8)1u);
  DEF_IF_reportStateDbg_responseAdapter_count_4_EQ_3_ETC___d27 = DEF_reportStateDbg_responseAdapter_count_4_EQ_3___d25 ? (tUInt8)0u : DEF_x__h1351;
  DEF_x__h1392.set_whole_word(DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399.get_whole_word(2u),
			      3u).set_whole_word(DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399.get_whole_word(1u),
						 2u).build_concat((((tUInt64)(DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399.get_whole_word(0u))) << 32u) | (tUInt64)(0u),
								  0u,
								  64u);
  DEF_NOT_reportStateDbg_responseAdapter_count_4_EQ_3_5___d28 = !DEF_reportStateDbg_responseAdapter_count_4_EQ_3___d25;
  DEF_x__h1379 = (tUInt8)255u & (DEF__read__h326 + (tUInt8)32u);
  INST_reportStateDbg_responseAdapter_count.METH_write(DEF_IF_reportStateDbg_responseAdapter_count_4_EQ_3_ETC___d27);
  if (DEF_reportStateDbg_responseAdapter_count_4_EQ_3___d25)
    INST_reportStateDbg_responseAdapter_notEmptyReg.METH_write((tUInt8)0u);
  if (DEF_NOT_reportStateDbg_responseAdapter_count_4_EQ_3_5___d28)
    INST_reportStateDbg_responseAdapter_shift.METH_write(DEF_x__h1379);
  if (DEF_NOT_reportStateDbg_responseAdapter_count_4_EQ_3_5___d28)
    INST_reportStateDbg_responseAdapter_bits.METH_write(DEF_x__h1392);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_1_deq()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_1_deq;
  tUInt8 PORT_RDY_portalIfc_indications_1_deq;
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_1_deq = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
  PORT_RDY_portalIfc_indications_1_deq = DEF_CAN_FIRE_portalIfc_indications_1_deq;
  return PORT_RDY_portalIfc_indications_1_deq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_1_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_1_notEmpty;
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  PORT_portalIfc_indications_1_notEmpty = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
  return PORT_portalIfc_indications_1_notEmpty;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_1_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_1_notEmpty;
  tUInt8 PORT_RDY_portalIfc_indications_1_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_1_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_1_notEmpty = DEF_CAN_FIRE_portalIfc_indications_1_notEmpty;
  return PORT_RDY_portalIfc_indications_1_notEmpty;
}

tUInt32 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_2_first()
{
  tUInt32 PORT_portalIfc_indications_2_first;
  DEF_x__h1420 = INST_reportMemoryTraffic_responseAdapter_bits.METH_read();
  PORT_portalIfc_indications_2_first = (tUInt32)(DEF_x__h1420 >> 32u);
  return PORT_portalIfc_indications_2_first;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_2_first()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_2_first;
  tUInt8 PORT_RDY_portalIfc_indications_2_first;
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_2_first = DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
  PORT_RDY_portalIfc_indications_2_first = DEF_CAN_FIRE_portalIfc_indications_2_first;
  return PORT_RDY_portalIfc_indications_2_first;
}

void MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_2_deq()
{
  tUInt8 DEF_x__h1505;
  tUInt8 DEF_x__h1477;
  tUInt8 DEF_NOT_reportMemoryTraffic_responseAdapter_count_4___d35;
  tUInt8 DEF_NOT_reportMemoryTraffic_responseAdapter_count__ETC___d37;
  tUInt64 DEF_x__h1518;
  tUInt32 DEF_reportMemoryTraffic_responseAdapter_bits_BITS_31_TO_0___h1525;
  tUInt8 DEF_reportMemoryTraffic_responseAdapter_count__h1443;
  tUInt8 DEF__read__h478;
  DEF_x__h1420 = INST_reportMemoryTraffic_responseAdapter_bits.METH_read();
  DEF__read__h478 = INST_reportMemoryTraffic_responseAdapter_shift.METH_read();
  DEF_reportMemoryTraffic_responseAdapter_count__h1443 = INST_reportMemoryTraffic_responseAdapter_count.METH_read();
  DEF_reportMemoryTraffic_responseAdapter_bits_BITS_31_TO_0___h1525 = (tUInt32)(DEF_x__h1420);
  DEF_x__h1518 = (((tUInt64)(DEF_reportMemoryTraffic_responseAdapter_bits_BITS_31_TO_0___h1525)) << 32u) | (tUInt64)(0u);
  DEF_NOT_reportMemoryTraffic_responseAdapter_count_4___d35 = !DEF_reportMemoryTraffic_responseAdapter_count__h1443;
  DEF_x__h1477 = (tUInt8)1u & (DEF_reportMemoryTraffic_responseAdapter_count__h1443 + (tUInt8)1u);
  DEF_NOT_reportMemoryTraffic_responseAdapter_count__ETC___d37 = DEF_NOT_reportMemoryTraffic_responseAdapter_count_4___d35 && DEF_x__h1477;
  DEF_x__h1505 = (tUInt8)127u & (DEF__read__h478 + (tUInt8)32u);
  INST_reportMemoryTraffic_responseAdapter_count.METH_write(DEF_NOT_reportMemoryTraffic_responseAdapter_count__ETC___d37);
  if (DEF_reportMemoryTraffic_responseAdapter_count__h1443)
    INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_write((tUInt8)0u);
  if (DEF_NOT_reportMemoryTraffic_responseAdapter_count_4___d35)
    INST_reportMemoryTraffic_responseAdapter_shift.METH_write(DEF_x__h1505);
  if (DEF_NOT_reportMemoryTraffic_responseAdapter_count_4___d35)
    INST_reportMemoryTraffic_responseAdapter_bits.METH_write(DEF_x__h1518);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_2_deq()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_2_deq;
  tUInt8 PORT_RDY_portalIfc_indications_2_deq;
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_2_deq = DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
  PORT_RDY_portalIfc_indications_2_deq = DEF_CAN_FIRE_portalIfc_indications_2_deq;
  return PORT_RDY_portalIfc_indications_2_deq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_2_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_2_notEmpty;
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  PORT_portalIfc_indications_2_notEmpty = DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
  return PORT_portalIfc_indications_2_notEmpty;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_2_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_2_notEmpty;
  tUInt8 PORT_RDY_portalIfc_indications_2_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_2_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_2_notEmpty = DEF_CAN_FIRE_portalIfc_indications_2_notEmpty;
  return PORT_RDY_portalIfc_indications_2_notEmpty;
}

tUInt32 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_3_first()
{
  tUInt32 PORT_portalIfc_indications_3_first;
  DEF_x__h1546 = INST_error_responseAdapter_bits.METH_read();
  PORT_portalIfc_indications_3_first = DEF_x__h1546.get_whole_word(5u);
  return PORT_portalIfc_indications_3_first;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_3_first()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_3_first;
  tUInt8 PORT_RDY_portalIfc_indications_3_first;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_3_first = DEF_error_responseAdapter_notEmptyReg__h888;
  PORT_RDY_portalIfc_indications_3_first = DEF_CAN_FIRE_portalIfc_indications_3_first;
  return PORT_RDY_portalIfc_indications_3_first;
}

void MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_3_deq()
{
  tUInt32 DEF_x__h1631;
  tUInt8 DEF_NOT_error_responseAdapter_count_3_EQ_5_4___d47;
  tUInt8 DEF_x__h1603;
  tUInt8 DEF_error_responseAdapter_count_3_EQ_5___d44;
  tUInt8 DEF_IF_error_responseAdapter_count_3_EQ_5_4_THEN_0_ETC___d46;
  tUInt8 DEF__read__h599;
  tUInt32 DEF__read__h635;
  DEF_x__h1546 = INST_error_responseAdapter_bits.METH_read();
  DEF__read__h635 = INST_error_responseAdapter_shift.METH_read();
  DEF__read__h599 = INST_error_responseAdapter_count.METH_read();
  wop_primExtractWide(160u,
		      192u,
		      DEF_x__h1546,
		      32u,
		      159u,
		      32u,
		      0u,
		      DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651);
  DEF_error_responseAdapter_count_3_EQ_5___d44 = DEF__read__h599 == (tUInt8)5u;
  DEF_x__h1603 = (tUInt8)7u & (DEF__read__h599 + (tUInt8)1u);
  DEF_IF_error_responseAdapter_count_3_EQ_5_4_THEN_0_ETC___d46 = DEF_error_responseAdapter_count_3_EQ_5___d44 ? (tUInt8)0u : DEF_x__h1603;
  DEF_x__h1644.set_whole_word(DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651.get_whole_word(4u),
			      5u).set_whole_word(DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651.get_whole_word(3u),
						 4u).set_whole_word(DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651.get_whole_word(2u),
								    3u).set_whole_word(DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651.get_whole_word(1u),
										       2u).build_concat((((tUInt64)(DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651.get_whole_word(0u))) << 32u) | (tUInt64)(0u),
													0u,
													64u);
  DEF_NOT_error_responseAdapter_count_3_EQ_5_4___d47 = !DEF_error_responseAdapter_count_3_EQ_5___d44;
  DEF_x__h1631 = 511u & (DEF__read__h635 + 32u);
  INST_error_responseAdapter_count.METH_write(DEF_IF_error_responseAdapter_count_3_EQ_5_4_THEN_0_ETC___d46);
  if (DEF_error_responseAdapter_count_3_EQ_5___d44)
    INST_error_responseAdapter_notEmptyReg.METH_write((tUInt8)0u);
  if (DEF_NOT_error_responseAdapter_count_3_EQ_5_4___d47)
    INST_error_responseAdapter_shift.METH_write(DEF_x__h1631);
  if (DEF_NOT_error_responseAdapter_count_3_EQ_5_4___d47)
    INST_error_responseAdapter_bits.METH_write(DEF_x__h1644);
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_3_deq()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_3_deq;
  tUInt8 PORT_RDY_portalIfc_indications_3_deq;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  DEF_CAN_FIRE_portalIfc_indications_3_deq = DEF_error_responseAdapter_notEmptyReg__h888;
  PORT_RDY_portalIfc_indications_3_deq = DEF_CAN_FIRE_portalIfc_indications_3_deq;
  return PORT_RDY_portalIfc_indications_3_deq;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_indications_3_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_3_notEmpty;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  PORT_portalIfc_indications_3_notEmpty = DEF_error_responseAdapter_notEmptyReg__h888;
  return PORT_portalIfc_indications_3_notEmpty;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_indications_3_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_3_notEmpty;
  tUInt8 PORT_RDY_portalIfc_indications_3_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_3_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_3_notEmpty = DEF_CAN_FIRE_portalIfc_indications_3_notEmpty;
  return PORT_RDY_portalIfc_indications_3_notEmpty;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_intr_status()
{
  tUInt8 DEF_reportStateDbg_responseAdapter_notEmptyReg_OR__ETC___d53;
  tUInt8 PORT_portalIfc_intr_status;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  DEF_reportStateDbg_responseAdapter_notEmptyReg_OR__ETC___d53 = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 || (DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 || DEF_error_responseAdapter_notEmptyReg__h888);
  PORT_portalIfc_intr_status = DEF_addrResponse_responseAdapter_notEmptyReg__h723 || DEF_reportStateDbg_responseAdapter_notEmptyReg_OR__ETC___d53;
  return PORT_portalIfc_intr_status;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_intr_status()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_intr_status;
  tUInt8 PORT_RDY_portalIfc_intr_status;
  DEF_CAN_FIRE_portalIfc_intr_status = (tUInt8)1u;
  PORT_RDY_portalIfc_intr_status = DEF_CAN_FIRE_portalIfc_intr_status;
  return PORT_RDY_portalIfc_intr_status;
}

tUInt32 MOD_mkMemServerIndicationOutputPipes::METH_portalIfc_intr_channel()
{
  tUInt32 DEF_IF_reportStateDbg_responseAdapter_notEmptyReg__ETC___d56;
  tUInt32 PORT_portalIfc_intr_channel;
  DEF_error_responseAdapter_notEmptyReg__h888 = INST_error_responseAdapter_notEmptyReg.METH_read();
  DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.METH_read();
  DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = INST_reportStateDbg_responseAdapter_notEmptyReg.METH_read();
  DEF_addrResponse_responseAdapter_notEmptyReg__h723 = INST_addrResponse_responseAdapter_notEmptyReg.METH_read();
  DEF_IF_reportStateDbg_responseAdapter_notEmptyReg__ETC___d56 = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 ? 1u : (DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 ? 2u : (DEF_error_responseAdapter_notEmptyReg__h888 ? 3u : 4294967295u));
  PORT_portalIfc_intr_channel = DEF_addrResponse_responseAdapter_notEmptyReg__h723 ? 0u : DEF_IF_reportStateDbg_responseAdapter_notEmptyReg__ETC___d56;
  return PORT_portalIfc_intr_channel;
}

tUInt8 MOD_mkMemServerIndicationOutputPipes::METH_RDY_portalIfc_intr_channel()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_intr_channel;
  tUInt8 PORT_RDY_portalIfc_intr_channel;
  DEF_CAN_FIRE_portalIfc_intr_channel = (tUInt8)1u;
  PORT_RDY_portalIfc_intr_channel = DEF_CAN_FIRE_portalIfc_intr_channel;
  return PORT_RDY_portalIfc_intr_channel;
}


/* Reset routines */

void MOD_mkMemServerIndicationOutputPipes::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_reportStateDbg_responseAdapter_shift.reset_RST(ARG_rst_in);
  INST_reportStateDbg_responseAdapter_notEmptyReg.reset_RST(ARG_rst_in);
  INST_reportStateDbg_responseAdapter_count.reset_RST(ARG_rst_in);
  INST_reportStateDbg_responseAdapter_bits.reset_RST(ARG_rst_in);
  INST_reportMemoryTraffic_responseAdapter_shift.reset_RST(ARG_rst_in);
  INST_reportMemoryTraffic_responseAdapter_notEmptyReg.reset_RST(ARG_rst_in);
  INST_reportMemoryTraffic_responseAdapter_count.reset_RST(ARG_rst_in);
  INST_reportMemoryTraffic_responseAdapter_bits.reset_RST(ARG_rst_in);
  INST_error_responseAdapter_shift.reset_RST(ARG_rst_in);
  INST_error_responseAdapter_notEmptyReg.reset_RST(ARG_rst_in);
  INST_error_responseAdapter_count.reset_RST(ARG_rst_in);
  INST_error_responseAdapter_bits.reset_RST(ARG_rst_in);
  INST_addrResponse_responseAdapter_shift.reset_RST(ARG_rst_in);
  INST_addrResponse_responseAdapter_notEmptyReg.reset_RST(ARG_rst_in);
  INST_addrResponse_responseAdapter_count.reset_RST(ARG_rst_in);
  INST_addrResponse_responseAdapter_bits.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMemServerIndicationOutputPipes::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMemServerIndicationOutputPipes::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_addrResponse_responseAdapter_bits.dump_state(indent + 2u);
  INST_addrResponse_responseAdapter_count.dump_state(indent + 2u);
  INST_addrResponse_responseAdapter_notEmptyReg.dump_state(indent + 2u);
  INST_addrResponse_responseAdapter_shift.dump_state(indent + 2u);
  INST_error_responseAdapter_bits.dump_state(indent + 2u);
  INST_error_responseAdapter_count.dump_state(indent + 2u);
  INST_error_responseAdapter_notEmptyReg.dump_state(indent + 2u);
  INST_error_responseAdapter_shift.dump_state(indent + 2u);
  INST_reportMemoryTraffic_responseAdapter_bits.dump_state(indent + 2u);
  INST_reportMemoryTraffic_responseAdapter_count.dump_state(indent + 2u);
  INST_reportMemoryTraffic_responseAdapter_notEmptyReg.dump_state(indent + 2u);
  INST_reportMemoryTraffic_responseAdapter_shift.dump_state(indent + 2u);
  INST_reportStateDbg_responseAdapter_bits.dump_state(indent + 2u);
  INST_reportStateDbg_responseAdapter_count.dump_state(indent + 2u);
  INST_reportStateDbg_responseAdapter_notEmptyReg.dump_state(indent + 2u);
  INST_reportStateDbg_responseAdapter_shift.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMemServerIndicationOutputPipes::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 35u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_addrResponse_responseAdapter_notEmptyReg___d2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_error_responseAdapter_notEmptyReg___d8", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_reportStateDbg_responseAdapter_notEmptyReg___d4", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrResponse_responseAdapter_notEmptyReg__h723", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "error_responseAdapter_bits_BITS_159_TO_0___h1651", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "error_responseAdapter_notEmptyReg__h888", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportMemoryTraffic_responseAdapter_notEmptyReg__h842", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportStateDbg_responseAdapter_notEmptyReg__h772", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1167", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1294", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1392", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1420", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1546", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1644", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "methods_error_enq_v", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "methods_reportStateDbg_enq_v", 128u);
  num = INST_addrResponse_responseAdapter_bits.dump_VCD_defs(num);
  num = INST_addrResponse_responseAdapter_count.dump_VCD_defs(num);
  num = INST_addrResponse_responseAdapter_notEmptyReg.dump_VCD_defs(num);
  num = INST_addrResponse_responseAdapter_shift.dump_VCD_defs(num);
  num = INST_error_responseAdapter_bits.dump_VCD_defs(num);
  num = INST_error_responseAdapter_count.dump_VCD_defs(num);
  num = INST_error_responseAdapter_notEmptyReg.dump_VCD_defs(num);
  num = INST_error_responseAdapter_shift.dump_VCD_defs(num);
  num = INST_reportMemoryTraffic_responseAdapter_bits.dump_VCD_defs(num);
  num = INST_reportMemoryTraffic_responseAdapter_count.dump_VCD_defs(num);
  num = INST_reportMemoryTraffic_responseAdapter_notEmptyReg.dump_VCD_defs(num);
  num = INST_reportMemoryTraffic_responseAdapter_shift.dump_VCD_defs(num);
  num = INST_reportStateDbg_responseAdapter_bits.dump_VCD_defs(num);
  num = INST_reportStateDbg_responseAdapter_count.dump_VCD_defs(num);
  num = INST_reportStateDbg_responseAdapter_notEmptyReg.dump_VCD_defs(num);
  num = INST_reportStateDbg_responseAdapter_shift.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMemServerIndicationOutputPipes::dump_VCD(tVCDDumpType dt,
						    unsigned int levels,
						    MOD_mkMemServerIndicationOutputPipes &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMemServerIndicationOutputPipes::vcd_defs(tVCDDumpType dt,
						    MOD_mkMemServerIndicationOutputPipes &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2) != DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2, 1u);
	backing.DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2 = DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2;
      }
      ++num;
      if ((backing.DEF_NOT_error_responseAdapter_notEmptyReg___d8) != DEF_NOT_error_responseAdapter_notEmptyReg___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_error_responseAdapter_notEmptyReg___d8, 1u);
	backing.DEF_NOT_error_responseAdapter_notEmptyReg___d8 = DEF_NOT_error_responseAdapter_notEmptyReg___d8;
      }
      ++num;
      if ((backing.DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6) != DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6, 1u);
	backing.DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6 = DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6;
      }
      ++num;
      if ((backing.DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4) != DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4, 1u);
	backing.DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4 = DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_addrResponse_responseAdapter_notEmptyReg__h723) != DEF_addrResponse_responseAdapter_notEmptyReg__h723)
      {
	vcd_write_val(sim_hdl, num, DEF_addrResponse_responseAdapter_notEmptyReg__h723, 1u);
	backing.DEF_addrResponse_responseAdapter_notEmptyReg__h723 = DEF_addrResponse_responseAdapter_notEmptyReg__h723;
      }
      ++num;
      if ((backing.DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651) != DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651)
      {
	vcd_write_val(sim_hdl, num, DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651, 160u);
	backing.DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651 = DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651;
      }
      ++num;
      if ((backing.DEF_error_responseAdapter_notEmptyReg__h888) != DEF_error_responseAdapter_notEmptyReg__h888)
      {
	vcd_write_val(sim_hdl, num, DEF_error_responseAdapter_notEmptyReg__h888, 1u);
	backing.DEF_error_responseAdapter_notEmptyReg__h888 = DEF_error_responseAdapter_notEmptyReg__h888;
      }
      ++num;
      if ((backing.DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842) != DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842)
      {
	vcd_write_val(sim_hdl, num, DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842, 1u);
	backing.DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
      }
      ++num;
      if ((backing.DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399) != DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399)
      {
	vcd_write_val(sim_hdl, num, DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399, 96u);
	backing.DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399 = DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399;
      }
      ++num;
      if ((backing.DEF_reportStateDbg_responseAdapter_notEmptyReg__h772) != DEF_reportStateDbg_responseAdapter_notEmptyReg__h772)
      {
	vcd_write_val(sim_hdl, num, DEF_reportStateDbg_responseAdapter_notEmptyReg__h772, 1u);
	backing.DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
      }
      ++num;
      if ((backing.DEF_x__h1167) != DEF_x__h1167)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1167, 64u);
	backing.DEF_x__h1167 = DEF_x__h1167;
      }
      ++num;
      if ((backing.DEF_x__h1294) != DEF_x__h1294)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1294, 128u);
	backing.DEF_x__h1294 = DEF_x__h1294;
      }
      ++num;
      if ((backing.DEF_x__h1392) != DEF_x__h1392)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1392, 128u);
	backing.DEF_x__h1392 = DEF_x__h1392;
      }
      ++num;
      if ((backing.DEF_x__h1420) != DEF_x__h1420)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1420, 64u);
	backing.DEF_x__h1420 = DEF_x__h1420;
      }
      ++num;
      if ((backing.DEF_x__h1546) != DEF_x__h1546)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1546, 192u);
	backing.DEF_x__h1546 = DEF_x__h1546;
      }
      ++num;
      if ((backing.DEF_x__h1644) != DEF_x__h1644)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1644, 192u);
	backing.DEF_x__h1644 = DEF_x__h1644;
      }
      ++num;
      if ((backing.PORT_methods_error_enq_v) != PORT_methods_error_enq_v)
      {
	vcd_write_val(sim_hdl, num, PORT_methods_error_enq_v, 192u);
	backing.PORT_methods_error_enq_v = PORT_methods_error_enq_v;
      }
      ++num;
      if ((backing.PORT_methods_reportStateDbg_enq_v) != PORT_methods_reportStateDbg_enq_v)
      {
	vcd_write_val(sim_hdl, num, PORT_methods_reportStateDbg_enq_v, 128u);
	backing.PORT_methods_reportStateDbg_enq_v = PORT_methods_reportStateDbg_enq_v;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2, 1u);
      backing.DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2 = DEF_NOT_addrResponse_responseAdapter_notEmptyReg___d2;
      vcd_write_val(sim_hdl, num++, DEF_NOT_error_responseAdapter_notEmptyReg___d8, 1u);
      backing.DEF_NOT_error_responseAdapter_notEmptyReg___d8 = DEF_NOT_error_responseAdapter_notEmptyReg___d8;
      vcd_write_val(sim_hdl, num++, DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6, 1u);
      backing.DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6 = DEF_NOT_reportMemoryTraffic_responseAdapter_notEmp_ETC___d6;
      vcd_write_val(sim_hdl, num++, DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4, 1u);
      backing.DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4 = DEF_NOT_reportStateDbg_responseAdapter_notEmptyReg___d4;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_addrResponse_responseAdapter_notEmptyReg__h723, 1u);
      backing.DEF_addrResponse_responseAdapter_notEmptyReg__h723 = DEF_addrResponse_responseAdapter_notEmptyReg__h723;
      vcd_write_val(sim_hdl, num++, DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651, 160u);
      backing.DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651 = DEF_error_responseAdapter_bits_BITS_159_TO_0___h1651;
      vcd_write_val(sim_hdl, num++, DEF_error_responseAdapter_notEmptyReg__h888, 1u);
      backing.DEF_error_responseAdapter_notEmptyReg__h888 = DEF_error_responseAdapter_notEmptyReg__h888;
      vcd_write_val(sim_hdl, num++, DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842, 1u);
      backing.DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842 = DEF_reportMemoryTraffic_responseAdapter_notEmptyReg__h842;
      vcd_write_val(sim_hdl, num++, DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399, 96u);
      backing.DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399 = DEF_reportStateDbg_responseAdapter_bits_BITS_95_TO_0___h1399;
      vcd_write_val(sim_hdl, num++, DEF_reportStateDbg_responseAdapter_notEmptyReg__h772, 1u);
      backing.DEF_reportStateDbg_responseAdapter_notEmptyReg__h772 = DEF_reportStateDbg_responseAdapter_notEmptyReg__h772;
      vcd_write_val(sim_hdl, num++, DEF_x__h1167, 64u);
      backing.DEF_x__h1167 = DEF_x__h1167;
      vcd_write_val(sim_hdl, num++, DEF_x__h1294, 128u);
      backing.DEF_x__h1294 = DEF_x__h1294;
      vcd_write_val(sim_hdl, num++, DEF_x__h1392, 128u);
      backing.DEF_x__h1392 = DEF_x__h1392;
      vcd_write_val(sim_hdl, num++, DEF_x__h1420, 64u);
      backing.DEF_x__h1420 = DEF_x__h1420;
      vcd_write_val(sim_hdl, num++, DEF_x__h1546, 192u);
      backing.DEF_x__h1546 = DEF_x__h1546;
      vcd_write_val(sim_hdl, num++, DEF_x__h1644, 192u);
      backing.DEF_x__h1644 = DEF_x__h1644;
      vcd_write_val(sim_hdl, num++, PORT_methods_error_enq_v, 192u);
      backing.PORT_methods_error_enq_v = PORT_methods_error_enq_v;
      vcd_write_val(sim_hdl, num++, PORT_methods_reportStateDbg_enq_v, 128u);
      backing.PORT_methods_reportStateDbg_enq_v = PORT_methods_reportStateDbg_enq_v;
    }
}

void MOD_mkMemServerIndicationOutputPipes::vcd_prims(tVCDDumpType dt,
						     MOD_mkMemServerIndicationOutputPipes &backing)
{
  INST_addrResponse_responseAdapter_bits.dump_VCD(dt, backing.INST_addrResponse_responseAdapter_bits);
  INST_addrResponse_responseAdapter_count.dump_VCD(dt,
						   backing.INST_addrResponse_responseAdapter_count);
  INST_addrResponse_responseAdapter_notEmptyReg.dump_VCD(dt,
							 backing.INST_addrResponse_responseAdapter_notEmptyReg);
  INST_addrResponse_responseAdapter_shift.dump_VCD(dt,
						   backing.INST_addrResponse_responseAdapter_shift);
  INST_error_responseAdapter_bits.dump_VCD(dt, backing.INST_error_responseAdapter_bits);
  INST_error_responseAdapter_count.dump_VCD(dt, backing.INST_error_responseAdapter_count);
  INST_error_responseAdapter_notEmptyReg.dump_VCD(dt, backing.INST_error_responseAdapter_notEmptyReg);
  INST_error_responseAdapter_shift.dump_VCD(dt, backing.INST_error_responseAdapter_shift);
  INST_reportMemoryTraffic_responseAdapter_bits.dump_VCD(dt,
							 backing.INST_reportMemoryTraffic_responseAdapter_bits);
  INST_reportMemoryTraffic_responseAdapter_count.dump_VCD(dt,
							  backing.INST_reportMemoryTraffic_responseAdapter_count);
  INST_reportMemoryTraffic_responseAdapter_notEmptyReg.dump_VCD(dt,
								backing.INST_reportMemoryTraffic_responseAdapter_notEmptyReg);
  INST_reportMemoryTraffic_responseAdapter_shift.dump_VCD(dt,
							  backing.INST_reportMemoryTraffic_responseAdapter_shift);
  INST_reportStateDbg_responseAdapter_bits.dump_VCD(dt,
						    backing.INST_reportStateDbg_responseAdapter_bits);
  INST_reportStateDbg_responseAdapter_count.dump_VCD(dt,
						     backing.INST_reportStateDbg_responseAdapter_count);
  INST_reportStateDbg_responseAdapter_notEmptyReg.dump_VCD(dt,
							   backing.INST_reportStateDbg_responseAdapter_notEmptyReg);
  INST_reportStateDbg_responseAdapter_shift.dump_VCD(dt,
						     backing.INST_reportStateDbg_responseAdapter_shift);
}
