Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Thu Dec  8 13:37:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          21.133 ns |         47.319 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.45016%

3.1.2  Timing Errors
---------------------
Timing Errors: 1 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.301 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/game_State_i0/SP              |   -0.301 ns 
board_inst/apple_coord_i5/SR             |    1.627 ns 
board_inst/snakePos_inst/dir_signal__i0/SP              
                                         |    4.193 ns 
board_inst/apple_coord_i5/SP             |    4.695 ns 
board_inst/apple_coord_i6/SP             |    4.774 ns 
board_inst/apple_coord_i0/SP             |    5.289 ns 
{board_inst/apple_coord_i3/SP   board_inst/apple_coord_i4/SP}              
                                         |    5.289 ns 
{board_inst/apple_coord_i1/SP   board_inst/apple_coord_i2/SP}              
                                         |    5.289 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    5.317 ns 
board_inst/snake_len_i6/D                |    5.464 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           1 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/game_State_i0/D               |    1.715 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/snakePos_inst/counter_3139_3467__i16/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i17/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i18/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i19/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i20/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i21/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i22/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3139_3467__i23/D              
                                         |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_dir_i0_i0/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_dir_i0_i1/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_arr_i99/Q|          No required time
board_inst/snakePos_inst/snake_arr_i98/Q|          No required time
board_inst/snakePos_inst/snake_arr_i97/Q|          No required time
board_inst/snakePos_inst/snake_arr_i89/Q|          No required time
board_inst/snakePos_inst/snake_arr_i88/Q|          No required time
board_inst/snakePos_inst/snake_arr_i87/Q|          No required time
board_inst/snakePos_inst/snake_arr_i85/Q|          No required time
board_inst/snakePos_inst/snake_arr_i83/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_3141__i2/D  |    No arrival or required
display_inst/vga_init/x_pos_3141__i1/D  |    No arrival or required
{display_inst/vga_init/x_pos_3141__i1/SR   display_inst/vga_init/x_pos_3141__i2/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_3140__i9/D  |    No arrival or required
display_inst/vga_init/y_pos_3140__i9/SP |    No arrival or required
display_inst/vga_init/y_pos_3140__i9/SR |    No arrival or required
display_inst/vga_init/y_pos_3140__i8/D  |    No arrival or required
display_inst/vga_init/y_pos_3140__i7/D  |    No arrival or required
{display_inst/vga_init/y_pos_3140__i7/SP   display_inst/vga_init/y_pos_3140__i8/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_3140__i7/SR   display_inst/vga_init/y_pos_3140__i8/SR}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       250
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
HSYNC                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
delete_me[0]                            |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[1]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[4]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[2]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[3]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[5]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i2  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[6]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i4  |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       125
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3138_3468__i16/Q  (SLICE_R16C9A)
Path End         : board_inst/game_State_i0/SP  (SLICE_R12C16C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 82.6% (route), 17.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.300 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3138_3468__i16/CK->NES_inst/count_3138_3468__i16/Q
                                          SLICE_R16C9A       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[7]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut/C->NES_inst/i3_4_lut/Z  SLICE_R17C8A       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.485                 11.962  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R17C9B       B0_TO_F0_DELAY   0.449                 12.411  8       
NES_inst/n33                                                 NET DELAY        2.168                 14.579  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R18C8A       D1_TO_F1_DELAY   0.449                 15.028  4       
NES_inst/delete_me_c_0                                       NET DELAY        3.080                 18.108  4       
board_inst/i6587_3_lut_4_lut_4_lut/A->board_inst/i6587_3_lut_4_lut_4_lut/Z
                                          SLICE_R17C9C       B1_TO_F1_DELAY   0.449                 18.557  1       
board_inst/n9473                                             NET DELAY        2.485                 21.042  1       
board_inst/i1_3_lut_3_lut_4_lut/D->board_inst/i1_3_lut_3_lut_4_lut/Z
                                          SLICE_R17C9D       B1_TO_F1_DELAY   0.449                 21.491  1       
board_inst/n10764 ( CE )                                     NET DELAY        4.944                 26.435  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -26.434  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                -0.300  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : board_inst/apple_coord_i5/SR  (SLICE_R9C15D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.627 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY  1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY        2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY   0.449                 10.284  1       
board_inst/n10                                               NET DELAY        2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY   0.476                 13.245  1       
board_inst/n12                                               NET DELAY        0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY   0.449                 13.998  10      
board_inst/n13                                               NET DELAY        5.367                 19.365  10      
board_inst.i8028_2_lut/C->board_inst.i8028_2_lut/Z
                                          SLICE_R16C11A      A0_TO_F0_DELAY   0.449                 19.814  1       
board_inst/n11052 ( LSR )                                    NET DELAY        4.362                 24.176  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -24.175  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.627  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3138_3468__i16/Q  (SLICE_R16C9A)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SP  (SLICE_R17C10C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3138_3468__i16/CK->NES_inst/count_3138_3468__i16/Q
                                          SLICE_R16C9A       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[7]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut/C->NES_inst/i3_4_lut/Z  SLICE_R17C8A       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.485                 11.962  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R17C9B       B0_TO_F0_DELAY   0.449                 12.411  8       
NES_inst/n33                                                 NET DELAY        2.168                 14.579  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R17C10D      D0_TO_F0_DELAY   0.449                 15.028  4       
NES_inst/digital[2]                                          NET DELAY        2.551                 17.579  4       
board_inst/snakePos_inst/i19589_3_lut_4_lut/C->board_inst/snakePos_inst/i19589_3_lut_4_lut/Z
                                          SLICE_R17C10C      A0_TO_F0_DELAY   0.449                 18.028  1       
board_inst/snakePos_inst/n22347 ( CE )                       NET DELAY        3.913                 21.941  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.940  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.193  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : board_inst/apple_coord_i5/SP  (SLICE_R9C15D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.695 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY  1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY        2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY   0.449                 10.284  1       
board_inst/n10                                               NET DELAY        2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY   0.476                 13.245  1       
board_inst/n12                                               NET DELAY        0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY   0.449                 13.998  10      
board_inst/n13                                               NET DELAY        2.485                 16.483  10      
i19581_4_lut_3_lut/C->i19581_4_lut_3_lut/Z
                                          SLICE_R11C20C      B0_TO_F0_DELAY   0.449                 16.932  5       
board_inst/n11099 ( CE )                                     NET DELAY        4.507                 21.439  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.438  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.695  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : board_inst/apple_coord_i6/SP  (SLICE_R10C20B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.774 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY  1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY        2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY   0.449                 10.284  1       
board_inst/n10                                               NET DELAY        2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY   0.476                 13.245  1       
board_inst/n12                                               NET DELAY        0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY   0.449                 13.998  10      
board_inst/n13                                               NET DELAY        2.485                 16.483  10      
i19581_4_lut_3_lut/C->i19581_4_lut_3_lut/Z
                                          SLICE_R11C20C      B0_TO_F0_DELAY   0.449                 16.932  5       
board_inst/n11099 ( CE )                                     NET DELAY        4.428                 21.360  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.359  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.774  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : board_inst/apple_coord_i0/SP  (SLICE_R11C20C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.289 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY  1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY        2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY   0.449                 10.284  1       
board_inst/n10                                               NET DELAY        2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY   0.476                 13.245  1       
board_inst/n12                                               NET DELAY        0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY   0.449                 13.998  10      
board_inst/n13                                               NET DELAY        2.485                 16.483  10      
i19581_4_lut_3_lut/C->i19581_4_lut_3_lut/Z
                                          SLICE_R11C20C      B0_TO_F0_DELAY   0.449                 16.932  5       
board_inst/n11099 ( CE )                                     NET DELAY        3.913                 20.845  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.844  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.289  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : {board_inst/apple_coord_i3/SP   board_inst/apple_coord_i4/SP}  (SLICE_R10C18C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.289 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY  1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY        2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY   0.449                 10.284  1       
board_inst/n10                                               NET DELAY        2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY   0.476                 13.245  1       
board_inst/n12                                               NET DELAY        0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY   0.449                 13.998  10      
board_inst/n13                                               NET DELAY        2.485                 16.483  10      
i19581_4_lut_3_lut/C->i19581_4_lut_3_lut/Z
                                          SLICE_R11C20C      B0_TO_F0_DELAY   0.449                 16.932  5       
board_inst/n11099 ( CE )                                     NET DELAY        3.913                 20.845  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.844  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.289  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : {board_inst/apple_coord_i1/SP   board_inst/apple_coord_i2/SP}  (SLICE_R10C18A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.289 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY  1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY        2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY   0.449                 10.284  1       
board_inst/n10                                               NET DELAY        2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY   0.476                 13.245  1       
board_inst/n12                                               NET DELAY        0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY   0.449                 13.998  10      
board_inst/n13                                               NET DELAY        2.485                 16.483  10      
i19581_4_lut_3_lut/C->i19581_4_lut_3_lut/Z
                                          SLICE_R11C20C      B0_TO_F0_DELAY   0.449                 16.932  5       
board_inst/n11099 ( CE )                                     NET DELAY        3.913                 20.845  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.844  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.289  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3138_3468__i16/Q  (SLICE_R16C9A)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R17C11D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.317 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3138_3468__i16/CK->NES_inst/count_3138_3468__i16/Q
                                          SLICE_R16C9A       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[7]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut/C->NES_inst/i3_4_lut/Z  SLICE_R17C8A       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.485                 11.962  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R17C9B       B0_TO_F0_DELAY   0.449                 12.411  8       
NES_inst/n33                                                 NET DELAY        2.168                 14.579  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R17C10B      D1_TO_F1_DELAY   0.449                 15.028  3       
NES_inst/digital[0]                                          NET DELAY        2.432                 17.460  3       
board_inst/snakePos_inst/i18370_2_lut/A->board_inst/snakePos_inst/i18370_2_lut/Z
                                          SLICE_R17C10B      C0_TO_F0_DELAY   0.449                 17.909  1       
board_inst/snakePos_inst/n22308                              NET DELAY        2.432                 20.341  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C11D      C0_TO_F0_DELAY   0.476                 20.817  1       
board_inst/snakePos_inst/n20235 ( DI0 )                      NET DELAY        0.000                 20.817  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.816  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.317  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R9C15D)
Path End         : board_inst/snake_len_i6/D  (SLICE_R12C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 12
Delay Ratio      : 64.1% (route), 35.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.464 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R9C15D       CLK_TO_Q1_DELAY      1.388                  6.887  10      
board_inst/apple_coord[5]                                    NET DELAY            2.948                  9.835  10      
board_inst/i3_4_lut_adj_1424/C->board_inst/i3_4_lut_adj_1424/Z
                                          SLICE_R10C20A      D0_TO_F0_DELAY       0.449                 10.284  1       
board_inst/n10                                               NET DELAY            2.485                 12.769  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R11C20A      B1_TO_F1_DELAY       0.476                 13.245  1       
board_inst/n12                                               NET DELAY            0.304                 13.549  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R11C20B      C0_TO_F0_DELAY       0.476                 14.025  10      
board_inst/n13                                               NET DELAY            0.304                 14.329  10      
board_inst/i10826_2_lut_3_lut/A->board_inst/i10826_2_lut_3_lut/Z
                                          SLICE_R11C20B      C1_TO_F1_DELAY       0.449                 14.778  1       
board_inst/n2562                                             NET DELAY            3.027                 17.805  1       
board_inst/add_2941_add_5_1/C1->board_inst/add_2941_add_5_1/CO1
                                          SLICE_R12C23A      C1_TO_COUT1_DELAY    0.343                 18.148  2       
board_inst/n18887                                            NET DELAY            0.000                 18.148  2       
board_inst/add_2941_add_5_3/CI0->board_inst/add_2941_add_5_3/CO0
                                          SLICE_R12C23B      CIN0_TO_COUT0_DELAY  0.277                 18.425  2       
board_inst/n26095                                            NET DELAY            0.000                 18.425  2       
board_inst/add_2941_add_5_3/CI1->board_inst/add_2941_add_5_3/CO1
                                          SLICE_R12C23B      CIN1_TO_COUT1_DELAY  0.277                 18.702  2       
board_inst/n18889                                            NET DELAY            0.000                 18.702  2       
board_inst/add_2941_add_5_5/CI0->board_inst/add_2941_add_5_5/CO0
                                          SLICE_R12C23C      CIN0_TO_COUT0_DELAY  0.277                 18.979  2       
board_inst/n26098                                            NET DELAY            0.000                 18.979  2       
board_inst/add_2941_add_5_5/CI1->board_inst/add_2941_add_5_5/CO1
                                          SLICE_R12C23C      CIN1_TO_COUT1_DELAY  0.277                 19.256  2       
board_inst/n18891                                            NET DELAY            0.000                 19.256  2       
board_inst/add_2941_add_5_7/CI0->board_inst/add_2941_add_5_7/CO0
                                          SLICE_R12C23D      CIN0_TO_COUT0_DELAY  0.277                 19.533  2       
board_inst/n26101                                            NET DELAY            0.661                 20.194  2       
board_inst/add_2941_add_5_7/D1->board_inst/add_2941_add_5_7/S1
                                          SLICE_R12C23D      D1_TO_F1_DELAY       0.476                 20.670  1       
board_inst/snake_len_6__N_60[6] ( DI1 )                      NET DELAY            0.000                 20.670  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -20.669  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     5.464  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R12C16C)
Path End         : board_inst/game_State_i0/D  (SLICE_R12C16C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R12C16C      CLK_TO_Q1_DELAY  0.766                  3.801  33      
board_inst/snakePos_inst/game_state[0]                       NET DELAY        0.701                  4.502  33      
board_inst.SLICE_1471/D1->board_inst.SLICE_1471/F1
                                          SLICE_R12C16C      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst.apple_coord_6__N_59$n0 ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R17C11D)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R17C11D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R17C11D      CLK_TO_Q0_DELAY  0.766                  3.801  3       
board_inst/snakePos_inst/dir_signal[1]                       NET DELAY        0.701                  4.502  3       
i2_4_lut/C->i2_4_lut/Z                    SLICE_R17C11D      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/snakePos_inst/n20235 ( DI0 )                      NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i16/Q  (SLICE_R13C5A)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i16/D  (SLICE_R13C5A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i16/CK->board_inst/snakePos_inst/counter_3139_3467__i16/Q
                                          SLICE_R13C5A       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n8_adj_4222                         NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_17/C0->board_inst/snakePos_inst/counter_3139_3467_add_4_17/S0
                                          SLICE_R13C5A       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[15] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i17/Q  (SLICE_R13C5A)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i17/D  (SLICE_R13C5A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i17/CK->board_inst/snakePos_inst/counter_3139_3467__i17/Q
                                          SLICE_R13C5A       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n7                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_17/C1->board_inst/snakePos_inst/counter_3139_3467_add_4_17/S1
                                          SLICE_R13C5A       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[16] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i18/Q  (SLICE_R13C5B)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i18/D  (SLICE_R13C5B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i18/CK->board_inst/snakePos_inst/counter_3139_3467__i18/Q
                                          SLICE_R13C5B       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n6_adj_4221                         NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_19/C0->board_inst/snakePos_inst/counter_3139_3467_add_4_19/S0
                                          SLICE_R13C5B       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[17] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i19/Q  (SLICE_R13C5B)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i19/D  (SLICE_R13C5B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i19/CK->board_inst/snakePos_inst/counter_3139_3467__i19/Q
                                          SLICE_R13C5B       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n5                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_19/C1->board_inst/snakePos_inst/counter_3139_3467_add_4_19/S1
                                          SLICE_R13C5B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[18] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i20/Q  (SLICE_R13C5C)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i20/D  (SLICE_R13C5C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i20/CK->board_inst/snakePos_inst/counter_3139_3467__i20/Q
                                          SLICE_R13C5C       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n4_adj_4187                         NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_21/C0->board_inst/snakePos_inst/counter_3139_3467_add_4_21/S0
                                          SLICE_R13C5C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[19] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i21/Q  (SLICE_R13C5C)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i21/D  (SLICE_R13C5C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i21/CK->board_inst/snakePos_inst/counter_3139_3467__i21/Q
                                          SLICE_R13C5C       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n3                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_21/C1->board_inst/snakePos_inst/counter_3139_3467_add_4_21/S1
                                          SLICE_R13C5C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[20] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i22/Q  (SLICE_R13C5D)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i22/D  (SLICE_R13C5D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i22/CK->board_inst/snakePos_inst/counter_3139_3467__i22/Q
                                          SLICE_R13C5D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n2                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3139_3467_add_4_23/C0->board_inst/snakePos_inst/counter_3139_3467_add_4_23/S0
                                          SLICE_R13C5D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[21] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3139_3467__i23/Q  (SLICE_R13C5D)
Path End         : board_inst/snakePos_inst/counter_3139_3467__i23/D  (SLICE_R13C5D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3139_3467__i23/CK->board_inst/snakePos_inst/counter_3139_3467__i23/Q
                                          SLICE_R13C5D       CLK_TO_Q1_DELAY  0.766                  3.801  21      
board_inst/snakePos_inst/snakeCLK                            NET DELAY        0.868                  4.669  21      
board_inst/snakePos_inst/counter_3139_3467_add_4_23/C1->board_inst/snakePos_inst/counter_3139_3467_add_4_23/S1
                                          SLICE_R13C5D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[22] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

