Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d8f9a90ca5a94e3d9165f2f764a0909e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Master_Block_behav xil_defaultlib.Master_Block -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.srcs/sources_1/new/SPI_MASTER_BLOCK.vhd, line 65. Unresolved signal "t_count" is multiply driven.
