// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sgemm_mmatmul_block_q4_0_const_block_q8_0_const_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_AWVALID,
        m_axi_A_AWREADY,
        m_axi_A_AWADDR,
        m_axi_A_AWID,
        m_axi_A_AWLEN,
        m_axi_A_AWSIZE,
        m_axi_A_AWBURST,
        m_axi_A_AWLOCK,
        m_axi_A_AWCACHE,
        m_axi_A_AWPROT,
        m_axi_A_AWQOS,
        m_axi_A_AWREGION,
        m_axi_A_AWUSER,
        m_axi_A_WVALID,
        m_axi_A_WREADY,
        m_axi_A_WDATA,
        m_axi_A_WSTRB,
        m_axi_A_WLAST,
        m_axi_A_WID,
        m_axi_A_WUSER,
        m_axi_A_ARVALID,
        m_axi_A_ARREADY,
        m_axi_A_ARADDR,
        m_axi_A_ARID,
        m_axi_A_ARLEN,
        m_axi_A_ARSIZE,
        m_axi_A_ARBURST,
        m_axi_A_ARLOCK,
        m_axi_A_ARCACHE,
        m_axi_A_ARPROT,
        m_axi_A_ARQOS,
        m_axi_A_ARREGION,
        m_axi_A_ARUSER,
        m_axi_A_RVALID,
        m_axi_A_RREADY,
        m_axi_A_RDATA,
        m_axi_A_RLAST,
        m_axi_A_RID,
        m_axi_A_RFIFONUM,
        m_axi_A_RUSER,
        m_axi_A_RRESP,
        m_axi_A_BVALID,
        m_axi_A_BREADY,
        m_axi_A_BRESP,
        m_axi_A_BID,
        m_axi_A_BUSER,
        m_axi_B_AWVALID,
        m_axi_B_AWREADY,
        m_axi_B_AWADDR,
        m_axi_B_AWID,
        m_axi_B_AWLEN,
        m_axi_B_AWSIZE,
        m_axi_B_AWBURST,
        m_axi_B_AWLOCK,
        m_axi_B_AWCACHE,
        m_axi_B_AWPROT,
        m_axi_B_AWQOS,
        m_axi_B_AWREGION,
        m_axi_B_AWUSER,
        m_axi_B_WVALID,
        m_axi_B_WREADY,
        m_axi_B_WDATA,
        m_axi_B_WSTRB,
        m_axi_B_WLAST,
        m_axi_B_WID,
        m_axi_B_WUSER,
        m_axi_B_ARVALID,
        m_axi_B_ARREADY,
        m_axi_B_ARADDR,
        m_axi_B_ARID,
        m_axi_B_ARLEN,
        m_axi_B_ARSIZE,
        m_axi_B_ARBURST,
        m_axi_B_ARLOCK,
        m_axi_B_ARCACHE,
        m_axi_B_ARPROT,
        m_axi_B_ARQOS,
        m_axi_B_ARREGION,
        m_axi_B_ARUSER,
        m_axi_B_RVALID,
        m_axi_B_RREADY,
        m_axi_B_RDATA,
        m_axi_B_RLAST,
        m_axi_B_RID,
        m_axi_B_RFIFONUM,
        m_axi_B_RUSER,
        m_axi_B_RRESP,
        m_axi_B_BVALID,
        m_axi_B_BREADY,
        m_axi_B_BRESP,
        m_axi_B_BID,
        m_axi_B_BUSER,
        ap_ce,
        aa,
        bb,
        ap_return,
        A_blk_n_AR,
        A_blk_n_R,
        B_blk_n_AR,
        B_blk_n_R
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_AWVALID;
input   m_axi_A_AWREADY;
output  [63:0] m_axi_A_AWADDR;
output  [0:0] m_axi_A_AWID;
output  [31:0] m_axi_A_AWLEN;
output  [2:0] m_axi_A_AWSIZE;
output  [1:0] m_axi_A_AWBURST;
output  [1:0] m_axi_A_AWLOCK;
output  [3:0] m_axi_A_AWCACHE;
output  [2:0] m_axi_A_AWPROT;
output  [3:0] m_axi_A_AWQOS;
output  [3:0] m_axi_A_AWREGION;
output  [0:0] m_axi_A_AWUSER;
output   m_axi_A_WVALID;
input   m_axi_A_WREADY;
output  [255:0] m_axi_A_WDATA;
output  [31:0] m_axi_A_WSTRB;
output   m_axi_A_WLAST;
output  [0:0] m_axi_A_WID;
output  [0:0] m_axi_A_WUSER;
output   m_axi_A_ARVALID;
input   m_axi_A_ARREADY;
output  [63:0] m_axi_A_ARADDR;
output  [0:0] m_axi_A_ARID;
output  [31:0] m_axi_A_ARLEN;
output  [2:0] m_axi_A_ARSIZE;
output  [1:0] m_axi_A_ARBURST;
output  [1:0] m_axi_A_ARLOCK;
output  [3:0] m_axi_A_ARCACHE;
output  [2:0] m_axi_A_ARPROT;
output  [3:0] m_axi_A_ARQOS;
output  [3:0] m_axi_A_ARREGION;
output  [0:0] m_axi_A_ARUSER;
input   m_axi_A_RVALID;
output   m_axi_A_RREADY;
input  [255:0] m_axi_A_RDATA;
input   m_axi_A_RLAST;
input  [0:0] m_axi_A_RID;
input  [8:0] m_axi_A_RFIFONUM;
input  [0:0] m_axi_A_RUSER;
input  [1:0] m_axi_A_RRESP;
input   m_axi_A_BVALID;
output   m_axi_A_BREADY;
input  [1:0] m_axi_A_BRESP;
input  [0:0] m_axi_A_BID;
input  [0:0] m_axi_A_BUSER;
output   m_axi_B_AWVALID;
input   m_axi_B_AWREADY;
output  [63:0] m_axi_B_AWADDR;
output  [0:0] m_axi_B_AWID;
output  [31:0] m_axi_B_AWLEN;
output  [2:0] m_axi_B_AWSIZE;
output  [1:0] m_axi_B_AWBURST;
output  [1:0] m_axi_B_AWLOCK;
output  [3:0] m_axi_B_AWCACHE;
output  [2:0] m_axi_B_AWPROT;
output  [3:0] m_axi_B_AWQOS;
output  [3:0] m_axi_B_AWREGION;
output  [0:0] m_axi_B_AWUSER;
output   m_axi_B_WVALID;
input   m_axi_B_WREADY;
output  [511:0] m_axi_B_WDATA;
output  [63:0] m_axi_B_WSTRB;
output   m_axi_B_WLAST;
output  [0:0] m_axi_B_WID;
output  [0:0] m_axi_B_WUSER;
output   m_axi_B_ARVALID;
input   m_axi_B_ARREADY;
output  [63:0] m_axi_B_ARADDR;
output  [0:0] m_axi_B_ARID;
output  [31:0] m_axi_B_ARLEN;
output  [2:0] m_axi_B_ARSIZE;
output  [1:0] m_axi_B_ARBURST;
output  [1:0] m_axi_B_ARLOCK;
output  [3:0] m_axi_B_ARCACHE;
output  [2:0] m_axi_B_ARPROT;
output  [3:0] m_axi_B_ARQOS;
output  [3:0] m_axi_B_ARREGION;
output  [0:0] m_axi_B_ARUSER;
input   m_axi_B_RVALID;
output   m_axi_B_RREADY;
input  [511:0] m_axi_B_RDATA;
input   m_axi_B_RLAST;
input  [0:0] m_axi_B_RID;
input  [8:0] m_axi_B_RFIFONUM;
input  [0:0] m_axi_B_RUSER;
input  [1:0] m_axi_B_RRESP;
input   m_axi_B_BVALID;
output   m_axi_B_BREADY;
input  [1:0] m_axi_B_BRESP;
input  [0:0] m_axi_B_BID;
input  [0:0] m_axi_B_BUSER;
input   ap_ce;
input  [63:0] aa;
input  [63:0] bb;
output  [15:0] ap_return;
output   A_blk_n_AR;
output   A_blk_n_R;
output   B_blk_n_AR;
output   B_blk_n_R;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_A_ARVALID;
reg[63:0] m_axi_A_ARADDR;
reg m_axi_A_RREADY;
reg m_axi_B_ARVALID;
reg[63:0] m_axi_B_ARADDR;
reg m_axi_B_RREADY;
reg A_blk_n_AR;
reg A_blk_n_R;
reg B_blk_n_AR;
reg B_blk_n_R;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
reg    ap_block_state9_pp0_stage8_iter0;
reg   [0:0] icmp_ln37_6_reg_2271;
reg    ap_block_state18_io;
reg    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] icmp_ln37_reg_2080;
reg   [0:0] icmp_ln37_1_reg_2111;
reg   [0:0] icmp_ln37_2_reg_2142;
reg   [0:0] icmp_ln37_3_reg_2178;
reg   [0:0] icmp_ln37_4_reg_2209;
reg   [0:0] icmp_ln37_5_reg_2240;
reg   [0:0] icmp_ln37_7_reg_2298;
wire   [31:0] grp_fu_398_p1;
reg   [31:0] reg_413;
reg    ap_block_state11_pp0_stage1_iter1;
reg    ap_block_state20_pp0_stage1_iter2;
reg    ap_block_state20_io;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state13_pp0_stage3_iter1;
reg    ap_block_state13_io;
reg    ap_block_state22_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state15_pp0_stage5_iter1;
reg    ap_block_state15_io;
reg    ap_block_state24_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state17_pp0_stage7_iter1;
reg    ap_block_state17_io;
reg    ap_block_state26_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] reg_418;
reg    ap_block_state12_pp0_stage2_iter1;
reg    ap_block_state12_io;
reg    ap_block_state21_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state14_pp0_stage4_iter1;
reg    ap_block_state14_io;
reg    ap_block_state23_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state16_pp0_stage6_iter1;
reg    ap_block_state16_io;
reg    ap_block_state25_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state1_io;
reg    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_state28_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] grp_fu_401_p1;
reg   [15:0] reg_423;
reg   [15:0] reg_428;
reg    ap_block_pp0_stage8_11001;
reg   [15:0] reg_433;
reg   [15:0] reg_438;
reg   [63:0] bb_read_reg_1861;
reg   [63:0] bb_read_reg_1861_pp0_iter1_reg;
reg   [63:0] aa_read_reg_1873;
wire   [4:0] trunc_ln28_fu_464_p1;
reg   [4:0] trunc_ln28_reg_1890;
wire   [5:0] trunc_ln29_fu_489_p1;
reg   [5:0] trunc_ln29_reg_1901;
reg   [58:0] trunc_ln33_1_reg_1906;
wire   [4:0] trunc_ln33_fu_509_p1;
reg   [4:0] trunc_ln33_reg_1911;
reg   [4:0] trunc_ln33_reg_1911_pp0_iter1_reg;
reg   [58:0] trunc_ln33_5_reg_1922;
wire   [4:0] trunc_ln33_8_fu_538_p1;
reg   [4:0] trunc_ln33_8_reg_1927;
reg   [4:0] trunc_ln33_8_reg_1927_pp0_iter1_reg;
reg   [58:0] trunc_ln33_9_reg_1938;
wire   [4:0] trunc_ln33_11_fu_567_p1;
reg   [4:0] trunc_ln33_11_reg_1943;
reg   [4:0] trunc_ln33_11_reg_1943_pp0_iter1_reg;
reg   [58:0] trunc_ln33_s_reg_1954;
wire   [4:0] trunc_ln33_13_fu_596_p1;
reg   [4:0] trunc_ln33_13_reg_1959;
reg   [4:0] trunc_ln33_13_reg_1959_pp0_iter1_reg;
reg   [58:0] trunc_ln33_2_reg_1970;
wire   [4:0] trunc_ln33_15_fu_625_p1;
reg   [4:0] trunc_ln33_15_reg_1975;
reg   [4:0] trunc_ln33_15_reg_1975_pp0_iter1_reg;
reg   [58:0] trunc_ln33_3_reg_1986;
wire   [4:0] trunc_ln33_17_fu_654_p1;
reg   [4:0] trunc_ln33_17_reg_1991;
reg   [4:0] trunc_ln33_17_reg_1991_pp0_iter1_reg;
reg   [58:0] trunc_ln33_4_reg_2002;
wire   [4:0] trunc_ln33_19_fu_683_p1;
reg   [4:0] trunc_ln33_19_reg_2007;
reg   [4:0] trunc_ln33_19_reg_2007_pp0_iter1_reg;
reg   [58:0] trunc_ln33_6_reg_2018;
wire   [4:0] trunc_ln33_21_fu_712_p1;
reg   [4:0] trunc_ln33_21_reg_2023;
reg   [4:0] trunc_ln33_21_reg_2023_pp0_iter1_reg;
reg   [255:0] A_addr_read_reg_2028;
reg   [511:0] B_addr_read_reg_2033;
wire   [15:0] trunc_ln28_1_fu_742_p1;
reg   [15:0] trunc_ln28_1_reg_2044;
wire   [15:0] trunc_ln29_1_fu_762_p1;
reg   [15:0] trunc_ln29_1_reg_2049;
reg   [255:0] A_addr_1_read_reg_2054;
wire   [15:0] fa_fu_766_p1;
wire   [15:0] fb_fu_770_p1;
wire   [3:0] aa_1_fu_790_p1;
reg   [3:0] aa_1_reg_2069;
reg   [3:0] aa_1_reg_2069_pp0_iter2_reg;
reg   [255:0] A_addr_2_read_reg_2075;
wire   [0:0] icmp_ln37_fu_794_p2;
reg   [0:0] icmp_ln37_reg_2080_pp0_iter2_reg;
reg   [57:0] trunc_ln38_s_reg_2084;
wire   [5:0] trunc_ln38_fu_815_p1;
reg   [5:0] trunc_ln38_reg_2089;
reg   [5:0] trunc_ln38_reg_2089_pp0_iter2_reg;
wire   [3:0] aa_2_fu_835_p1;
reg   [3:0] aa_2_reg_2094;
reg   [3:0] aa_2_reg_2094_pp0_iter2_reg;
reg   [255:0] A_addr_3_read_reg_2100;
wire   [0:0] icmp_ln37_1_fu_849_p2;
reg   [0:0] icmp_ln37_1_reg_2111_pp0_iter2_reg;
reg   [57:0] trunc_ln38_2_reg_2115;
wire   [5:0] trunc_ln38_3_fu_870_p1;
reg   [5:0] trunc_ln38_3_reg_2120;
reg   [5:0] trunc_ln38_3_reg_2120_pp0_iter2_reg;
wire   [3:0] aa_3_fu_890_p1;
reg   [3:0] aa_3_reg_2125;
reg   [3:0] aa_3_reg_2125_pp0_iter2_reg;
reg   [255:0] A_addr_4_read_reg_2131;
wire   [0:0] icmp_ln37_2_fu_904_p2;
reg   [0:0] icmp_ln37_2_reg_2142_pp0_iter2_reg;
reg   [57:0] trunc_ln38_4_reg_2146;
wire   [5:0] trunc_ln38_7_fu_925_p1;
reg   [5:0] trunc_ln38_7_reg_2151;
reg   [5:0] trunc_ln38_7_reg_2151_pp0_iter2_reg;
wire   [15:0] grp_fu_409_p2;
reg   [15:0] q_reg_2156;
reg   [15:0] q_reg_2156_pp0_iter2_reg;
reg   [15:0] q_reg_2156_pp0_iter3_reg;
wire   [3:0] aa_4_fu_945_p1;
reg   [3:0] aa_4_reg_2161;
reg   [3:0] aa_4_reg_2161_pp0_iter2_reg;
reg   [255:0] A_addr_5_read_reg_2167;
wire   [0:0] icmp_ln37_3_fu_959_p2;
reg   [0:0] icmp_ln37_3_reg_2178_pp0_iter2_reg;
reg   [57:0] trunc_ln38_6_reg_2182;
wire   [5:0] trunc_ln38_11_fu_980_p1;
reg   [5:0] trunc_ln38_11_reg_2187;
reg   [5:0] trunc_ln38_11_reg_2187_pp0_iter2_reg;
wire   [3:0] aa_5_fu_1000_p1;
reg   [3:0] aa_5_reg_2192;
reg   [3:0] aa_5_reg_2192_pp0_iter2_reg;
reg   [255:0] A_addr_6_read_reg_2198;
wire   [0:0] icmp_ln37_4_fu_1014_p2;
reg   [0:0] icmp_ln37_4_reg_2209_pp0_iter2_reg;
reg   [57:0] trunc_ln38_8_reg_2213;
wire   [5:0] trunc_ln38_15_fu_1035_p1;
reg   [5:0] trunc_ln38_15_reg_2218;
reg   [5:0] trunc_ln38_15_reg_2218_pp0_iter2_reg;
wire   [3:0] aa_6_fu_1055_p1;
reg   [3:0] aa_6_reg_2223;
reg   [3:0] aa_6_reg_2223_pp0_iter2_reg;
reg   [255:0] A_addr_7_read_reg_2229;
wire   [0:0] icmp_ln37_5_fu_1069_p2;
reg   [0:0] icmp_ln37_5_reg_2240_pp0_iter2_reg;
reg   [57:0] trunc_ln38_10_reg_2244;
wire   [5:0] trunc_ln38_17_fu_1090_p1;
reg   [5:0] trunc_ln38_17_reg_2249;
reg   [5:0] trunc_ln38_17_reg_2249_pp0_iter2_reg;
wire   [3:0] aa_7_fu_1110_p1;
reg   [3:0] aa_7_reg_2254;
reg   [3:0] aa_7_reg_2254_pp0_iter2_reg;
reg   [255:0] A_addr_8_read_reg_2260;
wire   [0:0] icmp_ln37_6_fu_1124_p2;
reg   [0:0] icmp_ln37_6_reg_2271_pp0_iter2_reg;
reg   [57:0] trunc_ln38_12_reg_2275;
wire   [5:0] trunc_ln38_19_fu_1145_p1;
reg   [5:0] trunc_ln38_19_reg_2280;
reg   [5:0] trunc_ln38_19_reg_2280_pp0_iter2_reg;
wire   [3:0] aa_8_fu_1165_p1;
reg   [3:0] aa_8_reg_2285;
reg   [3:0] aa_8_reg_2285_pp0_iter2_reg;
wire   [0:0] icmp_ln37_7_fu_1179_p2;
reg   [0:0] icmp_ln37_7_reg_2298_pp0_iter3_reg;
reg   [57:0] trunc_ln38_14_reg_2302;
wire   [5:0] trunc_ln38_21_fu_1199_p1;
reg   [5:0] trunc_ln38_21_reg_2307;
reg   [5:0] trunc_ln38_21_reg_2307_pp0_iter3_reg;
reg   [511:0] B_addr_1_read_reg_2312;
wire   [0:0] icmp_ln39_fu_1225_p2;
reg   [0:0] icmp_ln39_reg_2323;
wire   [7:0] trunc_ln38_1_fu_1247_p1;
reg   [7:0] trunc_ln38_1_reg_2328;
wire   [7:0] sub_ln38_fu_1251_p2;
reg   [7:0] sub_ln38_reg_2333;
wire   [4:0] ua_1_fu_1263_p3;
reg  signed [4:0] ua_1_reg_2338;
reg   [511:0] B_addr_2_read_reg_2343;
wire   [12:0] mul_ln40_fu_1284_p2;
reg   [12:0] mul_ln40_reg_2348;
wire   [0:0] icmp_ln39_1_fu_1302_p2;
reg   [0:0] icmp_ln39_1_reg_2353;
wire   [7:0] trunc_ln38_5_fu_1324_p1;
reg   [7:0] trunc_ln38_5_reg_2358;
wire   [7:0] sub_ln38_1_fu_1328_p2;
reg   [7:0] sub_ln38_1_reg_2363;
wire   [4:0] ua_3_fu_1340_p3;
reg  signed [4:0] ua_3_reg_2368;
reg   [511:0] B_addr_3_read_reg_2373;
wire  signed [31:0] sext_ln40_16_fu_1348_p1;
wire   [12:0] mul_ln40_1_fu_1365_p2;
reg   [12:0] mul_ln40_1_reg_2383;
wire   [0:0] icmp_ln39_2_fu_1383_p2;
reg   [0:0] icmp_ln39_2_reg_2388;
wire   [7:0] trunc_ln38_9_fu_1405_p1;
reg   [7:0] trunc_ln38_9_reg_2393;
wire   [7:0] sub_ln38_2_fu_1409_p2;
reg   [7:0] sub_ln38_2_reg_2398;
wire   [4:0] ua_5_fu_1421_p3;
reg  signed [4:0] ua_5_reg_2403;
reg   [511:0] B_addr_4_read_reg_2408;
wire  signed [31:0] sext_ln40_17_fu_1429_p1;
wire   [12:0] mul_ln40_2_fu_1446_p2;
reg   [12:0] mul_ln40_2_reg_2418;
wire   [0:0] icmp_ln39_3_fu_1464_p2;
reg   [0:0] icmp_ln39_3_reg_2423;
wire   [7:0] trunc_ln38_13_fu_1486_p1;
reg   [7:0] trunc_ln38_13_reg_2428;
wire   [7:0] sub_ln38_3_fu_1490_p2;
reg   [7:0] sub_ln38_3_reg_2433;
wire   [4:0] ua_7_fu_1502_p3;
reg  signed [4:0] ua_7_reg_2438;
reg   [511:0] B_addr_5_read_reg_2443;
wire  signed [31:0] sext_ln40_18_fu_1510_p1;
wire   [12:0] mul_ln40_3_fu_1527_p2;
reg   [12:0] mul_ln40_3_reg_2453;
wire   [0:0] icmp_ln39_4_fu_1545_p2;
reg   [0:0] icmp_ln39_4_reg_2458;
wire   [7:0] trunc_ln38_16_fu_1567_p1;
reg   [7:0] trunc_ln38_16_reg_2463;
wire   [7:0] sub_ln38_4_fu_1571_p2;
reg   [7:0] sub_ln38_4_reg_2468;
wire   [4:0] ua_9_fu_1583_p3;
reg  signed [4:0] ua_9_reg_2473;
reg   [511:0] B_addr_6_read_reg_2478;
wire  signed [31:0] sext_ln40_19_fu_1591_p1;
wire   [12:0] mul_ln40_4_fu_1608_p2;
reg   [12:0] mul_ln40_4_reg_2488;
wire   [0:0] icmp_ln39_5_fu_1626_p2;
reg   [0:0] icmp_ln39_5_reg_2493;
wire   [7:0] trunc_ln38_18_fu_1648_p1;
reg   [7:0] trunc_ln38_18_reg_2498;
wire   [7:0] sub_ln38_5_fu_1652_p2;
reg   [7:0] sub_ln38_5_reg_2503;
wire   [4:0] ua_11_fu_1664_p3;
reg  signed [4:0] ua_11_reg_2508;
reg   [511:0] B_addr_7_read_reg_2513;
wire  signed [31:0] sext_ln40_20_fu_1672_p1;
wire   [12:0] mul_ln40_5_fu_1689_p2;
reg   [12:0] mul_ln40_5_reg_2523;
wire   [0:0] icmp_ln39_6_fu_1707_p2;
reg   [0:0] icmp_ln39_6_reg_2528;
wire   [7:0] trunc_ln38_20_fu_1729_p1;
reg   [7:0] trunc_ln38_20_reg_2533;
wire   [7:0] sub_ln38_6_fu_1733_p2;
reg   [7:0] sub_ln38_6_reg_2538;
wire   [4:0] ua_13_fu_1745_p3;
reg  signed [4:0] ua_13_reg_2543;
wire  signed [31:0] sext_ln40_21_fu_1753_p1;
wire   [12:0] mul_ln40_6_fu_1770_p2;
reg   [12:0] mul_ln40_6_reg_2553;
reg   [511:0] B_addr_8_read_reg_2558;
wire  signed [31:0] sext_ln40_22_fu_1776_p1;
wire   [0:0] icmp_ln39_7_fu_1792_p2;
reg   [0:0] icmp_ln39_7_reg_2568;
wire   [7:0] trunc_ln38_22_fu_1814_p1;
reg   [7:0] trunc_ln38_22_reg_2573;
wire   [7:0] sub_ln38_7_fu_1818_p2;
reg   [7:0] sub_ln38_7_reg_2578;
wire   [4:0] ua_15_fu_1830_p3;
reg  signed [4:0] ua_15_reg_2583;
wire   [12:0] mul_ln40_7_fu_1851_p2;
reg   [12:0] mul_ln40_7_reg_2588;
wire  signed [31:0] sext_ln40_23_fu_1857_p1;
reg   [15:0] rc_reg_2598;
reg   [15:0] rc_1_reg_2603;
reg   [15:0] rc_2_reg_2608;
reg   [15:0] rc_3_reg_2613;
reg   [15:0] rc_3_reg_2613_pp0_iter5_reg;
reg   [15:0] rc_4_reg_2618;
reg   [15:0] rc_5_reg_2623;
wire   [15:0] grp_fu_404_p2;
reg   [15:0] add_reg_2628;
reg   [15:0] rc_6_reg_2633;
reg   [15:0] rc_7_reg_2638;
reg   [15:0] add60_1_reg_2643;
reg   [15:0] add1_reg_2648;
reg   [15:0] add64_1_reg_2653;
reg   [15:0] r1_reg_2658;
reg   [15:0] r1_1_reg_2663;
reg   [15:0] res_reg_2668;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage7_subdone;
reg  signed [7:0] ap_phi_mux_ub_1_phi_fu_314_p4;
wire   [7:0] ub_fu_1271_p3;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_1_reg_310;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_1_reg_310;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_1_reg_310;
reg  signed [7:0] ap_phi_mux_ub_3_phi_fu_325_p4;
wire   [7:0] ub_2_fu_1352_p3;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_3_reg_321;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_3_reg_321;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_3_reg_321;
reg  signed [7:0] ap_phi_mux_ub_5_phi_fu_336_p4;
wire   [7:0] ub_4_fu_1433_p3;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_5_reg_332;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_5_reg_332;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_5_reg_332;
reg  signed [7:0] ap_phi_mux_ub_7_phi_fu_347_p4;
wire   [7:0] ub_6_fu_1514_p3;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_7_reg_343;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_7_reg_343;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_7_reg_343;
reg  signed [7:0] ap_phi_mux_ub_9_phi_fu_358_p4;
wire   [7:0] ub_8_fu_1595_p3;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_9_reg_354;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_9_reg_354;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_9_reg_354;
reg  signed [7:0] ap_phi_mux_ub_11_phi_fu_369_p4;
wire   [7:0] ub_10_fu_1676_p3;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_11_reg_365;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_11_reg_365;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_11_reg_365;
reg  signed [7:0] ap_phi_mux_ub_13_phi_fu_380_p4;
wire   [7:0] ub_12_fu_1757_p3;
reg   [7:0] ap_phi_reg_pp0_iter3_ub_13_reg_376;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_13_reg_376;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_13_reg_376;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_13_reg_376;
reg  signed [7:0] ap_phi_mux_ub_15_phi_fu_391_p4;
wire   [7:0] ub_14_fu_1838_p3;
reg   [7:0] ap_phi_reg_pp0_iter3_ub_15_reg_387;
wire   [7:0] ap_phi_reg_pp0_iter0_ub_15_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter1_ub_15_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter2_ub_15_reg_387;
wire  signed [63:0] sext_ln28_fu_453_p1;
wire  signed [63:0] sext_ln29_fu_478_p1;
wire  signed [63:0] sext_ln33_fu_513_p1;
wire  signed [63:0] sext_ln33_1_fu_542_p1;
wire  signed [63:0] sext_ln33_2_fu_571_p1;
wire  signed [63:0] sext_ln33_3_fu_600_p1;
wire  signed [63:0] sext_ln33_4_fu_629_p1;
wire  signed [63:0] sext_ln33_5_fu_658_p1;
wire  signed [63:0] sext_ln33_6_fu_687_p1;
wire  signed [63:0] sext_ln33_7_fu_716_p1;
wire  signed [63:0] sext_ln38_fu_839_p1;
wire  signed [63:0] sext_ln38_1_fu_894_p1;
wire  signed [63:0] sext_ln38_2_fu_949_p1;
wire  signed [63:0] sext_ln38_3_fu_1004_p1;
wire  signed [63:0] sext_ln38_4_fu_1059_p1;
wire  signed [63:0] sext_ln38_5_fu_1114_p1;
wire  signed [63:0] sext_ln38_6_fu_1169_p1;
wire  signed [63:0] sext_ln38_7_fu_1203_p1;
reg  signed [31:0] grp_fu_398_p0;
reg   [31:0] grp_fu_401_p0;
reg   [15:0] grp_fu_404_p0;
reg   [15:0] grp_fu_404_p1;
reg   [15:0] grp_fu_409_p0;
reg   [15:0] grp_fu_409_p1;
wire   [58:0] trunc_ln28_2_fu_443_p4;
wire   [57:0] trunc_ln29_2_fu_468_p4;
wire   [63:0] add_ln33_fu_493_p2;
wire   [63:0] add_ln33_1_fu_523_p2;
wire   [63:0] add_ln33_2_fu_552_p2;
wire   [63:0] add_ln33_3_fu_581_p2;
wire   [63:0] add_ln33_4_fu_610_p2;
wire   [63:0] add_ln33_5_fu_639_p2;
wire   [63:0] add_ln33_6_fu_668_p2;
wire   [63:0] add_ln33_7_fu_697_p2;
wire   [7:0] shl_ln_fu_726_p3;
wire   [255:0] zext_ln28_fu_733_p1;
wire   [255:0] lshr_ln28_fu_737_p2;
wire   [8:0] shl_ln1_fu_746_p3;
wire   [511:0] zext_ln29_fu_753_p1;
wire   [511:0] lshr_ln29_fu_757_p2;
wire   [7:0] shl_ln2_fu_774_p3;
wire   [255:0] zext_ln33_fu_781_p1;
wire   [255:0] lshr_ln33_fu_785_p2;
wire   [63:0] add_ln38_fu_800_p2;
wire   [7:0] shl_ln33_1_fu_819_p3;
wire   [255:0] zext_ln33_1_fu_826_p1;
wire   [255:0] lshr_ln33_1_fu_830_p2;
wire   [63:0] add_ln38_1_fu_855_p2;
wire   [7:0] shl_ln33_2_fu_874_p3;
wire   [255:0] zext_ln33_2_fu_881_p1;
wire   [255:0] lshr_ln33_2_fu_885_p2;
wire   [63:0] add_ln38_2_fu_910_p2;
wire   [7:0] shl_ln33_3_fu_929_p3;
wire   [255:0] zext_ln33_3_fu_936_p1;
wire   [255:0] lshr_ln33_3_fu_940_p2;
wire   [63:0] add_ln38_3_fu_965_p2;
wire   [7:0] shl_ln33_4_fu_984_p3;
wire   [255:0] zext_ln33_4_fu_991_p1;
wire   [255:0] lshr_ln33_4_fu_995_p2;
wire   [63:0] add_ln38_4_fu_1020_p2;
wire   [7:0] shl_ln33_5_fu_1039_p3;
wire   [255:0] zext_ln33_5_fu_1046_p1;
wire   [255:0] lshr_ln33_5_fu_1050_p2;
wire   [63:0] add_ln38_5_fu_1075_p2;
wire   [7:0] shl_ln33_6_fu_1094_p3;
wire   [255:0] zext_ln33_6_fu_1101_p1;
wire   [255:0] lshr_ln33_6_fu_1105_p2;
wire   [63:0] add_ln38_6_fu_1130_p2;
wire   [7:0] shl_ln33_7_fu_1149_p3;
wire   [255:0] zext_ln33_7_fu_1156_p1;
wire   [255:0] lshr_ln33_7_fu_1160_p2;
wire   [63:0] add_ln38_7_fu_1184_p2;
wire  signed [3:0] ua_fu_1216_p2;
wire   [8:0] shl_ln3_fu_1231_p3;
wire   [511:0] zext_ln38_fu_1238_p1;
wire   [511:0] lshr_ln38_fu_1242_p2;
wire   [4:0] zext_ln33_8_fu_1213_p1;
wire  signed [4:0] sext_ln35_fu_1221_p1;
wire   [4:0] sub_ln39_fu_1257_p2;
wire  signed [3:0] ua_2_fu_1293_p2;
wire   [8:0] shl_ln38_1_fu_1308_p3;
wire   [511:0] zext_ln38_1_fu_1315_p1;
wire   [511:0] lshr_ln38_1_fu_1319_p2;
wire   [4:0] zext_ln33_9_fu_1290_p1;
wire  signed [4:0] sext_ln35_1_fu_1298_p1;
wire   [4:0] sub_ln39_1_fu_1334_p2;
wire  signed [3:0] ua_4_fu_1374_p2;
wire   [8:0] shl_ln38_2_fu_1389_p3;
wire   [511:0] zext_ln38_2_fu_1396_p1;
wire   [511:0] lshr_ln38_2_fu_1400_p2;
wire   [4:0] zext_ln33_10_fu_1371_p1;
wire  signed [4:0] sext_ln35_2_fu_1379_p1;
wire   [4:0] sub_ln39_2_fu_1415_p2;
wire  signed [3:0] ua_6_fu_1455_p2;
wire   [8:0] shl_ln38_3_fu_1470_p3;
wire   [511:0] zext_ln38_3_fu_1477_p1;
wire   [511:0] lshr_ln38_3_fu_1481_p2;
wire   [4:0] zext_ln33_11_fu_1452_p1;
wire  signed [4:0] sext_ln35_3_fu_1460_p1;
wire   [4:0] sub_ln39_3_fu_1496_p2;
wire  signed [3:0] ua_8_fu_1536_p2;
wire   [8:0] shl_ln38_4_fu_1551_p3;
wire   [511:0] zext_ln38_4_fu_1558_p1;
wire   [511:0] lshr_ln38_4_fu_1562_p2;
wire   [4:0] zext_ln33_12_fu_1533_p1;
wire  signed [4:0] sext_ln35_4_fu_1541_p1;
wire   [4:0] sub_ln39_4_fu_1577_p2;
wire  signed [3:0] ua_10_fu_1617_p2;
wire   [8:0] shl_ln38_5_fu_1632_p3;
wire   [511:0] zext_ln38_5_fu_1639_p1;
wire   [511:0] lshr_ln38_5_fu_1643_p2;
wire   [4:0] zext_ln33_13_fu_1614_p1;
wire  signed [4:0] sext_ln35_5_fu_1622_p1;
wire   [4:0] sub_ln39_5_fu_1658_p2;
wire  signed [3:0] ua_12_fu_1698_p2;
wire   [8:0] shl_ln38_6_fu_1713_p3;
wire   [511:0] zext_ln38_6_fu_1720_p1;
wire   [511:0] lshr_ln38_6_fu_1724_p2;
wire   [4:0] zext_ln33_14_fu_1695_p1;
wire  signed [4:0] sext_ln35_6_fu_1703_p1;
wire   [4:0] sub_ln39_6_fu_1739_p2;
wire  signed [3:0] ua_14_fu_1783_p2;
wire   [8:0] shl_ln38_7_fu_1798_p3;
wire   [511:0] zext_ln38_7_fu_1805_p1;
wire   [511:0] lshr_ln38_7_fu_1809_p2;
wire   [4:0] zext_ln33_15_fu_1780_p1;
wire  signed [4:0] sext_ln35_7_fu_1788_p1;
wire   [4:0] sub_ln39_7_fu_1824_p2;
reg    grp_fu_398_ce;
reg    grp_fu_401_ce;
reg    grp_fu_404_ce;
reg    grp_fu_409_ce;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1024;
reg    ap_condition_2164;
reg    ap_condition_2169;
reg    ap_condition_2174;
reg    ap_condition_2179;
reg    ap_condition_2184;
reg    ap_condition_2189;
reg    ap_condition_2194;
reg    ap_condition_1026;
reg    ap_condition_2201;
reg    ap_condition_1141;
reg    ap_condition_2209;
reg    ap_condition_2214;
reg    ap_condition_2219;
reg    ap_condition_2224;
reg    ap_condition_2229;
reg    ap_condition_2234;
reg    ap_condition_2237;
reg    ap_condition_2242;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

sgemm_sitofp_32s_32_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_7_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_398_p0),
    .ce(grp_fu_398_ce),
    .dout(grp_fu_398_p1)
);

sgemm_sptohp_32ns_16_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
sptohp_32ns_16_2_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_401_p0),
    .ce(grp_fu_401_ce),
    .dout(grp_fu_401_p1)
);

sgemm_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(grp_fu_404_p1),
    .ce(grp_fu_404_ce),
    .dout(grp_fu_404_p2)
);

sgemm_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_409_p0),
    .din1(grp_fu_409_p1),
    .ce(grp_fu_409_ce),
    .dout(grp_fu_409_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U6(
    .din0(ap_phi_mux_ub_1_phi_fu_314_p4),
    .din1(ua_1_reg_2338),
    .dout(mul_ln40_fu_1284_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U7(
    .din0(ap_phi_mux_ub_3_phi_fu_325_p4),
    .din1(ua_3_reg_2368),
    .dout(mul_ln40_1_fu_1365_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U8(
    .din0(ap_phi_mux_ub_5_phi_fu_336_p4),
    .din1(ua_5_reg_2403),
    .dout(mul_ln40_2_fu_1446_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U9(
    .din0(ap_phi_mux_ub_7_phi_fu_347_p4),
    .din1(ua_7_reg_2438),
    .dout(mul_ln40_3_fu_1527_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U10(
    .din0(ap_phi_mux_ub_9_phi_fu_358_p4),
    .din1(ua_9_reg_2473),
    .dout(mul_ln40_4_fu_1608_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U11(
    .din0(ap_phi_mux_ub_11_phi_fu_369_p4),
    .din1(ua_11_reg_2508),
    .dout(mul_ln40_5_fu_1689_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U12(
    .din0(ap_phi_mux_ub_13_phi_fu_380_p4),
    .din1(ua_13_reg_2543),
    .dout(mul_ln40_6_fu_1770_p2)
);

sgemm_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U13(
    .din0(ap_phi_mux_ub_15_phi_fu_391_p4),
    .din1(ua_15_reg_2583),
    .dout(mul_ln40_7_fu_1851_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2164)) begin
            ap_phi_reg_pp0_iter1_ub_11_reg_365 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_11_reg_365 <= ap_phi_reg_pp0_iter0_ub_11_reg_365;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2169)) begin
            ap_phi_reg_pp0_iter1_ub_13_reg_376 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_13_reg_376 <= ap_phi_reg_pp0_iter0_ub_13_reg_376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2174)) begin
            ap_phi_reg_pp0_iter1_ub_1_reg_310 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_1_reg_310 <= ap_phi_reg_pp0_iter0_ub_1_reg_310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2179)) begin
            ap_phi_reg_pp0_iter1_ub_3_reg_321 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_3_reg_321 <= ap_phi_reg_pp0_iter0_ub_3_reg_321;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2184)) begin
            ap_phi_reg_pp0_iter1_ub_5_reg_332 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_5_reg_332 <= ap_phi_reg_pp0_iter0_ub_5_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2189)) begin
            ap_phi_reg_pp0_iter1_ub_7_reg_343 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_7_reg_343 <= ap_phi_reg_pp0_iter0_ub_7_reg_343;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2194)) begin
            ap_phi_reg_pp0_iter1_ub_9_reg_354 <= 8'd0;
        end else if ((1'b1 == ap_condition_1024)) begin
            ap_phi_reg_pp0_iter1_ub_9_reg_354 <= ap_phi_reg_pp0_iter0_ub_9_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2201)) begin
            ap_phi_reg_pp0_iter2_ub_15_reg_387 <= 8'd0;
        end else if ((1'b1 == ap_condition_1026)) begin
            ap_phi_reg_pp0_iter2_ub_15_reg_387 <= ap_phi_reg_pp0_iter1_ub_15_reg_387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_addr_1_read_reg_2054 <= m_axi_A_RDATA;
        B_addr_8_read_reg_2558 <= m_axi_B_RDATA;
        aa_read_reg_1873 <= aa;
        bb_read_reg_1861 <= bb;
        bb_read_reg_1861_pp0_iter1_reg <= bb_read_reg_1861;
        icmp_ln37_7_reg_2298 <= icmp_ln37_7_fu_1179_p2;
        icmp_ln37_7_reg_2298_pp0_iter3_reg <= icmp_ln37_7_reg_2298;
        mul_ln40_6_reg_2553 <= mul_ln40_6_fu_1770_p2;
        trunc_ln28_1_reg_2044 <= trunc_ln28_1_fu_742_p1;
        trunc_ln28_reg_1890 <= trunc_ln28_fu_464_p1;
        trunc_ln29_1_reg_2049 <= trunc_ln29_1_fu_762_p1;
        trunc_ln29_reg_1901 <= trunc_ln29_fu_489_p1;
        trunc_ln33_1_reg_1906 <= {{add_ln33_fu_493_p2[63:5]}};
        trunc_ln33_reg_1911 <= trunc_ln33_fu_509_p1;
        trunc_ln33_reg_1911_pp0_iter1_reg <= trunc_ln33_reg_1911;
        trunc_ln38_14_reg_2302 <= {{add_ln38_7_fu_1184_p2[63:6]}};
        trunc_ln38_21_reg_2307 <= trunc_ln38_21_fu_1199_p1;
        trunc_ln38_21_reg_2307_pp0_iter3_reg <= trunc_ln38_21_reg_2307;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        A_addr_2_read_reg_2075 <= m_axi_A_RDATA;
        B_addr_1_read_reg_2312 <= m_axi_B_RDATA;
        aa_1_reg_2069 <= aa_1_fu_790_p1;
        aa_1_reg_2069_pp0_iter2_reg <= aa_1_reg_2069;
        icmp_ln37_reg_2080 <= icmp_ln37_fu_794_p2;
        icmp_ln37_reg_2080_pp0_iter2_reg <= icmp_ln37_reg_2080;
        icmp_ln39_7_reg_2568 <= icmp_ln39_7_fu_1792_p2;
        rc_3_reg_2613_pp0_iter5_reg <= rc_3_reg_2613;
        sub_ln38_7_reg_2578 <= sub_ln38_7_fu_1818_p2;
        trunc_ln33_5_reg_1922 <= {{add_ln33_1_fu_523_p2[63:5]}};
        trunc_ln33_8_reg_1927 <= trunc_ln33_8_fu_538_p1;
        trunc_ln33_8_reg_1927_pp0_iter1_reg <= trunc_ln33_8_reg_1927;
        trunc_ln38_22_reg_2573 <= trunc_ln38_22_fu_1814_p1;
        trunc_ln38_reg_2089 <= trunc_ln38_fu_815_p1;
        trunc_ln38_reg_2089_pp0_iter2_reg <= trunc_ln38_reg_2089;
        trunc_ln38_s_reg_2084 <= {{add_ln38_fu_800_p2[63:6]}};
        ua_15_reg_2583 <= ua_15_fu_1830_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        A_addr_3_read_reg_2100 <= m_axi_A_RDATA;
        B_addr_2_read_reg_2343 <= m_axi_B_RDATA;
        aa_2_reg_2094 <= aa_2_fu_835_p1;
        aa_2_reg_2094_pp0_iter2_reg <= aa_2_reg_2094;
        icmp_ln37_1_reg_2111 <= icmp_ln37_1_fu_849_p2;
        icmp_ln37_1_reg_2111_pp0_iter2_reg <= icmp_ln37_1_reg_2111;
        icmp_ln39_reg_2323 <= icmp_ln39_fu_1225_p2;
        mul_ln40_7_reg_2588 <= mul_ln40_7_fu_1851_p2;
        sub_ln38_reg_2333 <= sub_ln38_fu_1251_p2;
        trunc_ln33_11_reg_1943 <= trunc_ln33_11_fu_567_p1;
        trunc_ln33_11_reg_1943_pp0_iter1_reg <= trunc_ln33_11_reg_1943;
        trunc_ln33_9_reg_1938 <= {{add_ln33_2_fu_552_p2[63:5]}};
        trunc_ln38_1_reg_2328 <= trunc_ln38_1_fu_1247_p1;
        trunc_ln38_2_reg_2115 <= {{add_ln38_1_fu_855_p2[63:6]}};
        trunc_ln38_3_reg_2120 <= trunc_ln38_3_fu_870_p1;
        trunc_ln38_3_reg_2120_pp0_iter2_reg <= trunc_ln38_3_reg_2120;
        ua_1_reg_2338 <= ua_1_fu_1263_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        A_addr_4_read_reg_2131 <= m_axi_A_RDATA;
        B_addr_3_read_reg_2373 <= m_axi_B_RDATA;
        aa_3_reg_2125 <= aa_3_fu_890_p1;
        aa_3_reg_2125_pp0_iter2_reg <= aa_3_reg_2125;
        icmp_ln37_2_reg_2142 <= icmp_ln37_2_fu_904_p2;
        icmp_ln37_2_reg_2142_pp0_iter2_reg <= icmp_ln37_2_reg_2142;
        icmp_ln39_1_reg_2353 <= icmp_ln39_1_fu_1302_p2;
        mul_ln40_reg_2348 <= mul_ln40_fu_1284_p2;
        sub_ln38_1_reg_2363 <= sub_ln38_1_fu_1328_p2;
        trunc_ln33_13_reg_1959 <= trunc_ln33_13_fu_596_p1;
        trunc_ln33_13_reg_1959_pp0_iter1_reg <= trunc_ln33_13_reg_1959;
        trunc_ln33_s_reg_1954 <= {{add_ln33_3_fu_581_p2[63:5]}};
        trunc_ln38_4_reg_2146 <= {{add_ln38_2_fu_910_p2[63:6]}};
        trunc_ln38_5_reg_2358 <= trunc_ln38_5_fu_1324_p1;
        trunc_ln38_7_reg_2151 <= trunc_ln38_7_fu_925_p1;
        trunc_ln38_7_reg_2151_pp0_iter2_reg <= trunc_ln38_7_reg_2151;
        ua_3_reg_2368 <= ua_3_fu_1340_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        A_addr_5_read_reg_2167 <= m_axi_A_RDATA;
        B_addr_4_read_reg_2408 <= m_axi_B_RDATA;
        aa_4_reg_2161 <= aa_4_fu_945_p1;
        aa_4_reg_2161_pp0_iter2_reg <= aa_4_reg_2161;
        icmp_ln37_3_reg_2178 <= icmp_ln37_3_fu_959_p2;
        icmp_ln37_3_reg_2178_pp0_iter2_reg <= icmp_ln37_3_reg_2178;
        icmp_ln39_2_reg_2388 <= icmp_ln39_2_fu_1383_p2;
        mul_ln40_1_reg_2383 <= mul_ln40_1_fu_1365_p2;
        q_reg_2156_pp0_iter2_reg <= q_reg_2156;
        q_reg_2156_pp0_iter3_reg <= q_reg_2156_pp0_iter2_reg;
        sub_ln38_2_reg_2398 <= sub_ln38_2_fu_1409_p2;
        trunc_ln33_15_reg_1975 <= trunc_ln33_15_fu_625_p1;
        trunc_ln33_15_reg_1975_pp0_iter1_reg <= trunc_ln33_15_reg_1975;
        trunc_ln33_2_reg_1970 <= {{add_ln33_4_fu_610_p2[63:5]}};
        trunc_ln38_11_reg_2187 <= trunc_ln38_11_fu_980_p1;
        trunc_ln38_11_reg_2187_pp0_iter2_reg <= trunc_ln38_11_reg_2187;
        trunc_ln38_6_reg_2182 <= {{add_ln38_3_fu_965_p2[63:6]}};
        trunc_ln38_9_reg_2393 <= trunc_ln38_9_fu_1405_p1;
        ua_5_reg_2403 <= ua_5_fu_1421_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        A_addr_6_read_reg_2198 <= m_axi_A_RDATA;
        B_addr_5_read_reg_2443 <= m_axi_B_RDATA;
        aa_5_reg_2192 <= aa_5_fu_1000_p1;
        aa_5_reg_2192_pp0_iter2_reg <= aa_5_reg_2192;
        icmp_ln37_4_reg_2209 <= icmp_ln37_4_fu_1014_p2;
        icmp_ln37_4_reg_2209_pp0_iter2_reg <= icmp_ln37_4_reg_2209;
        icmp_ln39_3_reg_2423 <= icmp_ln39_3_fu_1464_p2;
        mul_ln40_2_reg_2418 <= mul_ln40_2_fu_1446_p2;
        sub_ln38_3_reg_2433 <= sub_ln38_3_fu_1490_p2;
        trunc_ln33_17_reg_1991 <= trunc_ln33_17_fu_654_p1;
        trunc_ln33_17_reg_1991_pp0_iter1_reg <= trunc_ln33_17_reg_1991;
        trunc_ln33_3_reg_1986 <= {{add_ln33_5_fu_639_p2[63:5]}};
        trunc_ln38_13_reg_2428 <= trunc_ln38_13_fu_1486_p1;
        trunc_ln38_15_reg_2218 <= trunc_ln38_15_fu_1035_p1;
        trunc_ln38_15_reg_2218_pp0_iter2_reg <= trunc_ln38_15_reg_2218;
        trunc_ln38_8_reg_2213 <= {{add_ln38_4_fu_1020_p2[63:6]}};
        ua_7_reg_2438 <= ua_7_fu_1502_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        A_addr_7_read_reg_2229 <= m_axi_A_RDATA;
        B_addr_6_read_reg_2478 <= m_axi_B_RDATA;
        aa_6_reg_2223 <= aa_6_fu_1055_p1;
        aa_6_reg_2223_pp0_iter2_reg <= aa_6_reg_2223;
        icmp_ln37_5_reg_2240 <= icmp_ln37_5_fu_1069_p2;
        icmp_ln37_5_reg_2240_pp0_iter2_reg <= icmp_ln37_5_reg_2240;
        icmp_ln39_4_reg_2458 <= icmp_ln39_4_fu_1545_p2;
        mul_ln40_3_reg_2453 <= mul_ln40_3_fu_1527_p2;
        sub_ln38_4_reg_2468 <= sub_ln38_4_fu_1571_p2;
        trunc_ln33_19_reg_2007 <= trunc_ln33_19_fu_683_p1;
        trunc_ln33_19_reg_2007_pp0_iter1_reg <= trunc_ln33_19_reg_2007;
        trunc_ln33_4_reg_2002 <= {{add_ln33_6_fu_668_p2[63:5]}};
        trunc_ln38_10_reg_2244 <= {{add_ln38_5_fu_1075_p2[63:6]}};
        trunc_ln38_16_reg_2463 <= trunc_ln38_16_fu_1567_p1;
        trunc_ln38_17_reg_2249 <= trunc_ln38_17_fu_1090_p1;
        trunc_ln38_17_reg_2249_pp0_iter2_reg <= trunc_ln38_17_reg_2249;
        ua_9_reg_2473 <= ua_9_fu_1583_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        A_addr_8_read_reg_2260 <= m_axi_A_RDATA;
        B_addr_7_read_reg_2513 <= m_axi_B_RDATA;
        aa_7_reg_2254 <= aa_7_fu_1110_p1;
        aa_7_reg_2254_pp0_iter2_reg <= aa_7_reg_2254;
        icmp_ln37_6_reg_2271 <= icmp_ln37_6_fu_1124_p2;
        icmp_ln37_6_reg_2271_pp0_iter2_reg <= icmp_ln37_6_reg_2271;
        icmp_ln39_5_reg_2493 <= icmp_ln39_5_fu_1626_p2;
        mul_ln40_4_reg_2488 <= mul_ln40_4_fu_1608_p2;
        sub_ln38_5_reg_2503 <= sub_ln38_5_fu_1652_p2;
        trunc_ln33_21_reg_2023 <= trunc_ln33_21_fu_712_p1;
        trunc_ln33_21_reg_2023_pp0_iter1_reg <= trunc_ln33_21_reg_2023;
        trunc_ln33_6_reg_2018 <= {{add_ln33_7_fu_697_p2[63:5]}};
        trunc_ln38_12_reg_2275 <= {{add_ln38_6_fu_1130_p2[63:6]}};
        trunc_ln38_18_reg_2498 <= trunc_ln38_18_fu_1648_p1;
        trunc_ln38_19_reg_2280 <= trunc_ln38_19_fu_1145_p1;
        trunc_ln38_19_reg_2280_pp0_iter2_reg <= trunc_ln38_19_reg_2280;
        ua_11_reg_2508 <= ua_11_fu_1664_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        A_addr_read_reg_2028 <= m_axi_A_RDATA;
        B_addr_read_reg_2033 <= m_axi_B_RDATA;
        aa_8_reg_2285 <= aa_8_fu_1165_p1;
        aa_8_reg_2285_pp0_iter2_reg <= aa_8_reg_2285;
        icmp_ln39_6_reg_2528 <= icmp_ln39_6_fu_1707_p2;
        mul_ln40_5_reg_2523 <= mul_ln40_5_fu_1689_p2;
        sub_ln38_6_reg_2538 <= sub_ln38_6_fu_1733_p2;
        trunc_ln38_20_reg_2533 <= trunc_ln38_20_fu_1729_p1;
        ua_13_reg_2543 <= ua_13_fu_1745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add1_reg_2648 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        add60_1_reg_2643 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        add64_1_reg_2653 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_reg_2628 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        ap_phi_reg_pp0_iter1_ub_15_reg_387 <= ap_phi_reg_pp0_iter0_ub_15_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        ap_phi_reg_pp0_iter2_ub_11_reg_365 <= ap_phi_reg_pp0_iter1_ub_11_reg_365;
        ap_phi_reg_pp0_iter2_ub_13_reg_376 <= ap_phi_reg_pp0_iter1_ub_13_reg_376;
        ap_phi_reg_pp0_iter2_ub_1_reg_310 <= ap_phi_reg_pp0_iter1_ub_1_reg_310;
        ap_phi_reg_pp0_iter2_ub_3_reg_321 <= ap_phi_reg_pp0_iter1_ub_3_reg_321;
        ap_phi_reg_pp0_iter2_ub_5_reg_332 <= ap_phi_reg_pp0_iter1_ub_5_reg_332;
        ap_phi_reg_pp0_iter2_ub_7_reg_343 <= ap_phi_reg_pp0_iter1_ub_7_reg_343;
        ap_phi_reg_pp0_iter2_ub_9_reg_354 <= ap_phi_reg_pp0_iter1_ub_9_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        ap_phi_reg_pp0_iter3_ub_13_reg_376 <= ap_phi_reg_pp0_iter2_ub_13_reg_376;
        ap_phi_reg_pp0_iter3_ub_15_reg_387 <= ap_phi_reg_pp0_iter2_ub_15_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        q_reg_2156 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        r1_1_reg_2663 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        r1_reg_2658 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        rc_1_reg_2603 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rc_2_reg_2608 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        rc_3_reg_2613 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        rc_4_reg_2618 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        rc_5_reg_2623 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        rc_6_reg_2633 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        rc_7_reg_2638 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        rc_reg_2598 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_413 <= grp_fu_398_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_418 <= grp_fu_398_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_423 <= grp_fu_401_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_428 <= grp_fu_401_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        reg_433 <= grp_fu_401_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        reg_438 <= grp_fu_401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        res_reg_2668 <= grp_fu_404_p2;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        A_blk_n_AR = m_axi_A_ARREADY;
    end else begin
        A_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        A_blk_n_R = m_axi_A_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln37_7_reg_2298 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((icmp_ln37_5_reg_2240 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln37_4_reg_2209 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln37_3_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln37_2_reg_2142 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln37_1_reg_2111 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((icmp_ln37_reg_2080 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 
    == ap_block_pp0_stage8) & (icmp_ln37_6_reg_2271 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        B_blk_n_AR = m_axi_B_ARREADY;
    end else begin
        B_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln37_7_reg_2298 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln37_5_reg_2240 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln37_4_reg_2209 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln37_3_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln37_2_reg_2142 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln37_1_reg_2111 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln37_reg_2080 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 
    == ap_block_pp0_stage7) & (icmp_ln37_6_reg_2271 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        B_blk_n_R = m_axi_B_RVALID;
    end else begin
        B_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln37_5_reg_2240_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_11_phi_fu_369_p4 = ub_10_fu_1676_p3;
    end else begin
        ap_phi_mux_ub_11_phi_fu_369_p4 = ap_phi_reg_pp0_iter2_ub_11_reg_365;
    end
end

always @ (*) begin
    if ((icmp_ln37_6_reg_2271_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_13_phi_fu_380_p4 = ub_12_fu_1757_p3;
    end else begin
        ap_phi_mux_ub_13_phi_fu_380_p4 = ap_phi_reg_pp0_iter3_ub_13_reg_376;
    end
end

always @ (*) begin
    if ((icmp_ln37_7_reg_2298_pp0_iter3_reg == 1'd0)) begin
        ap_phi_mux_ub_15_phi_fu_391_p4 = ub_14_fu_1838_p3;
    end else begin
        ap_phi_mux_ub_15_phi_fu_391_p4 = ap_phi_reg_pp0_iter3_ub_15_reg_387;
    end
end

always @ (*) begin
    if ((icmp_ln37_reg_2080_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_1_phi_fu_314_p4 = ub_fu_1271_p3;
    end else begin
        ap_phi_mux_ub_1_phi_fu_314_p4 = ap_phi_reg_pp0_iter2_ub_1_reg_310;
    end
end

always @ (*) begin
    if ((icmp_ln37_1_reg_2111_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_3_phi_fu_325_p4 = ub_2_fu_1352_p3;
    end else begin
        ap_phi_mux_ub_3_phi_fu_325_p4 = ap_phi_reg_pp0_iter2_ub_3_reg_321;
    end
end

always @ (*) begin
    if ((icmp_ln37_2_reg_2142_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_5_phi_fu_336_p4 = ub_4_fu_1433_p3;
    end else begin
        ap_phi_mux_ub_5_phi_fu_336_p4 = ap_phi_reg_pp0_iter2_ub_5_reg_332;
    end
end

always @ (*) begin
    if ((icmp_ln37_3_reg_2178_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_7_phi_fu_347_p4 = ub_6_fu_1514_p3;
    end else begin
        ap_phi_mux_ub_7_phi_fu_347_p4 = ap_phi_reg_pp0_iter2_ub_7_reg_343;
    end
end

always @ (*) begin
    if ((icmp_ln37_4_reg_2209_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_ub_9_phi_fu_358_p4 = ub_8_fu_1595_p3;
    end else begin
        ap_phi_mux_ub_9_phi_fu_358_p4 = ap_phi_reg_pp0_iter2_ub_9_reg_354;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to5 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_398_ce = 1'b1;
    end else begin
        grp_fu_398_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_398_p0 = sext_ln40_23_fu_1857_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_398_p0 = sext_ln40_22_fu_1776_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_398_p0 = sext_ln40_21_fu_1753_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_398_p0 = sext_ln40_20_fu_1672_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_398_p0 = sext_ln40_19_fu_1591_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_398_p0 = sext_ln40_18_fu_1510_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_398_p0 = sext_ln40_17_fu_1429_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_398_p0 = sext_ln40_16_fu_1348_p1;
    end else begin
        grp_fu_398_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_401_ce = 1'b1;
    end else begin
        grp_fu_401_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_401_p0 = reg_418;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_401_p0 = reg_413;
    end else begin
        grp_fu_401_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_404_ce = 1'b1;
    end else begin
        grp_fu_404_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_404_p0 = res_reg_2668;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_404_p0 = r1_reg_2658;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_404_p0 = add64_1_reg_2653;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_404_p0 = add1_reg_2648;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_404_p0 = add60_1_reg_2643;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_404_p0 = add_reg_2628;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_404_p0 = rc_4_reg_2618;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_404_p0 = rc_reg_2598;
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_404_p1 = r1_1_reg_2663;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_404_p1 = 16'd0;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_404_p1 = rc_7_reg_2638;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_404_p1 = rc_3_reg_2613_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_404_p1 = rc_6_reg_2633;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_404_p1 = rc_2_reg_2608;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_404_p1 = rc_5_reg_2623;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_404_p1 = rc_1_reg_2603;
    end else begin
        grp_fu_404_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))))) begin
        grp_fu_409_ce = 1'b1;
    end else begin
        grp_fu_409_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_409_p0 = reg_438;
    end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_409_p0 = reg_433;
    end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_409_p0 = reg_428;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_409_p0 = reg_423;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_409_p0 = fa_fu_766_p1;
    end else begin
        grp_fu_409_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_409_p1 = q_reg_2156_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_409_p1 = q_reg_2156_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_409_p1 = fb_fu_770_p1;
    end else begin
        grp_fu_409_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
            m_axi_A_ARADDR = sext_ln33_7_fu_716_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
            m_axi_A_ARADDR = sext_ln33_6_fu_687_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
            m_axi_A_ARADDR = sext_ln33_5_fu_658_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
            m_axi_A_ARADDR = sext_ln33_4_fu_629_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
            m_axi_A_ARADDR = sext_ln33_3_fu_600_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
            m_axi_A_ARADDR = sext_ln33_2_fu_571_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
            m_axi_A_ARADDR = sext_ln33_1_fu_542_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
            m_axi_A_ARADDR = sext_ln33_fu_513_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            m_axi_A_ARADDR = sext_ln28_fu_453_p1;
        end else begin
            m_axi_A_ARADDR = 'bx;
        end
    end else begin
        m_axi_A_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        m_axi_A_ARVALID = 1'b1;
    end else begin
        m_axi_A_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001)))) begin
        m_axi_A_RREADY = 1'b1;
    end else begin
        m_axi_A_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2242)) begin
            m_axi_B_ARADDR = sext_ln38_7_fu_1203_p1;
        end else if ((1'b1 == ap_condition_2237)) begin
            m_axi_B_ARADDR = sext_ln38_6_fu_1169_p1;
        end else if ((1'b1 == ap_condition_2234)) begin
            m_axi_B_ARADDR = sext_ln38_5_fu_1114_p1;
        end else if ((1'b1 == ap_condition_2229)) begin
            m_axi_B_ARADDR = sext_ln38_4_fu_1059_p1;
        end else if ((1'b1 == ap_condition_2224)) begin
            m_axi_B_ARADDR = sext_ln38_3_fu_1004_p1;
        end else if ((1'b1 == ap_condition_2219)) begin
            m_axi_B_ARADDR = sext_ln38_2_fu_949_p1;
        end else if ((1'b1 == ap_condition_2214)) begin
            m_axi_B_ARADDR = sext_ln38_1_fu_894_p1;
        end else if ((1'b1 == ap_condition_2209)) begin
            m_axi_B_ARADDR = sext_ln38_fu_839_p1;
        end else if ((1'b1 == ap_condition_1141)) begin
            m_axi_B_ARADDR = sext_ln29_fu_478_p1;
        end else begin
            m_axi_B_ARADDR = 'bx;
        end
    end else begin
        m_axi_B_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln37_7_reg_2298 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln37_5_reg_2240 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln37_4_reg_2209 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln37_3_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln37_2_reg_2142 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln37_1_reg_2111 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln37_reg_2080 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln37_6_reg_2271 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axi_B_ARVALID = 1'b1;
    end else begin
        m_axi_B_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln37_7_reg_2298 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln37_5_reg_2240 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln37_4_reg_2209 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln37_3_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln37_2_reg_2142 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln37_1_reg_2111 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln37_reg_2080 == 1'd0) 
    & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln37_6_reg_2271 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001)))) begin
        m_axi_B_RREADY = 1'b1;
    end else begin
        m_axi_B_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to6 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign aa_1_fu_790_p1 = lshr_ln33_fu_785_p2[3:0];

assign aa_2_fu_835_p1 = lshr_ln33_1_fu_830_p2[3:0];

assign aa_3_fu_890_p1 = lshr_ln33_2_fu_885_p2[3:0];

assign aa_4_fu_945_p1 = lshr_ln33_3_fu_940_p2[3:0];

assign aa_5_fu_1000_p1 = lshr_ln33_4_fu_995_p2[3:0];

assign aa_6_fu_1055_p1 = lshr_ln33_5_fu_1050_p2[3:0];

assign aa_7_fu_1110_p1 = lshr_ln33_6_fu_1105_p2[3:0];

assign aa_8_fu_1165_p1 = lshr_ln33_7_fu_1160_p2[3:0];

assign add_ln33_1_fu_523_p2 = (aa_read_reg_1873 + 64'd3);

assign add_ln33_2_fu_552_p2 = (aa_read_reg_1873 + 64'd4);

assign add_ln33_3_fu_581_p2 = (aa_read_reg_1873 + 64'd5);

assign add_ln33_4_fu_610_p2 = (aa_read_reg_1873 + 64'd6);

assign add_ln33_5_fu_639_p2 = (aa_read_reg_1873 + 64'd7);

assign add_ln33_6_fu_668_p2 = (aa_read_reg_1873 + 64'd8);

assign add_ln33_7_fu_697_p2 = (aa_read_reg_1873 + 64'd9);

assign add_ln33_fu_493_p2 = (aa + 64'd2);

assign add_ln38_1_fu_855_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd3);

assign add_ln38_2_fu_910_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd4);

assign add_ln38_3_fu_965_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd5);

assign add_ln38_4_fu_1020_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd6);

assign add_ln38_5_fu_1075_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd7);

assign add_ln38_6_fu_1130_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd8);

assign add_ln38_7_fu_1184_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd9);

assign add_ln38_fu_800_p2 = (bb_read_reg_1861_pp0_iter1_reg + 64'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_io)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state20_io) | (1'b1 == ap_block_state20_pp0_stage1_iter2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage1_iter1)) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state20_io) | (1'b1 == ap_block_state20_pp0_stage1_iter2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage1_iter1)) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io) | (1'b1 == ap_block_state12_pp0_stage2_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io) | (1'b1 == ap_block_state12_pp0_stage2_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state13_io) | (1'b1 == ap_block_state13_pp0_stage3_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state13_io) | (1'b1 == ap_block_state13_pp0_stage3_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage4_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state14_io) | (1'b1 == ap_block_state14_pp0_stage4_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage4_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state14_io) | (1'b1 == ap_block_state14_pp0_stage4_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage5_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state15_io) | (1'b1 == ap_block_state15_pp0_stage5_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage5_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state15_io) | (1'b1 == ap_block_state15_pp0_stage5_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage6_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state16_io) | (1'b1 == ap_block_state16_pp0_stage6_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage6_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state16_io) | (1'b1 == ap_block_state16_pp0_stage6_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage7_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state17_io) | (1'b1 == ap_block_state17_pp0_stage7_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage7_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state17_io) | (1'b1 == ap_block_state17_pp0_stage7_iter1))) | ((m_axi_A_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_A_ARREADY == 1'b0) | (1'b1 == ap_block_state9_pp0_stage8_iter0))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_A_ARREADY == 1'b0) | (1'b1 == ap_block_state9_pp0_stage8_iter0))));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage1_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state12_io = ((icmp_ln37_reg_2080 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage2_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state13_io = ((icmp_ln37_1_reg_2111 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage3_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state14_io = ((icmp_ln37_2_reg_2142 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage4_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state15_io = ((icmp_ln37_3_reg_2178 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage5_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state16_io = ((icmp_ln37_4_reg_2209 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage6_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state17_io = ((icmp_ln37_5_reg_2240 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage7_iter1 = (m_axi_A_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state18_io = ((icmp_ln37_6_reg_2271 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state1_io = ((m_axi_A_ARREADY == 1'b0) | (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state20_io = ((icmp_ln37_7_reg_2298 == 1'd0) & (m_axi_B_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage1_iter2 = ((icmp_ln37_reg_2080 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage2_iter2 = ((icmp_ln37_1_reg_2111 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage3_iter2 = ((icmp_ln37_2_reg_2142 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage4_iter2 = ((icmp_ln37_3_reg_2178 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage5_iter2 = ((icmp_ln37_4_reg_2209 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage6_iter2 = ((icmp_ln37_5_reg_2240 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage7_iter2 = ((icmp_ln37_6_reg_2271 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter3 = ((icmp_ln37_7_reg_2298 == 1'd0) & (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((m_axi_A_RVALID == 1'b0) | (m_axi_B_RVALID == 1'b0));
end

always @ (*) begin
    ap_condition_1024 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001));
end

always @ (*) begin
    ap_condition_1026 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001));
end

always @ (*) begin
    ap_condition_1141 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2164 = ((icmp_ln37_5_fu_1069_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001));
end

always @ (*) begin
    ap_condition_2169 = ((icmp_ln37_6_fu_1124_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001));
end

always @ (*) begin
    ap_condition_2174 = ((icmp_ln37_fu_794_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_2179 = ((icmp_ln37_1_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_2184 = ((icmp_ln37_2_fu_904_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_2189 = ((icmp_ln37_3_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_2194 = ((icmp_ln37_4_fu_1014_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_2201 = ((icmp_ln37_7_fu_1179_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2209 = ((icmp_ln37_reg_2080 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_2214 = ((icmp_ln37_1_reg_2111 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_2219 = ((icmp_ln37_2_reg_2142 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_2224 = ((icmp_ln37_3_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_2229 = ((icmp_ln37_4_reg_2209 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001));
end

always @ (*) begin
    ap_condition_2234 = ((icmp_ln37_5_reg_2240 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001));
end

always @ (*) begin
    ap_condition_2237 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln37_6_reg_2271 == 1'd0));
end

always @ (*) begin
    ap_condition_2242 = ((icmp_ln37_7_reg_2298 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_ub_11_reg_365 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_13_reg_376 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_15_reg_387 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_1_reg_310 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_3_reg_321 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_5_reg_332 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_7_reg_343 = 'bx;

assign ap_phi_reg_pp0_iter0_ub_9_reg_354 = 'bx;

assign ap_return = grp_fu_404_p2;

assign fa_fu_766_p1 = trunc_ln28_1_reg_2044;

assign fb_fu_770_p1 = trunc_ln29_1_reg_2049;

assign icmp_ln37_1_fu_849_p2 = ((aa_2_fu_835_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_904_p2 = ((aa_3_fu_890_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_3_fu_959_p2 = ((aa_4_fu_945_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_4_fu_1014_p2 = ((aa_5_fu_1000_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_5_fu_1069_p2 = ((aa_6_fu_1055_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_6_fu_1124_p2 = ((aa_7_fu_1110_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_7_fu_1179_p2 = ((aa_8_reg_2285 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_794_p2 = ((aa_1_fu_790_p1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln39_1_fu_1302_p2 = (($signed(ua_2_fu_1293_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_2_fu_1383_p2 = (($signed(ua_4_fu_1374_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_3_fu_1464_p2 = (($signed(ua_6_fu_1455_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_4_fu_1545_p2 = (($signed(ua_8_fu_1536_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_5_fu_1626_p2 = (($signed(ua_10_fu_1617_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_6_fu_1707_p2 = (($signed(ua_12_fu_1698_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_7_fu_1792_p2 = (($signed(ua_14_fu_1783_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1225_p2 = (($signed(ua_fu_1216_p2) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign lshr_ln28_fu_737_p2 = A_addr_read_reg_2028 >> zext_ln28_fu_733_p1;

assign lshr_ln29_fu_757_p2 = B_addr_read_reg_2033 >> zext_ln29_fu_753_p1;

assign lshr_ln33_1_fu_830_p2 = A_addr_2_read_reg_2075 >> zext_ln33_1_fu_826_p1;

assign lshr_ln33_2_fu_885_p2 = A_addr_3_read_reg_2100 >> zext_ln33_2_fu_881_p1;

assign lshr_ln33_3_fu_940_p2 = A_addr_4_read_reg_2131 >> zext_ln33_3_fu_936_p1;

assign lshr_ln33_4_fu_995_p2 = A_addr_5_read_reg_2167 >> zext_ln33_4_fu_991_p1;

assign lshr_ln33_5_fu_1050_p2 = A_addr_6_read_reg_2198 >> zext_ln33_5_fu_1046_p1;

assign lshr_ln33_6_fu_1105_p2 = A_addr_7_read_reg_2229 >> zext_ln33_6_fu_1101_p1;

assign lshr_ln33_7_fu_1160_p2 = A_addr_8_read_reg_2260 >> zext_ln33_7_fu_1156_p1;

assign lshr_ln33_fu_785_p2 = A_addr_1_read_reg_2054 >> zext_ln33_fu_781_p1;

assign lshr_ln38_1_fu_1319_p2 = B_addr_2_read_reg_2343 >> zext_ln38_1_fu_1315_p1;

assign lshr_ln38_2_fu_1400_p2 = B_addr_3_read_reg_2373 >> zext_ln38_2_fu_1396_p1;

assign lshr_ln38_3_fu_1481_p2 = B_addr_4_read_reg_2408 >> zext_ln38_3_fu_1477_p1;

assign lshr_ln38_4_fu_1562_p2 = B_addr_5_read_reg_2443 >> zext_ln38_4_fu_1558_p1;

assign lshr_ln38_5_fu_1643_p2 = B_addr_6_read_reg_2478 >> zext_ln38_5_fu_1639_p1;

assign lshr_ln38_6_fu_1724_p2 = B_addr_7_read_reg_2513 >> zext_ln38_6_fu_1720_p1;

assign lshr_ln38_7_fu_1809_p2 = B_addr_8_read_reg_2558 >> zext_ln38_7_fu_1805_p1;

assign lshr_ln38_fu_1242_p2 = B_addr_1_read_reg_2312 >> zext_ln38_fu_1238_p1;

assign m_axi_A_ARBURST = 2'd0;

assign m_axi_A_ARCACHE = 4'd0;

assign m_axi_A_ARID = 1'd0;

assign m_axi_A_ARLEN = 32'd1;

assign m_axi_A_ARLOCK = 2'd0;

assign m_axi_A_ARPROT = 3'd0;

assign m_axi_A_ARQOS = 4'd0;

assign m_axi_A_ARREGION = 4'd0;

assign m_axi_A_ARSIZE = 3'd0;

assign m_axi_A_ARUSER = 1'd0;

assign m_axi_A_AWADDR = 64'd0;

assign m_axi_A_AWBURST = 2'd0;

assign m_axi_A_AWCACHE = 4'd0;

assign m_axi_A_AWID = 1'd0;

assign m_axi_A_AWLEN = 32'd0;

assign m_axi_A_AWLOCK = 2'd0;

assign m_axi_A_AWPROT = 3'd0;

assign m_axi_A_AWQOS = 4'd0;

assign m_axi_A_AWREGION = 4'd0;

assign m_axi_A_AWSIZE = 3'd0;

assign m_axi_A_AWUSER = 1'd0;

assign m_axi_A_AWVALID = 1'b0;

assign m_axi_A_BREADY = 1'b0;

assign m_axi_A_WDATA = 256'd0;

assign m_axi_A_WID = 1'd0;

assign m_axi_A_WLAST = 1'b0;

assign m_axi_A_WSTRB = 32'd0;

assign m_axi_A_WUSER = 1'd0;

assign m_axi_A_WVALID = 1'b0;

assign m_axi_B_ARBURST = 2'd0;

assign m_axi_B_ARCACHE = 4'd0;

assign m_axi_B_ARID = 1'd0;

assign m_axi_B_ARLEN = 32'd1;

assign m_axi_B_ARLOCK = 2'd0;

assign m_axi_B_ARPROT = 3'd0;

assign m_axi_B_ARQOS = 4'd0;

assign m_axi_B_ARREGION = 4'd0;

assign m_axi_B_ARSIZE = 3'd0;

assign m_axi_B_ARUSER = 1'd0;

assign m_axi_B_AWADDR = 64'd0;

assign m_axi_B_AWBURST = 2'd0;

assign m_axi_B_AWCACHE = 4'd0;

assign m_axi_B_AWID = 1'd0;

assign m_axi_B_AWLEN = 32'd0;

assign m_axi_B_AWLOCK = 2'd0;

assign m_axi_B_AWPROT = 3'd0;

assign m_axi_B_AWQOS = 4'd0;

assign m_axi_B_AWREGION = 4'd0;

assign m_axi_B_AWSIZE = 3'd0;

assign m_axi_B_AWUSER = 1'd0;

assign m_axi_B_AWVALID = 1'b0;

assign m_axi_B_BREADY = 1'b0;

assign m_axi_B_WDATA = 512'd0;

assign m_axi_B_WID = 1'd0;

assign m_axi_B_WLAST = 1'b0;

assign m_axi_B_WSTRB = 64'd0;

assign m_axi_B_WUSER = 1'd0;

assign m_axi_B_WVALID = 1'b0;

assign sext_ln28_fu_453_p1 = $signed(trunc_ln28_2_fu_443_p4);

assign sext_ln29_fu_478_p1 = $signed(trunc_ln29_2_fu_468_p4);

assign sext_ln33_1_fu_542_p1 = $signed(trunc_ln33_5_reg_1922);

assign sext_ln33_2_fu_571_p1 = $signed(trunc_ln33_9_reg_1938);

assign sext_ln33_3_fu_600_p1 = $signed(trunc_ln33_s_reg_1954);

assign sext_ln33_4_fu_629_p1 = $signed(trunc_ln33_2_reg_1970);

assign sext_ln33_5_fu_658_p1 = $signed(trunc_ln33_3_reg_1986);

assign sext_ln33_6_fu_687_p1 = $signed(trunc_ln33_4_reg_2002);

assign sext_ln33_7_fu_716_p1 = $signed(trunc_ln33_6_reg_2018);

assign sext_ln33_fu_513_p1 = $signed(trunc_ln33_1_reg_1906);

assign sext_ln35_1_fu_1298_p1 = ua_2_fu_1293_p2;

assign sext_ln35_2_fu_1379_p1 = ua_4_fu_1374_p2;

assign sext_ln35_3_fu_1460_p1 = ua_6_fu_1455_p2;

assign sext_ln35_4_fu_1541_p1 = ua_8_fu_1536_p2;

assign sext_ln35_5_fu_1622_p1 = ua_10_fu_1617_p2;

assign sext_ln35_6_fu_1703_p1 = ua_12_fu_1698_p2;

assign sext_ln35_7_fu_1788_p1 = ua_14_fu_1783_p2;

assign sext_ln35_fu_1221_p1 = ua_fu_1216_p2;

assign sext_ln38_1_fu_894_p1 = $signed(trunc_ln38_2_reg_2115);

assign sext_ln38_2_fu_949_p1 = $signed(trunc_ln38_4_reg_2146);

assign sext_ln38_3_fu_1004_p1 = $signed(trunc_ln38_6_reg_2182);

assign sext_ln38_4_fu_1059_p1 = $signed(trunc_ln38_8_reg_2213);

assign sext_ln38_5_fu_1114_p1 = $signed(trunc_ln38_10_reg_2244);

assign sext_ln38_6_fu_1169_p1 = $signed(trunc_ln38_12_reg_2275);

assign sext_ln38_7_fu_1203_p1 = $signed(trunc_ln38_14_reg_2302);

assign sext_ln38_fu_839_p1 = $signed(trunc_ln38_s_reg_2084);

assign sext_ln40_16_fu_1348_p1 = $signed(mul_ln40_reg_2348);

assign sext_ln40_17_fu_1429_p1 = $signed(mul_ln40_1_reg_2383);

assign sext_ln40_18_fu_1510_p1 = $signed(mul_ln40_2_reg_2418);

assign sext_ln40_19_fu_1591_p1 = $signed(mul_ln40_3_reg_2453);

assign sext_ln40_20_fu_1672_p1 = $signed(mul_ln40_4_reg_2488);

assign sext_ln40_21_fu_1753_p1 = $signed(mul_ln40_5_reg_2523);

assign sext_ln40_22_fu_1776_p1 = $signed(mul_ln40_6_reg_2553);

assign sext_ln40_23_fu_1857_p1 = $signed(mul_ln40_7_reg_2588);

assign shl_ln1_fu_746_p3 = {{trunc_ln29_reg_1901}, {3'd0}};

assign shl_ln2_fu_774_p3 = {{trunc_ln33_reg_1911_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_1_fu_819_p3 = {{trunc_ln33_8_reg_1927_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_2_fu_874_p3 = {{trunc_ln33_11_reg_1943_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_3_fu_929_p3 = {{trunc_ln33_13_reg_1959_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_4_fu_984_p3 = {{trunc_ln33_15_reg_1975_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_5_fu_1039_p3 = {{trunc_ln33_17_reg_1991_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_6_fu_1094_p3 = {{trunc_ln33_19_reg_2007_pp0_iter1_reg}, {3'd0}};

assign shl_ln33_7_fu_1149_p3 = {{trunc_ln33_21_reg_2023_pp0_iter1_reg}, {3'd0}};

assign shl_ln38_1_fu_1308_p3 = {{trunc_ln38_3_reg_2120_pp0_iter2_reg}, {3'd0}};

assign shl_ln38_2_fu_1389_p3 = {{trunc_ln38_7_reg_2151_pp0_iter2_reg}, {3'd0}};

assign shl_ln38_3_fu_1470_p3 = {{trunc_ln38_11_reg_2187_pp0_iter2_reg}, {3'd0}};

assign shl_ln38_4_fu_1551_p3 = {{trunc_ln38_15_reg_2218_pp0_iter2_reg}, {3'd0}};

assign shl_ln38_5_fu_1632_p3 = {{trunc_ln38_17_reg_2249_pp0_iter2_reg}, {3'd0}};

assign shl_ln38_6_fu_1713_p3 = {{trunc_ln38_19_reg_2280_pp0_iter2_reg}, {3'd0}};

assign shl_ln38_7_fu_1798_p3 = {{trunc_ln38_21_reg_2307_pp0_iter3_reg}, {3'd0}};

assign shl_ln3_fu_1231_p3 = {{trunc_ln38_reg_2089_pp0_iter2_reg}, {3'd0}};

assign shl_ln_fu_726_p3 = {{trunc_ln28_reg_1890}, {3'd0}};

assign sub_ln38_1_fu_1328_p2 = (8'd0 - trunc_ln38_5_fu_1324_p1);

assign sub_ln38_2_fu_1409_p2 = (8'd0 - trunc_ln38_9_fu_1405_p1);

assign sub_ln38_3_fu_1490_p2 = (8'd0 - trunc_ln38_13_fu_1486_p1);

assign sub_ln38_4_fu_1571_p2 = (8'd0 - trunc_ln38_16_fu_1567_p1);

assign sub_ln38_5_fu_1652_p2 = (8'd0 - trunc_ln38_18_fu_1648_p1);

assign sub_ln38_6_fu_1733_p2 = (8'd0 - trunc_ln38_20_fu_1729_p1);

assign sub_ln38_7_fu_1818_p2 = (8'd0 - trunc_ln38_22_fu_1814_p1);

assign sub_ln38_fu_1251_p2 = (8'd0 - trunc_ln38_1_fu_1247_p1);

assign sub_ln39_1_fu_1334_p2 = (5'd8 - zext_ln33_9_fu_1290_p1);

assign sub_ln39_2_fu_1415_p2 = (5'd8 - zext_ln33_10_fu_1371_p1);

assign sub_ln39_3_fu_1496_p2 = (5'd8 - zext_ln33_11_fu_1452_p1);

assign sub_ln39_4_fu_1577_p2 = (5'd8 - zext_ln33_12_fu_1533_p1);

assign sub_ln39_5_fu_1658_p2 = (5'd8 - zext_ln33_13_fu_1614_p1);

assign sub_ln39_6_fu_1739_p2 = (5'd8 - zext_ln33_14_fu_1695_p1);

assign sub_ln39_7_fu_1824_p2 = (5'd8 - zext_ln33_15_fu_1780_p1);

assign sub_ln39_fu_1257_p2 = (5'd8 - zext_ln33_8_fu_1213_p1);

assign trunc_ln28_1_fu_742_p1 = lshr_ln28_fu_737_p2[15:0];

assign trunc_ln28_2_fu_443_p4 = {{aa[63:5]}};

assign trunc_ln28_fu_464_p1 = aa[4:0];

assign trunc_ln29_1_fu_762_p1 = lshr_ln29_fu_757_p2[15:0];

assign trunc_ln29_2_fu_468_p4 = {{bb[63:6]}};

assign trunc_ln29_fu_489_p1 = bb[5:0];

assign trunc_ln33_11_fu_567_p1 = add_ln33_2_fu_552_p2[4:0];

assign trunc_ln33_13_fu_596_p1 = add_ln33_3_fu_581_p2[4:0];

assign trunc_ln33_15_fu_625_p1 = add_ln33_4_fu_610_p2[4:0];

assign trunc_ln33_17_fu_654_p1 = add_ln33_5_fu_639_p2[4:0];

assign trunc_ln33_19_fu_683_p1 = add_ln33_6_fu_668_p2[4:0];

assign trunc_ln33_21_fu_712_p1 = add_ln33_7_fu_697_p2[4:0];

assign trunc_ln33_8_fu_538_p1 = add_ln33_1_fu_523_p2[4:0];

assign trunc_ln33_fu_509_p1 = add_ln33_fu_493_p2[4:0];

assign trunc_ln38_11_fu_980_p1 = add_ln38_3_fu_965_p2[5:0];

assign trunc_ln38_13_fu_1486_p1 = lshr_ln38_3_fu_1481_p2[7:0];

assign trunc_ln38_15_fu_1035_p1 = add_ln38_4_fu_1020_p2[5:0];

assign trunc_ln38_16_fu_1567_p1 = lshr_ln38_4_fu_1562_p2[7:0];

assign trunc_ln38_17_fu_1090_p1 = add_ln38_5_fu_1075_p2[5:0];

assign trunc_ln38_18_fu_1648_p1 = lshr_ln38_5_fu_1643_p2[7:0];

assign trunc_ln38_19_fu_1145_p1 = add_ln38_6_fu_1130_p2[5:0];

assign trunc_ln38_1_fu_1247_p1 = lshr_ln38_fu_1242_p2[7:0];

assign trunc_ln38_20_fu_1729_p1 = lshr_ln38_6_fu_1724_p2[7:0];

assign trunc_ln38_21_fu_1199_p1 = add_ln38_7_fu_1184_p2[5:0];

assign trunc_ln38_22_fu_1814_p1 = lshr_ln38_7_fu_1809_p2[7:0];

assign trunc_ln38_3_fu_870_p1 = add_ln38_1_fu_855_p2[5:0];

assign trunc_ln38_5_fu_1324_p1 = lshr_ln38_1_fu_1319_p2[7:0];

assign trunc_ln38_7_fu_925_p1 = add_ln38_2_fu_910_p2[5:0];

assign trunc_ln38_9_fu_1405_p1 = lshr_ln38_2_fu_1400_p2[7:0];

assign trunc_ln38_fu_815_p1 = add_ln38_fu_800_p2[5:0];

assign ua_10_fu_1617_p2 = (4'd8 ^ aa_6_reg_2223_pp0_iter2_reg);

assign ua_11_fu_1664_p3 = ((icmp_ln39_5_fu_1626_p2[0:0] == 1'b1) ? sext_ln35_5_fu_1622_p1 : sub_ln39_5_fu_1658_p2);

assign ua_12_fu_1698_p2 = (4'd8 ^ aa_7_reg_2254_pp0_iter2_reg);

assign ua_13_fu_1745_p3 = ((icmp_ln39_6_fu_1707_p2[0:0] == 1'b1) ? sext_ln35_6_fu_1703_p1 : sub_ln39_6_fu_1739_p2);

assign ua_14_fu_1783_p2 = (4'd8 ^ aa_8_reg_2285_pp0_iter2_reg);

assign ua_15_fu_1830_p3 = ((icmp_ln39_7_fu_1792_p2[0:0] == 1'b1) ? sext_ln35_7_fu_1788_p1 : sub_ln39_7_fu_1824_p2);

assign ua_1_fu_1263_p3 = ((icmp_ln39_fu_1225_p2[0:0] == 1'b1) ? sext_ln35_fu_1221_p1 : sub_ln39_fu_1257_p2);

assign ua_2_fu_1293_p2 = (4'd8 ^ aa_2_reg_2094_pp0_iter2_reg);

assign ua_3_fu_1340_p3 = ((icmp_ln39_1_fu_1302_p2[0:0] == 1'b1) ? sext_ln35_1_fu_1298_p1 : sub_ln39_1_fu_1334_p2);

assign ua_4_fu_1374_p2 = (4'd8 ^ aa_3_reg_2125_pp0_iter2_reg);

assign ua_5_fu_1421_p3 = ((icmp_ln39_2_fu_1383_p2[0:0] == 1'b1) ? sext_ln35_2_fu_1379_p1 : sub_ln39_2_fu_1415_p2);

assign ua_6_fu_1455_p2 = (4'd8 ^ aa_4_reg_2161_pp0_iter2_reg);

assign ua_7_fu_1502_p3 = ((icmp_ln39_3_fu_1464_p2[0:0] == 1'b1) ? sext_ln35_3_fu_1460_p1 : sub_ln39_3_fu_1496_p2);

assign ua_8_fu_1536_p2 = (4'd8 ^ aa_5_reg_2192_pp0_iter2_reg);

assign ua_9_fu_1583_p3 = ((icmp_ln39_4_fu_1545_p2[0:0] == 1'b1) ? sext_ln35_4_fu_1541_p1 : sub_ln39_4_fu_1577_p2);

assign ua_fu_1216_p2 = (4'd8 ^ aa_1_reg_2069_pp0_iter2_reg);

assign ub_10_fu_1676_p3 = ((icmp_ln39_5_reg_2493[0:0] == 1'b1) ? trunc_ln38_18_reg_2498 : sub_ln38_5_reg_2503);

assign ub_12_fu_1757_p3 = ((icmp_ln39_6_reg_2528[0:0] == 1'b1) ? trunc_ln38_20_reg_2533 : sub_ln38_6_reg_2538);

assign ub_14_fu_1838_p3 = ((icmp_ln39_7_reg_2568[0:0] == 1'b1) ? trunc_ln38_22_reg_2573 : sub_ln38_7_reg_2578);

assign ub_2_fu_1352_p3 = ((icmp_ln39_1_reg_2353[0:0] == 1'b1) ? trunc_ln38_5_reg_2358 : sub_ln38_1_reg_2363);

assign ub_4_fu_1433_p3 = ((icmp_ln39_2_reg_2388[0:0] == 1'b1) ? trunc_ln38_9_reg_2393 : sub_ln38_2_reg_2398);

assign ub_6_fu_1514_p3 = ((icmp_ln39_3_reg_2423[0:0] == 1'b1) ? trunc_ln38_13_reg_2428 : sub_ln38_3_reg_2433);

assign ub_8_fu_1595_p3 = ((icmp_ln39_4_reg_2458[0:0] == 1'b1) ? trunc_ln38_16_reg_2463 : sub_ln38_4_reg_2468);

assign ub_fu_1271_p3 = ((icmp_ln39_reg_2323[0:0] == 1'b1) ? trunc_ln38_1_reg_2328 : sub_ln38_reg_2333);

assign zext_ln28_fu_733_p1 = shl_ln_fu_726_p3;

assign zext_ln29_fu_753_p1 = shl_ln1_fu_746_p3;

assign zext_ln33_10_fu_1371_p1 = aa_3_reg_2125_pp0_iter2_reg;

assign zext_ln33_11_fu_1452_p1 = aa_4_reg_2161_pp0_iter2_reg;

assign zext_ln33_12_fu_1533_p1 = aa_5_reg_2192_pp0_iter2_reg;

assign zext_ln33_13_fu_1614_p1 = aa_6_reg_2223_pp0_iter2_reg;

assign zext_ln33_14_fu_1695_p1 = aa_7_reg_2254_pp0_iter2_reg;

assign zext_ln33_15_fu_1780_p1 = aa_8_reg_2285_pp0_iter2_reg;

assign zext_ln33_1_fu_826_p1 = shl_ln33_1_fu_819_p3;

assign zext_ln33_2_fu_881_p1 = shl_ln33_2_fu_874_p3;

assign zext_ln33_3_fu_936_p1 = shl_ln33_3_fu_929_p3;

assign zext_ln33_4_fu_991_p1 = shl_ln33_4_fu_984_p3;

assign zext_ln33_5_fu_1046_p1 = shl_ln33_5_fu_1039_p3;

assign zext_ln33_6_fu_1101_p1 = shl_ln33_6_fu_1094_p3;

assign zext_ln33_7_fu_1156_p1 = shl_ln33_7_fu_1149_p3;

assign zext_ln33_8_fu_1213_p1 = aa_1_reg_2069_pp0_iter2_reg;

assign zext_ln33_9_fu_1290_p1 = aa_2_reg_2094_pp0_iter2_reg;

assign zext_ln33_fu_781_p1 = shl_ln2_fu_774_p3;

assign zext_ln38_1_fu_1315_p1 = shl_ln38_1_fu_1308_p3;

assign zext_ln38_2_fu_1396_p1 = shl_ln38_2_fu_1389_p3;

assign zext_ln38_3_fu_1477_p1 = shl_ln38_3_fu_1470_p3;

assign zext_ln38_4_fu_1558_p1 = shl_ln38_4_fu_1551_p3;

assign zext_ln38_5_fu_1639_p1 = shl_ln38_5_fu_1632_p3;

assign zext_ln38_6_fu_1720_p1 = shl_ln38_6_fu_1713_p3;

assign zext_ln38_7_fu_1805_p1 = shl_ln38_7_fu_1798_p3;

assign zext_ln38_fu_1238_p1 = shl_ln3_fu_1231_p3;

endmodule //sgemm_mmatmul_block_q4_0_const_block_q8_0_const_s
