<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="vco_only_wrapper_auto_pc_3_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_dds_f0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_f0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_s00_mmu_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_s00_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_auto_pc_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_auto_pc_6_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_auto_pc_5_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_auto_pc_4_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_xbar_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_dupplReal_1_to_2_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dupplReal_1_to_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_proc_sys_reset_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_dds_nco_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_nco_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_dac1_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dac1_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_dds_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_processing_system7_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_xlconstant_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_auto_pc_1_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_twoInMult_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_twoInMult_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_xlslice_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_xlconstant_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_auto_pc_2_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_dds_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_ltc2145_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_ltc2145_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_ad9767_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_ad9767_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vco_only_wrapper_adc1_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_adc1_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="vco_only_wrapper_auto_pc_3_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_f0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_s00_mmu_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_6_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_5_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_4_synth_1"/>
		<Parent Id="vco_only_wrapper_xbar_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_nco_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dac1_offset_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_ampl_0_synth_1"/>
		<Parent Id="vco_only_wrapper_processing_system7_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_xlconstant_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_1_synth_1"/>
		<Parent Id="vco_only_wrapper_twoInMult_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_xlslice_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_xlconstant_1_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_2_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_offset_0_synth_1"/>
		<Parent Id="vco_only_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_ad9767_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_adc1_offset_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_3_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_f0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_s00_mmu_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_6_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_5_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_4_synth_1"/>
		<Parent Id="vco_only_wrapper_xbar_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_nco_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dac1_offset_0_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_ampl_0_synth_1"/>
		<Parent Id="vco_only_wrapper_processing_system7_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_xlconstant_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_1_synth_1"/>
		<Parent Id="vco_only_wrapper_twoInMult_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_xlslice_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_xlconstant_1_0_synth_1"/>
		<Parent Id="vco_only_wrapper_auto_pc_2_synth_1"/>
		<Parent Id="vco_only_wrapper_dds_offset_0_synth_1"/>
		<Parent Id="vco_only_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_ad9767_0_0_synth_1"/>
		<Parent Id="vco_only_wrapper_adc1_offset_0_synth_1"/>
	</Run>
</Runs>

