/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [26:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [23:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  reg [15:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [25:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~celloutsig_1_2z[3];
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_1_16z = ~(celloutsig_1_9z ^ celloutsig_1_4z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z ^ celloutsig_1_16z);
  assign celloutsig_1_0z = in_data[118:113] == in_data[150:145];
  assign celloutsig_1_5z = { celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_4z } == { in_data[130:126], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z[3:1], celloutsig_1_0z } >= { in_data[140:139], celloutsig_1_7z, celloutsig_1_4z[2] };
  assign celloutsig_1_7z = { celloutsig_1_4z[2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z[2], celloutsig_1_0z } && { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_15z[5:1], celloutsig_1_2z, celloutsig_1_16z } && { celloutsig_1_17z[10:5], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[29:3] % { 1'h1, in_data[93:68] };
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] % { 1'h1, celloutsig_1_1z[0], celloutsig_1_0z };
  assign celloutsig_0_3z = ~ in_data[48:45];
  assign celloutsig_0_5z = celloutsig_0_0z[24:1] | { celloutsig_0_1z[16:15], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_1z[8:6] | celloutsig_0_5z[11:9];
  assign celloutsig_1_1z = { in_data[178:176], celloutsig_1_0z } | in_data[139:136];
  assign celloutsig_1_4z = celloutsig_1_1z[2:0] | celloutsig_1_3z;
  assign celloutsig_0_2z = & celloutsig_0_0z[22:18];
  assign celloutsig_0_4z = celloutsig_0_0z[10:6] <<< { celloutsig_0_1z[5:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } <<< in_data[161:157];
  assign celloutsig_1_15z = { celloutsig_1_4z[1], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z } <<< { in_data[119:110], celloutsig_1_0z, celloutsig_1_4z[2], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_11z[19:8], celloutsig_1_9z, celloutsig_1_4z[2], celloutsig_1_13z } >>> celloutsig_1_11z[22:8];
  assign celloutsig_0_1z = celloutsig_0_0z[21:5] ~^ in_data[51:35];
  assign celloutsig_1_8z = celloutsig_1_1z[3:1] ^ { in_data[184:183], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_5z[15:0];
  assign { celloutsig_1_11z[1], celloutsig_1_11z[10], celloutsig_1_11z[8], celloutsig_1_11z[11], celloutsig_1_11z[14], celloutsig_1_11z[20:19], celloutsig_1_11z[13], celloutsig_1_11z[18], celloutsig_1_11z[12], celloutsig_1_11z[17], celloutsig_1_11z[15], celloutsig_1_11z[5], celloutsig_1_11z[9], celloutsig_1_11z[7], celloutsig_1_11z[25], celloutsig_1_11z[4:2], celloutsig_1_11z[24:21], celloutsig_1_11z[16] } = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z[2], celloutsig_1_8z[2:1], celloutsig_1_8z[1:0], celloutsig_1_8z[0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z[2], celloutsig_1_4z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_8z[0], celloutsig_1_4z[2], celloutsig_1_4z[0], celloutsig_1_3z[0], celloutsig_1_5z, celloutsig_1_4z[2:1], celloutsig_1_3z[2], celloutsig_1_4z[0], celloutsig_1_3z[1], celloutsig_1_9z, celloutsig_1_4z[2], celloutsig_1_10z, celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_2z[3], celloutsig_1_10z, celloutsig_1_8z[2:1], celloutsig_1_2z[2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z };
  assign { celloutsig_1_11z[6], celloutsig_1_11z[0] } = { celloutsig_1_11z[7], celloutsig_1_11z[17] };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
