Loading plugins phase: Elapsed time ==> 0s.229ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.903ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.087ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  gnome_cajas.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -dcpsoc3 gnome_cajas.v -verilog
======================================================================

======================================================================
Compiling:  gnome_cajas.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -dcpsoc3 gnome_cajas.v -verilog
======================================================================

======================================================================
Compiling:  gnome_cajas.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -dcpsoc3 -verilog gnome_cajas.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 14 21:59:00 2016


======================================================================
Compiling:  gnome_cajas.v
Program  :   vpp
Options  :    -yv2 -q10 gnome_cajas.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 14 21:59:00 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Centr\Centr.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'gnome_cajas.ctl'.
C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Centr\Centr.v (line 66, col 22):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Centr\Centr.v (line 106, col 22):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Centr\Centr.v (line 120, col 26):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
gnome_cajas.v (line 1011, col 54):  Note: Substituting module 'cmp_vv_vv' for '<='.
gnome_cajas.v (line 1476, col 54):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  gnome_cajas.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -dcpsoc3 -verilog gnome_cajas.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 14 21:59:00 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\codegentemp\gnome_cajas.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\codegentemp\gnome_cajas.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Centr\Centr.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  gnome_cajas.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -dcpsoc3 -verilog gnome_cajas.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 14 21:59:00 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\codegentemp\gnome_cajas.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\codegentemp\gnome_cajas.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\Centr\Centr.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\via8bits:Net_1\
	\via8bits:Net_2\
	\via8bits:Net_3\
	\via8bits:Net_4\
	Net_851
	\via8bits:gnome_clk:control_out_0\
	\via8bits:Net_74\
	\via8bits:Net_75\
	\via8bits:Net_76\
	\via8bits:Net_78\
	\via8bits:Net_79\
	\via8bits:Net_80\
	\via8bits:Net_81\
	\via8bits:Net_93\
	\via8bits:Net_94\
	\via8bits:Net_95\
	\via8bits:Net_96\
	\via8bits:Net_97\
	\via8bits:Net_98\
	\via8bits:Net_99\
	\Centr:MODULE_1:b_31\
	\Centr:MODULE_1:b_30\
	\Centr:MODULE_1:b_29\
	\Centr:MODULE_1:b_28\
	\Centr:MODULE_1:b_27\
	\Centr:MODULE_1:b_26\
	\Centr:MODULE_1:b_25\
	\Centr:MODULE_1:b_24\
	\Centr:MODULE_1:b_23\
	\Centr:MODULE_1:b_22\
	\Centr:MODULE_1:b_21\
	\Centr:MODULE_1:b_20\
	\Centr:MODULE_1:b_19\
	\Centr:MODULE_1:b_18\
	\Centr:MODULE_1:b_17\
	\Centr:MODULE_1:b_16\
	\Centr:MODULE_1:b_15\
	\Centr:MODULE_1:b_14\
	\Centr:MODULE_1:b_13\
	\Centr:MODULE_1:b_12\
	\Centr:MODULE_1:b_11\
	\Centr:MODULE_1:b_10\
	\Centr:MODULE_1:b_9\
	\Centr:MODULE_1:b_8\
	\Centr:MODULE_1:b_7\
	\Centr:MODULE_1:b_6\
	\Centr:MODULE_1:b_5\
	\Centr:MODULE_1:b_4\
	\Centr:MODULE_1:b_3\
	\Centr:MODULE_1:b_2\
	\Centr:MODULE_1:b_1\
	\Centr:MODULE_1:b_0\
	\Centr:MODULE_1:g2:a0:a_31\
	\Centr:MODULE_1:g2:a0:a_30\
	\Centr:MODULE_1:g2:a0:a_29\
	\Centr:MODULE_1:g2:a0:a_28\
	\Centr:MODULE_1:g2:a0:a_27\
	\Centr:MODULE_1:g2:a0:a_26\
	\Centr:MODULE_1:g2:a0:a_25\
	\Centr:MODULE_1:g2:a0:a_24\
	\Centr:MODULE_1:g2:a0:b_31\
	\Centr:MODULE_1:g2:a0:b_30\
	\Centr:MODULE_1:g2:a0:b_29\
	\Centr:MODULE_1:g2:a0:b_28\
	\Centr:MODULE_1:g2:a0:b_27\
	\Centr:MODULE_1:g2:a0:b_26\
	\Centr:MODULE_1:g2:a0:b_25\
	\Centr:MODULE_1:g2:a0:b_24\
	\Centr:MODULE_1:g2:a0:b_23\
	\Centr:MODULE_1:g2:a0:b_22\
	\Centr:MODULE_1:g2:a0:b_21\
	\Centr:MODULE_1:g2:a0:b_20\
	\Centr:MODULE_1:g2:a0:b_19\
	\Centr:MODULE_1:g2:a0:b_18\
	\Centr:MODULE_1:g2:a0:b_17\
	\Centr:MODULE_1:g2:a0:b_16\
	\Centr:MODULE_1:g2:a0:b_15\
	\Centr:MODULE_1:g2:a0:b_14\
	\Centr:MODULE_1:g2:a0:b_13\
	\Centr:MODULE_1:g2:a0:b_12\
	\Centr:MODULE_1:g2:a0:b_11\
	\Centr:MODULE_1:g2:a0:b_10\
	\Centr:MODULE_1:g2:a0:b_9\
	\Centr:MODULE_1:g2:a0:b_8\
	\Centr:MODULE_1:g2:a0:b_7\
	\Centr:MODULE_1:g2:a0:b_6\
	\Centr:MODULE_1:g2:a0:b_5\
	\Centr:MODULE_1:g2:a0:b_4\
	\Centr:MODULE_1:g2:a0:b_3\
	\Centr:MODULE_1:g2:a0:b_2\
	\Centr:MODULE_1:g2:a0:b_1\
	\Centr:MODULE_1:g2:a0:b_0\
	\Centr:MODULE_1:g2:a0:s_31\
	\Centr:MODULE_1:g2:a0:s_30\
	\Centr:MODULE_1:g2:a0:s_29\
	\Centr:MODULE_1:g2:a0:s_28\
	\Centr:MODULE_1:g2:a0:s_27\
	\Centr:MODULE_1:g2:a0:s_26\
	\Centr:MODULE_1:g2:a0:s_25\
	\Centr:MODULE_1:g2:a0:s_24\
	\Centr:MODULE_1:g2:a0:s_23\
	\Centr:MODULE_1:g2:a0:s_22\
	\Centr:MODULE_1:g2:a0:s_21\
	\Centr:MODULE_1:g2:a0:s_20\
	\Centr:MODULE_1:g2:a0:s_19\
	\Centr:MODULE_1:g2:a0:s_18\
	\Centr:MODULE_1:g2:a0:s_17\
	\Centr:MODULE_1:g2:a0:s_16\
	\Centr:MODULE_1:g2:a0:s_15\
	\Centr:MODULE_1:g2:a0:s_14\
	\Centr:MODULE_1:g2:a0:s_13\
	\Centr:MODULE_1:g2:a0:s_12\
	\Centr:MODULE_1:g2:a0:s_11\
	\Centr:MODULE_1:g2:a0:s_10\
	\Centr:MODULE_1:g2:a0:s_9\
	\Centr:MODULE_1:g2:a0:s_8\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Centr:MODULE_2:b_31\
	\Centr:MODULE_2:b_30\
	\Centr:MODULE_2:b_29\
	\Centr:MODULE_2:b_28\
	\Centr:MODULE_2:b_27\
	\Centr:MODULE_2:b_26\
	\Centr:MODULE_2:b_25\
	\Centr:MODULE_2:b_24\
	\Centr:MODULE_2:b_23\
	\Centr:MODULE_2:b_22\
	\Centr:MODULE_2:b_21\
	\Centr:MODULE_2:b_20\
	\Centr:MODULE_2:b_19\
	\Centr:MODULE_2:b_18\
	\Centr:MODULE_2:b_17\
	\Centr:MODULE_2:b_16\
	\Centr:MODULE_2:b_15\
	\Centr:MODULE_2:b_14\
	\Centr:MODULE_2:b_13\
	\Centr:MODULE_2:b_12\
	\Centr:MODULE_2:b_11\
	\Centr:MODULE_2:b_10\
	\Centr:MODULE_2:b_9\
	\Centr:MODULE_2:b_8\
	\Centr:MODULE_2:b_7\
	\Centr:MODULE_2:b_6\
	\Centr:MODULE_2:b_5\
	\Centr:MODULE_2:b_4\
	\Centr:MODULE_2:b_3\
	\Centr:MODULE_2:b_2\
	\Centr:MODULE_2:b_1\
	\Centr:MODULE_2:b_0\
	\Centr:MODULE_2:g2:a0:a_31\
	\Centr:MODULE_2:g2:a0:a_30\
	\Centr:MODULE_2:g2:a0:a_29\
	\Centr:MODULE_2:g2:a0:a_28\
	\Centr:MODULE_2:g2:a0:a_27\
	\Centr:MODULE_2:g2:a0:a_26\
	\Centr:MODULE_2:g2:a0:a_25\
	\Centr:MODULE_2:g2:a0:a_24\
	\Centr:MODULE_2:g2:a0:b_31\
	\Centr:MODULE_2:g2:a0:b_30\
	\Centr:MODULE_2:g2:a0:b_29\
	\Centr:MODULE_2:g2:a0:b_28\
	\Centr:MODULE_2:g2:a0:b_27\
	\Centr:MODULE_2:g2:a0:b_26\
	\Centr:MODULE_2:g2:a0:b_25\
	\Centr:MODULE_2:g2:a0:b_24\
	\Centr:MODULE_2:g2:a0:b_23\
	\Centr:MODULE_2:g2:a0:b_22\
	\Centr:MODULE_2:g2:a0:b_21\
	\Centr:MODULE_2:g2:a0:b_20\
	\Centr:MODULE_2:g2:a0:b_19\
	\Centr:MODULE_2:g2:a0:b_18\
	\Centr:MODULE_2:g2:a0:b_17\
	\Centr:MODULE_2:g2:a0:b_16\
	\Centr:MODULE_2:g2:a0:b_15\
	\Centr:MODULE_2:g2:a0:b_14\
	\Centr:MODULE_2:g2:a0:b_13\
	\Centr:MODULE_2:g2:a0:b_12\
	\Centr:MODULE_2:g2:a0:b_11\
	\Centr:MODULE_2:g2:a0:b_10\
	\Centr:MODULE_2:g2:a0:b_9\
	\Centr:MODULE_2:g2:a0:b_8\
	\Centr:MODULE_2:g2:a0:b_7\
	\Centr:MODULE_2:g2:a0:b_6\
	\Centr:MODULE_2:g2:a0:b_5\
	\Centr:MODULE_2:g2:a0:b_4\
	\Centr:MODULE_2:g2:a0:b_3\
	\Centr:MODULE_2:g2:a0:b_2\
	\Centr:MODULE_2:g2:a0:b_1\
	\Centr:MODULE_2:g2:a0:b_0\
	\Centr:MODULE_2:g2:a0:s_31\
	\Centr:MODULE_2:g2:a0:s_30\
	\Centr:MODULE_2:g2:a0:s_29\
	\Centr:MODULE_2:g2:a0:s_28\
	\Centr:MODULE_2:g2:a0:s_27\
	\Centr:MODULE_2:g2:a0:s_26\
	\Centr:MODULE_2:g2:a0:s_25\
	\Centr:MODULE_2:g2:a0:s_24\
	\Centr:MODULE_2:g2:a0:s_23\
	\Centr:MODULE_2:g2:a0:s_22\
	\Centr:MODULE_2:g2:a0:s_21\
	\Centr:MODULE_2:g2:a0:s_20\
	\Centr:MODULE_2:g2:a0:s_19\
	\Centr:MODULE_2:g2:a0:s_18\
	\Centr:MODULE_2:g2:a0:s_17\
	\Centr:MODULE_2:g2:a0:s_16\
	\Centr:MODULE_2:g2:a0:s_15\
	\Centr:MODULE_2:g2:a0:s_14\
	\Centr:MODULE_2:g2:a0:s_13\
	\Centr:MODULE_2:g2:a0:s_12\
	\Centr:MODULE_2:g2:a0:s_11\
	\Centr:MODULE_2:g2:a0:s_10\
	\Centr:MODULE_2:g2:a0:s_9\
	\Centr:MODULE_2:g2:a0:s_8\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Centr:MODULE_3:b_31\
	\Centr:MODULE_3:b_30\
	\Centr:MODULE_3:b_29\
	\Centr:MODULE_3:b_28\
	\Centr:MODULE_3:b_27\
	\Centr:MODULE_3:b_26\
	\Centr:MODULE_3:b_25\
	\Centr:MODULE_3:b_24\
	\Centr:MODULE_3:b_23\
	\Centr:MODULE_3:b_22\
	\Centr:MODULE_3:b_21\
	\Centr:MODULE_3:b_20\
	\Centr:MODULE_3:b_19\
	\Centr:MODULE_3:b_18\
	\Centr:MODULE_3:b_17\
	\Centr:MODULE_3:b_16\
	\Centr:MODULE_3:b_15\
	\Centr:MODULE_3:b_14\
	\Centr:MODULE_3:b_13\
	\Centr:MODULE_3:b_12\
	\Centr:MODULE_3:b_11\
	\Centr:MODULE_3:b_10\
	\Centr:MODULE_3:b_9\
	\Centr:MODULE_3:b_8\
	\Centr:MODULE_3:b_7\
	\Centr:MODULE_3:b_6\
	\Centr:MODULE_3:b_5\
	\Centr:MODULE_3:b_4\
	\Centr:MODULE_3:b_3\
	\Centr:MODULE_3:b_2\
	\Centr:MODULE_3:b_1\
	\Centr:MODULE_3:b_0\
	\Centr:MODULE_3:g2:a0:a_31\
	\Centr:MODULE_3:g2:a0:a_30\
	\Centr:MODULE_3:g2:a0:a_29\
	\Centr:MODULE_3:g2:a0:a_28\
	\Centr:MODULE_3:g2:a0:a_27\
	\Centr:MODULE_3:g2:a0:a_26\
	\Centr:MODULE_3:g2:a0:a_25\
	\Centr:MODULE_3:g2:a0:a_24\
	\Centr:MODULE_3:g2:a0:b_31\
	\Centr:MODULE_3:g2:a0:b_30\
	\Centr:MODULE_3:g2:a0:b_29\
	\Centr:MODULE_3:g2:a0:b_28\
	\Centr:MODULE_3:g2:a0:b_27\
	\Centr:MODULE_3:g2:a0:b_26\
	\Centr:MODULE_3:g2:a0:b_25\
	\Centr:MODULE_3:g2:a0:b_24\
	\Centr:MODULE_3:g2:a0:b_23\
	\Centr:MODULE_3:g2:a0:b_22\
	\Centr:MODULE_3:g2:a0:b_21\
	\Centr:MODULE_3:g2:a0:b_20\
	\Centr:MODULE_3:g2:a0:b_19\
	\Centr:MODULE_3:g2:a0:b_18\
	\Centr:MODULE_3:g2:a0:b_17\
	\Centr:MODULE_3:g2:a0:b_16\
	\Centr:MODULE_3:g2:a0:b_15\
	\Centr:MODULE_3:g2:a0:b_14\
	\Centr:MODULE_3:g2:a0:b_13\
	\Centr:MODULE_3:g2:a0:b_12\
	\Centr:MODULE_3:g2:a0:b_11\
	\Centr:MODULE_3:g2:a0:b_10\
	\Centr:MODULE_3:g2:a0:b_9\
	\Centr:MODULE_3:g2:a0:b_8\
	\Centr:MODULE_3:g2:a0:b_7\
	\Centr:MODULE_3:g2:a0:b_6\
	\Centr:MODULE_3:g2:a0:b_5\
	\Centr:MODULE_3:g2:a0:b_4\
	\Centr:MODULE_3:g2:a0:b_3\
	\Centr:MODULE_3:g2:a0:b_2\
	\Centr:MODULE_3:g2:a0:b_1\
	\Centr:MODULE_3:g2:a0:b_0\
	\Centr:MODULE_3:g2:a0:s_31\
	\Centr:MODULE_3:g2:a0:s_30\
	\Centr:MODULE_3:g2:a0:s_29\
	\Centr:MODULE_3:g2:a0:s_28\
	\Centr:MODULE_3:g2:a0:s_27\
	\Centr:MODULE_3:g2:a0:s_26\
	\Centr:MODULE_3:g2:a0:s_25\
	\Centr:MODULE_3:g2:a0:s_24\
	\Centr:MODULE_3:g2:a0:s_23\
	\Centr:MODULE_3:g2:a0:s_22\
	\Centr:MODULE_3:g2:a0:s_21\
	\Centr:MODULE_3:g2:a0:s_20\
	\Centr:MODULE_3:g2:a0:s_19\
	\Centr:MODULE_3:g2:a0:s_18\
	\Centr:MODULE_3:g2:a0:s_17\
	\Centr:MODULE_3:g2:a0:s_16\
	\Centr:MODULE_3:g2:a0:s_15\
	\Centr:MODULE_3:g2:a0:s_14\
	\Centr:MODULE_3:g2:a0:s_13\
	\Centr:MODULE_3:g2:a0:s_12\
	\Centr:MODULE_3:g2:a0:s_11\
	\Centr:MODULE_3:g2:a0:s_10\
	\Centr:MODULE_3:g2:a0:s_9\
	\Centr:MODULE_3:g2:a0:s_8\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART:BUART:reset_sr\
	Net_942
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	Net_937
	\UART:BUART:sRX:MODULE_7:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_8:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_8:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_8:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_8:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_8:lt\
	\UART:BUART:sRX:MODULE_8:eq\
	\UART:BUART:sRX:MODULE_8:gt\
	\UART:BUART:sRX:MODULE_8:gte\
	\UART:BUART:sRX:MODULE_8:lte\
	\I2C:udb_clk\
	Net_643
	\I2C:Net_973\
	Net_644
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_649
	\I2C:Net_975\
	Net_648
	Net_647
	\MODULE_9:g1:a0:gx:u0:xnor_array_6\
	\MODULE_9:g1:a0:gx:u0:xnor_array_3\
	\MODULE_9:g1:a0:gx:u0:xnor_array_0\
	\MODULE_9:g1:a0:gx:u0:aeqb_0\
	\MODULE_9:g1:a0:gx:u0:eq_0\
	\MODULE_9:g1:a0:gx:u0:eq_1\
	\MODULE_9:g1:a0:gx:u0:eq_2\
	\MODULE_9:g1:a0:gx:u0:eq_3\
	\MODULE_9:g1:a0:gx:u0:eq_4\
	\MODULE_9:g1:a0:gx:u0:eq_5\
	\MODULE_9:g1:a0:gx:u0:eq_6\
	\MODULE_9:g1:a0:gx:u0:eq_7\
	\MODULE_9:g1:a0:gx:u0:eqi_0\
	\MODULE_9:g1:a0:gx:u0:aeqb_1\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:xeq\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:eq\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:neq\
	\MODULE_10:g1:a0:gx:u0:xnor_array_6\
	\MODULE_10:g1:a0:gx:u0:xnor_array_3\
	\MODULE_10:g1:a0:gx:u0:xnor_array_0\
	\MODULE_10:g1:a0:gx:u0:aeqb_0\
	\MODULE_10:g1:a0:gx:u0:eq_0\
	\MODULE_10:g1:a0:gx:u0:eq_1\
	\MODULE_10:g1:a0:gx:u0:eq_2\
	\MODULE_10:g1:a0:gx:u0:eq_3\
	\MODULE_10:g1:a0:gx:u0:eq_4\
	\MODULE_10:g1:a0:gx:u0:eq_5\
	\MODULE_10:g1:a0:gx:u0:eq_6\
	\MODULE_10:g1:a0:gx:u0:eq_7\
	\MODULE_10:g1:a0:gx:u0:eqi_0\
	\MODULE_10:g1:a0:gx:u0:aeqb_1\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xeq\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlt\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:lt\
	\MODULE_10:eq\
	\MODULE_10:gt\
	\MODULE_10:lte\
	\MODULE_10:neq\

    Synthesized names
	\Centr:add_vi_vv_MODGEN_1_31\
	\Centr:add_vi_vv_MODGEN_1_30\
	\Centr:add_vi_vv_MODGEN_1_29\
	\Centr:add_vi_vv_MODGEN_1_28\
	\Centr:add_vi_vv_MODGEN_1_27\
	\Centr:add_vi_vv_MODGEN_1_26\
	\Centr:add_vi_vv_MODGEN_1_25\
	\Centr:add_vi_vv_MODGEN_1_24\
	\Centr:add_vi_vv_MODGEN_1_23\
	\Centr:add_vi_vv_MODGEN_1_22\
	\Centr:add_vi_vv_MODGEN_1_21\
	\Centr:add_vi_vv_MODGEN_1_20\
	\Centr:add_vi_vv_MODGEN_1_19\
	\Centr:add_vi_vv_MODGEN_1_18\
	\Centr:add_vi_vv_MODGEN_1_17\
	\Centr:add_vi_vv_MODGEN_1_16\
	\Centr:add_vi_vv_MODGEN_1_15\
	\Centr:add_vi_vv_MODGEN_1_14\
	\Centr:add_vi_vv_MODGEN_1_13\
	\Centr:add_vi_vv_MODGEN_1_12\
	\Centr:add_vi_vv_MODGEN_1_11\
	\Centr:add_vi_vv_MODGEN_1_10\
	\Centr:add_vi_vv_MODGEN_1_9\
	\Centr:add_vi_vv_MODGEN_1_8\
	\Centr:add_vi_vv_MODGEN_2_31\
	\Centr:add_vi_vv_MODGEN_2_30\
	\Centr:add_vi_vv_MODGEN_2_29\
	\Centr:add_vi_vv_MODGEN_2_28\
	\Centr:add_vi_vv_MODGEN_2_27\
	\Centr:add_vi_vv_MODGEN_2_26\
	\Centr:add_vi_vv_MODGEN_2_25\
	\Centr:add_vi_vv_MODGEN_2_24\
	\Centr:add_vi_vv_MODGEN_2_23\
	\Centr:add_vi_vv_MODGEN_2_22\
	\Centr:add_vi_vv_MODGEN_2_21\
	\Centr:add_vi_vv_MODGEN_2_20\
	\Centr:add_vi_vv_MODGEN_2_19\
	\Centr:add_vi_vv_MODGEN_2_18\
	\Centr:add_vi_vv_MODGEN_2_17\
	\Centr:add_vi_vv_MODGEN_2_16\
	\Centr:add_vi_vv_MODGEN_2_15\
	\Centr:add_vi_vv_MODGEN_2_14\
	\Centr:add_vi_vv_MODGEN_2_13\
	\Centr:add_vi_vv_MODGEN_2_12\
	\Centr:add_vi_vv_MODGEN_2_11\
	\Centr:add_vi_vv_MODGEN_2_10\
	\Centr:add_vi_vv_MODGEN_2_9\
	\Centr:add_vi_vv_MODGEN_2_8\
	\Centr:add_vi_vv_MODGEN_3_31\
	\Centr:add_vi_vv_MODGEN_3_30\
	\Centr:add_vi_vv_MODGEN_3_29\
	\Centr:add_vi_vv_MODGEN_3_28\
	\Centr:add_vi_vv_MODGEN_3_27\
	\Centr:add_vi_vv_MODGEN_3_26\
	\Centr:add_vi_vv_MODGEN_3_25\
	\Centr:add_vi_vv_MODGEN_3_24\
	\Centr:add_vi_vv_MODGEN_3_23\
	\Centr:add_vi_vv_MODGEN_3_22\
	\Centr:add_vi_vv_MODGEN_3_21\
	\Centr:add_vi_vv_MODGEN_3_20\
	\Centr:add_vi_vv_MODGEN_3_19\
	\Centr:add_vi_vv_MODGEN_3_18\
	\Centr:add_vi_vv_MODGEN_3_17\
	\Centr:add_vi_vv_MODGEN_3_16\
	\Centr:add_vi_vv_MODGEN_3_15\
	\Centr:add_vi_vv_MODGEN_3_14\
	\Centr:add_vi_vv_MODGEN_3_13\
	\Centr:add_vi_vv_MODGEN_3_12\
	\Centr:add_vi_vv_MODGEN_3_11\
	\Centr:add_vi_vv_MODGEN_3_10\
	\Centr:add_vi_vv_MODGEN_3_9\
	\Centr:add_vi_vv_MODGEN_3_8\

Deleted 415 User equations/components.
Deleted 72 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \via8bits:Ctrl:rst\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_1\ to \via8bits:Stat:status_0\
Aliasing \via8bits:Stat:status_3\ to \via8bits:Stat:status_2\
Aliasing \via8bits:Stat:status_4\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_5\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_6\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_7\ to \via8bits:Ctrl:clk\
Aliasing zero to \via8bits:Ctrl:clk\
Aliasing \via8bits:P0_ctrl:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:P0_ctrl:rst\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:P1_ctrl:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:P1_ctrl:rst\ to \via8bits:Ctrl:clk\
Aliasing Net_791_7 to \via8bits:Ctrl:clk\
Aliasing Net_791_6 to \via8bits:Ctrl:clk\
Aliasing Net_791_5 to \via8bits:Ctrl:clk\
Aliasing Net_791_4 to \via8bits:Ctrl:clk\
Aliasing Net_791_3 to \via8bits:Ctrl:clk\
Aliasing Net_791_2 to \via8bits:Ctrl:clk\
Aliasing Net_791_1 to \via8bits:Ctrl:clk\
Aliasing Net_791_0 to \via8bits:Ctrl:clk\
Aliasing \via8bits:gnome_clk:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:gnome_clk:rst\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:gnome_res:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:gnome_res:rst\ to \via8bits:Ctrl:clk\
Aliasing Net_34 to \via8bits:Ctrl:clk\
Aliasing Net_842_7 to \via8bits:Ctrl:clk\
Aliasing Net_842_5 to Net_842_6
Aliasing Net_842_4 to \via8bits:Ctrl:clk\
Aliasing Net_842_3 to Net_842_6
Aliasing Net_842_2 to Net_842_6
Aliasing Net_842_1 to Net_842_6
Aliasing Net_842_0 to \via8bits:Ctrl:clk\
Aliasing tmpOE__i2c_scl_net_0 to Net_842_6
Aliasing one to Net_842_6
Aliasing tmpOE__LED_net_0 to Net_842_6
Aliasing tmpOE__Button_net_0 to Net_842_6
Aliasing \Centr:v_1\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:v_0\\R\ to \Centr:v_1\\R\
Aliasing \Centr:v_0\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:resetemp\\R\ to \Centr:v_1\\R\
Aliasing \Centr:resetemp\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:parocuenta\\R\ to \Centr:v_1\\R\
Aliasing \Centr:parocuenta\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_7\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_7\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_6\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_6\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_5\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_5\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_4\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_4\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_3\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_3\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_2\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_2\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_1\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_1\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:temp_0\\R\ to \Centr:v_1\\R\
Aliasing \Centr:temp_0\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:state_1\\R\ to \Centr:v_1\\R\
Aliasing \Centr:state_1\\S\ to \via8bits:Ctrl:clk\
Aliasing \Centr:state_0\\R\ to \Centr:v_1\\R\
Aliasing \Centr:state_0\\S\ to \via8bits:Ctrl:clk\
Aliasing Net_784_7R to \Centr:v_1\\R\
Aliasing Net_784_7S to \via8bits:Ctrl:clk\
Aliasing \Centr:c\\R\ to \Centr:v_1\\R\
Aliasing \Centr:c\\S\ to \via8bits:Ctrl:clk\
Aliasing Net_784_6R to \Centr:v_1\\R\
Aliasing Net_784_6S to \via8bits:Ctrl:clk\
Aliasing Net_784_5R to \Centr:v_1\\R\
Aliasing Net_784_5S to \via8bits:Ctrl:clk\
Aliasing Net_784_4R to \Centr:v_1\\R\
Aliasing Net_784_4S to \via8bits:Ctrl:clk\
Aliasing Net_784_3R to \Centr:v_1\\R\
Aliasing Net_784_3S to \via8bits:Ctrl:clk\
Aliasing Net_784_2R to \Centr:v_1\\R\
Aliasing Net_784_2S to \via8bits:Ctrl:clk\
Aliasing Net_784_1R to \Centr:v_1\\R\
Aliasing Net_784_1S to \via8bits:Ctrl:clk\
Aliasing Net_784_0R to \Centr:v_1\\R\
Aliasing Net_784_0S to \via8bits:Ctrl:clk\
Aliasing Net_597_7R to \Centr:v_1\\R\
Aliasing Net_597_7S to \via8bits:Ctrl:clk\
Aliasing \Centr:d\\R\ to \Centr:v_1\\R\
Aliasing \Centr:d\\S\ to \via8bits:Ctrl:clk\
Aliasing Net_597_6R to \Centr:v_1\\R\
Aliasing Net_597_6S to \via8bits:Ctrl:clk\
Aliasing Net_597_5R to \Centr:v_1\\R\
Aliasing Net_597_5S to \via8bits:Ctrl:clk\
Aliasing Net_597_4R to \Centr:v_1\\R\
Aliasing Net_597_4S to \via8bits:Ctrl:clk\
Aliasing Net_597_3R to \Centr:v_1\\R\
Aliasing Net_597_3S to \via8bits:Ctrl:clk\
Aliasing Net_597_2R to \Centr:v_1\\R\
Aliasing Net_597_2S to \via8bits:Ctrl:clk\
Aliasing Net_597_1R to \Centr:v_1\\R\
Aliasing Net_597_1S to \via8bits:Ctrl:clk\
Aliasing Net_597_0R to \Centr:v_1\\R\
Aliasing Net_597_0S to \via8bits:Ctrl:clk\
Aliasing Net_659R to \Centr:v_1\\R\
Aliasing Net_659S to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_23\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_22\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_21\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_20\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_19\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_18\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_17\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_16\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_15\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_14\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_13\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_12\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_11\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_10\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_9\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_1:g2:a0:a_8\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODIN1_7\ to P1_signal_7
Aliasing \Centr:MODIN1_6\ to P1_signal_6
Aliasing \Centr:MODIN1_5\ to P1_signal_5
Aliasing \Centr:MODIN1_4\ to P1_signal_4
Aliasing \Centr:MODIN1_3\ to P1_signal_3
Aliasing \Centr:MODIN1_2\ to P1_signal_2
Aliasing \Centr:MODIN1_1\ to P1_signal_1
Aliasing \Centr:MODIN1_0\ to P1_signal_0
Aliasing \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_842_6
Aliasing \Centr:MODULE_2:g2:a0:a_23\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_22\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_21\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_20\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_19\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_18\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_17\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_16\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_15\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_14\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_13\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_12\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_11\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_10\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_9\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:a_8\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_842_6
Aliasing \Centr:MODULE_3:g2:a0:a_23\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_22\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_21\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_20\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_19\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_18\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_17\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_16\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_15\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_14\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_13\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_12\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_11\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_10\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_9\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:a_8\ to \via8bits:Ctrl:clk\
Aliasing \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_842_6
Aliasing \UART:BUART:tx_hd_send_break\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:HalfDuplexSend\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalParityType_1\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalParityType_0\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalAddrMode_2\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalAddrMode_1\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalAddrMode_0\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_ctrl_mark\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_status_6\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_status_5\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_status_4\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_842_6
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to Net_842_6
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_1\ to \UART:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_0\ to \UART:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to Net_842_6
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:rx_status_1\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\ to Net_842_6
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\ to Net_842_6
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ to Net_842_6
Aliasing tmpOE__Tx_1_net_0 to Net_842_6
Aliasing tmpOE__i2c_sda_net_0 to Net_842_6
Aliasing \I2C:Net_969\ to Net_842_6
Aliasing \I2C:Net_968\ to Net_842_6
Aliasing \LCD_gnome:A_reg:status_7\ to \Centr:MODIN3_7\
Aliasing \LCD_gnome:A_reg:status_6\ to \Centr:MODIN3_6\
Aliasing \LCD_gnome:A_reg:status_5\ to \Centr:MODIN3_5\
Aliasing \LCD_gnome:A_reg:status_4\ to \Centr:MODIN3_4\
Aliasing \LCD_gnome:A_reg:status_3\ to \Centr:MODIN3_3\
Aliasing \LCD_gnome:A_reg:status_2\ to \Centr:MODIN3_2\
Aliasing \LCD_gnome:A_reg:status_1\ to \Centr:MODIN3_1\
Aliasing \LCD_gnome:A_reg:status_0\ to \Centr:MODIN3_0\
Aliasing \LCD_gnome:B_reg:status_7\ to \Centr:MODIN2_7\
Aliasing \LCD_gnome:B_reg:status_6\ to \Centr:MODIN2_6\
Aliasing \LCD_gnome:B_reg:status_5\ to \Centr:MODIN2_5\
Aliasing \LCD_gnome:B_reg:status_4\ to \Centr:MODIN2_4\
Aliasing \LCD_gnome:B_reg:status_3\ to \Centr:MODIN2_3\
Aliasing \LCD_gnome:B_reg:status_2\ to \Centr:MODIN2_2\
Aliasing \LCD_gnome:B_reg:status_1\ to \Centr:MODIN2_1\
Aliasing \LCD_gnome:B_reg:status_0\ to \Centr:MODIN2_0\
Aliasing Net_872_7 to \via8bits:Ctrl:clk\
Aliasing Net_872_6 to Net_842_6
Aliasing Net_872_5 to \via8bits:Ctrl:clk\
Aliasing Net_872_4 to \via8bits:Ctrl:clk\
Aliasing Net_872_3 to \via8bits:Ctrl:clk\
Aliasing Net_872_2 to Net_842_6
Aliasing Net_872_1 to Net_842_6
Aliasing Net_872_0 to \via8bits:Ctrl:clk\
Aliasing tmpOE__Rx_1_net_0 to Net_842_6
Aliasing \MODULE_9:g1:a0:gx:u0:albi_3\ to \via8bits:Ctrl:clk\
Aliasing \MODULE_9:g1:a0:gx:u0:agbi_3\ to \via8bits:Ctrl:clk\
Aliasing MODIN10_7 to MODIN8_7
Aliasing MODIN10_6 to MODIN8_6
Aliasing MODIN10_5 to MODIN8_5
Aliasing MODIN10_4 to MODIN8_4
Aliasing MODIN10_3 to MODIN8_3
Aliasing MODIN10_2 to MODIN8_2
Aliasing MODIN10_1 to MODIN8_1
Aliasing MODIN10_0 to MODIN8_0
Aliasing \MODULE_10:g1:a0:gx:u0:albi_3\ to \via8bits:Ctrl:clk\
Aliasing \MODULE_10:g1:a0:gx:u0:agbi_3\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:reset_reg\\D\ to \via8bits:Ctrl:clk\
Aliasing Net_938D to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:rx_break_status\\D\ to \via8bits:Ctrl:clk\
Removing Lhs of wire \via8bits:Ctrl:rst\[1] = \via8bits:Ctrl:clk\[0]
Removing Rhs of wire Net_20[2] = \via8bits:Ctrl:control_out_0\[3]
Removing Rhs of wire Net_20[2] = \via8bits:Ctrl:control_0\[26]
Removing Rhs of wire \via8bits:P1_io\[4] = \via8bits:Ctrl:control_out_1\[5]
Removing Rhs of wire \via8bits:P1_io\[4] = \via8bits:Ctrl:control_1\[25]
Removing Rhs of wire Net_19[6] = \via8bits:Ctrl:control_out_2\[7]
Removing Rhs of wire Net_19[6] = \via8bits:Ctrl:control_2\[24]
Removing Rhs of wire \via8bits:P0_io\[8] = \via8bits:Ctrl:control_out_3\[9]
Removing Rhs of wire \via8bits:P0_io\[8] = \via8bits:Ctrl:control_3\[23]
Removing Lhs of wire \via8bits:Stat:status_0\[27] = Net_660[28]
Removing Lhs of wire \via8bits:Stat:status_1\[29] = Net_660[28]
Removing Lhs of wire \via8bits:Stat:status_2\[30] = Net_659[31]
Removing Lhs of wire \via8bits:Stat:status_3\[32] = Net_659[31]
Removing Lhs of wire \via8bits:Stat:status_4\[33] = \via8bits:Ctrl:clk\[0]
Removing Lhs of wire \via8bits:Stat:status_5\[34] = \via8bits:Ctrl:clk\[0]
Removing Lhs of wire \via8bits:Stat:status_6\[35] = \via8bits:Ctrl:clk\[0]
Removing Lhs of wire \via8bits:Stat:status_7\[36] = \via8bits:Ctrl:clk\[0]
Removing Rhs of wire zero[38] = \via8bits:Ctrl:clk\[0]
Removing Lhs of wire \via8bits:P0_ctrl:clk\[40] = zero[38]
Removing Lhs of wire \via8bits:P0_ctrl:rst\[41] = zero[38]
Removing Rhs of wire \via8bits:Net_489_7\[42] = \via8bits:P0_ctrl:control_out_7\[43]
Removing Rhs of wire \via8bits:Net_489_7\[42] = \via8bits:P0_ctrl:control_7\[59]
Removing Rhs of wire \via8bits:Net_489_6\[44] = \via8bits:P0_ctrl:control_out_6\[45]
Removing Rhs of wire \via8bits:Net_489_6\[44] = \via8bits:P0_ctrl:control_6\[60]
Removing Rhs of wire \via8bits:Net_489_5\[46] = \via8bits:P0_ctrl:control_out_5\[47]
Removing Rhs of wire \via8bits:Net_489_5\[46] = \via8bits:P0_ctrl:control_5\[61]
Removing Rhs of wire \via8bits:Net_489_4\[48] = \via8bits:P0_ctrl:control_out_4\[49]
Removing Rhs of wire \via8bits:Net_489_4\[48] = \via8bits:P0_ctrl:control_4\[62]
Removing Rhs of wire \via8bits:Net_489_3\[50] = \via8bits:P0_ctrl:control_out_3\[51]
Removing Rhs of wire \via8bits:Net_489_3\[50] = \via8bits:P0_ctrl:control_3\[63]
Removing Rhs of wire \via8bits:Net_489_2\[52] = \via8bits:P0_ctrl:control_out_2\[53]
Removing Rhs of wire \via8bits:Net_489_2\[52] = \via8bits:P0_ctrl:control_2\[64]
Removing Rhs of wire \via8bits:Net_489_1\[54] = \via8bits:P0_ctrl:control_out_1\[55]
Removing Rhs of wire \via8bits:Net_489_1\[54] = \via8bits:P0_ctrl:control_1\[65]
Removing Rhs of wire \via8bits:Net_489_0\[56] = \via8bits:P0_ctrl:control_out_0\[57]
Removing Rhs of wire \via8bits:Net_489_0\[56] = \via8bits:P0_ctrl:control_0\[66]
Removing Lhs of wire \via8bits:P0_stat:status_7\[67] = Net_870_7[68]
Removing Rhs of wire Net_870_7[68] = \via8bits:mux_1:tmp__mux_1_reg_7\[128]
Removing Lhs of wire \via8bits:P0_stat:status_6\[69] = Net_870_6[70]
Removing Rhs of wire Net_870_6[70] = \via8bits:mux_1:tmp__mux_1_reg_6\[130]
Removing Lhs of wire \via8bits:P0_stat:status_5\[71] = Net_870_5[72]
Removing Rhs of wire Net_870_5[72] = \via8bits:mux_1:tmp__mux_1_reg_5\[132]
Removing Lhs of wire \via8bits:P0_stat:status_4\[73] = Net_870_4[74]
Removing Rhs of wire Net_870_4[74] = \via8bits:mux_1:tmp__mux_1_reg_4\[134]
Removing Lhs of wire \via8bits:P0_stat:status_3\[75] = Net_870_3[76]
Removing Rhs of wire Net_870_3[76] = \via8bits:mux_1:tmp__mux_1_reg_3\[136]
Removing Lhs of wire \via8bits:P0_stat:status_2\[77] = Net_870_2[78]
Removing Rhs of wire Net_870_2[78] = \via8bits:mux_1:tmp__mux_1_reg_2\[138]
Removing Lhs of wire \via8bits:P0_stat:status_1\[79] = Net_870_1[80]
Removing Rhs of wire Net_870_1[80] = \via8bits:mux_1:tmp__mux_1_reg_1\[140]
Removing Lhs of wire \via8bits:P0_stat:status_0\[81] = Net_870_0[82]
Removing Rhs of wire Net_870_0[82] = \via8bits:mux_1:tmp__mux_1_reg_0\[142]
Removing Lhs of wire \via8bits:P1_ctrl:clk\[84] = zero[38]
Removing Lhs of wire \via8bits:P1_ctrl:rst\[85] = zero[38]
Removing Rhs of wire \via8bits:Net_495_7\[86] = \via8bits:P1_ctrl:control_out_7\[87]
Removing Rhs of wire \via8bits:Net_495_7\[86] = \via8bits:P1_ctrl:control_7\[103]
Removing Rhs of wire \via8bits:Net_495_6\[88] = \via8bits:P1_ctrl:control_out_6\[89]
Removing Rhs of wire \via8bits:Net_495_6\[88] = \via8bits:P1_ctrl:control_6\[104]
Removing Rhs of wire \via8bits:Net_495_5\[90] = \via8bits:P1_ctrl:control_out_5\[91]
Removing Rhs of wire \via8bits:Net_495_5\[90] = \via8bits:P1_ctrl:control_5\[105]
Removing Rhs of wire \via8bits:Net_495_4\[92] = \via8bits:P1_ctrl:control_out_4\[93]
Removing Rhs of wire \via8bits:Net_495_4\[92] = \via8bits:P1_ctrl:control_4\[106]
Removing Rhs of wire \via8bits:Net_495_3\[94] = \via8bits:P1_ctrl:control_out_3\[95]
Removing Rhs of wire \via8bits:Net_495_3\[94] = \via8bits:P1_ctrl:control_3\[107]
Removing Rhs of wire \via8bits:Net_495_2\[96] = \via8bits:P1_ctrl:control_out_2\[97]
Removing Rhs of wire \via8bits:Net_495_2\[96] = \via8bits:P1_ctrl:control_2\[108]
Removing Rhs of wire \via8bits:Net_495_1\[98] = \via8bits:P1_ctrl:control_out_1\[99]
Removing Rhs of wire \via8bits:Net_495_1\[98] = \via8bits:P1_ctrl:control_1\[109]
Removing Rhs of wire \via8bits:Net_495_0\[100] = \via8bits:P1_ctrl:control_out_0\[101]
Removing Rhs of wire \via8bits:Net_495_0\[100] = \via8bits:P1_ctrl:control_0\[110]
Removing Lhs of wire \via8bits:P1_stat:status_7\[111] = Net_796_7[112]
Removing Rhs of wire Net_796_7[112] = \via8bits:mux_2:tmp__mux_2_reg_7\[144]
Removing Lhs of wire \via8bits:P1_stat:status_6\[113] = Net_796_6[114]
Removing Rhs of wire Net_796_6[114] = \via8bits:mux_2:tmp__mux_2_reg_6\[146]
Removing Lhs of wire \via8bits:P1_stat:status_5\[115] = Net_796_5[116]
Removing Rhs of wire Net_796_5[116] = \via8bits:mux_2:tmp__mux_2_reg_5\[148]
Removing Lhs of wire \via8bits:P1_stat:status_4\[117] = Net_796_4[118]
Removing Rhs of wire Net_796_4[118] = \via8bits:mux_2:tmp__mux_2_reg_4\[150]
Removing Lhs of wire \via8bits:P1_stat:status_3\[119] = Net_796_3[120]
Removing Rhs of wire Net_796_3[120] = \via8bits:mux_2:tmp__mux_2_reg_3\[152]
Removing Lhs of wire \via8bits:P1_stat:status_2\[121] = Net_796_2[122]
Removing Rhs of wire Net_796_2[122] = \via8bits:mux_2:tmp__mux_2_reg_2\[154]
Removing Lhs of wire \via8bits:P1_stat:status_1\[123] = Net_796_1[124]
Removing Rhs of wire Net_796_1[124] = \via8bits:mux_2:tmp__mux_2_reg_1\[156]
Removing Lhs of wire \via8bits:P1_stat:status_0\[125] = Net_796_0[126]
Removing Rhs of wire Net_796_0[126] = \via8bits:mux_2:tmp__mux_2_reg_0\[158]
Removing Lhs of wire Net_791_7[129] = zero[38]
Removing Lhs of wire Net_791_6[131] = zero[38]
Removing Lhs of wire Net_791_5[133] = zero[38]
Removing Lhs of wire Net_791_4[135] = zero[38]
Removing Lhs of wire Net_791_3[137] = zero[38]
Removing Lhs of wire Net_791_2[139] = zero[38]
Removing Lhs of wire Net_791_1[141] = zero[38]
Removing Lhs of wire Net_791_0[143] = zero[38]
Removing Rhs of wire P1_signal_7[145] = \Centr:temp_7\[262]
Removing Rhs of wire P1_signal_6[147] = \Centr:temp_6\[264]
Removing Rhs of wire P1_signal_5[149] = \Centr:temp_5\[266]
Removing Rhs of wire P1_signal_4[151] = \Centr:temp_4\[268]
Removing Rhs of wire P1_signal_3[153] = \Centr:temp_3\[270]
Removing Rhs of wire P1_signal_2[155] = \Centr:temp_2\[272]
Removing Rhs of wire P1_signal_1[157] = \Centr:temp_1\[274]
Removing Rhs of wire P1_signal_0[159] = \Centr:temp_0\[276]
Removing Lhs of wire \via8bits:gnome_clk:clk\[160] = zero[38]
Removing Lhs of wire \via8bits:gnome_clk:rst\[161] = zero[38]
Removing Lhs of wire \via8bits:gnome_res:clk\[187] = zero[38]
Removing Lhs of wire \via8bits:gnome_res:rst\[188] = zero[38]
Removing Rhs of wire Net_726[189] = \via8bits:gnome_res:control_out_0\[190]
Removing Rhs of wire Net_726[189] = \via8bits:gnome_res:control_0\[213]
Removing Lhs of wire Net_34[215] = zero[38]
Removing Rhs of wire Net_836[218] = cmp_vv_vv_MODGEN_4[219]
Removing Rhs of wire Net_836[218] = \MODULE_9:g1:a0:xlte\[1456]
Removing Lhs of wire Net_842_7[220] = zero[38]
Removing Lhs of wire Net_842_5[222] = Net_842_6[221]
Removing Lhs of wire Net_842_4[223] = zero[38]
Removing Lhs of wire Net_842_3[224] = Net_842_6[221]
Removing Lhs of wire Net_842_2[225] = Net_842_6[221]
Removing Lhs of wire Net_842_1[226] = Net_842_6[221]
Removing Lhs of wire Net_842_0[227] = zero[38]
Removing Lhs of wire tmpOE__i2c_scl_net_0[232] = Net_842_6[221]
Removing Lhs of wire one[236] = Net_842_6[221]
Removing Lhs of wire tmpOE__LED_net_0[239] = Net_842_6[221]
Removing Lhs of wire tmpOE__Button_net_0[246] = Net_842_6[221]
Removing Lhs of wire \Centr:v_1\\R\[254] = Net_726[189]
Removing Lhs of wire \Centr:v_1\\S\[255] = zero[38]
Removing Lhs of wire \Centr:v_0\\R\[256] = Net_726[189]
Removing Lhs of wire \Centr:v_0\\S\[257] = zero[38]
Removing Lhs of wire \Centr:resetemp\\R\[258] = Net_726[189]
Removing Lhs of wire \Centr:resetemp\\S\[259] = zero[38]
Removing Lhs of wire \Centr:parocuenta\\R\[260] = Net_726[189]
Removing Lhs of wire \Centr:parocuenta\\S\[261] = zero[38]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_7\[263] = \Centr:MODULE_1:g2:a0:s_7\[524]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_6\[265] = \Centr:MODULE_1:g2:a0:s_6\[525]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_5\[267] = \Centr:MODULE_1:g2:a0:s_5\[526]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_4\[269] = \Centr:MODULE_1:g2:a0:s_4\[527]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_3\[271] = \Centr:MODULE_1:g2:a0:s_3\[528]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_2\[273] = \Centr:MODULE_1:g2:a0:s_2\[529]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_1\[275] = \Centr:MODULE_1:g2:a0:s_1\[530]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_1_0\[277] = \Centr:MODULE_1:g2:a0:s_0\[531]
Removing Lhs of wire \Centr:temp_7\\R\[278] = Net_726[189]
Removing Lhs of wire \Centr:temp_7\\S\[279] = zero[38]
Removing Lhs of wire \Centr:temp_6\\R\[280] = Net_726[189]
Removing Lhs of wire \Centr:temp_6\\S\[281] = zero[38]
Removing Lhs of wire \Centr:temp_5\\R\[282] = Net_726[189]
Removing Lhs of wire \Centr:temp_5\\S\[283] = zero[38]
Removing Lhs of wire \Centr:temp_4\\R\[284] = Net_726[189]
Removing Lhs of wire \Centr:temp_4\\S\[285] = zero[38]
Removing Lhs of wire \Centr:temp_3\\R\[286] = Net_726[189]
Removing Lhs of wire \Centr:temp_3\\S\[287] = zero[38]
Removing Lhs of wire \Centr:temp_2\\R\[288] = Net_726[189]
Removing Lhs of wire \Centr:temp_2\\S\[289] = zero[38]
Removing Lhs of wire \Centr:temp_1\\R\[290] = Net_726[189]
Removing Lhs of wire \Centr:temp_1\\S\[291] = zero[38]
Removing Lhs of wire \Centr:temp_0\\R\[292] = Net_726[189]
Removing Lhs of wire \Centr:temp_0\\S\[293] = zero[38]
Removing Lhs of wire \Centr:state_1\\R\[296] = Net_726[189]
Removing Lhs of wire \Centr:state_1\\S\[297] = zero[38]
Removing Lhs of wire \Centr:state_0\\R\[298] = Net_726[189]
Removing Lhs of wire \Centr:state_0\\S\[299] = zero[38]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_7\[302] = \Centr:MODULE_2:g2:a0:s_7\[723]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_6\[304] = \Centr:MODULE_2:g2:a0:s_6\[724]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_5\[306] = \Centr:MODULE_2:g2:a0:s_5\[725]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_4\[308] = \Centr:MODULE_2:g2:a0:s_4\[726]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_3\[310] = \Centr:MODULE_2:g2:a0:s_3\[727]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_2\[312] = \Centr:MODULE_2:g2:a0:s_2\[728]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_1\[314] = \Centr:MODULE_2:g2:a0:s_1\[729]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_2_0\[316] = \Centr:MODULE_2:g2:a0:s_0\[730]
Removing Lhs of wire Net_784_7R[317] = Net_726[189]
Removing Lhs of wire Net_784_7S[318] = zero[38]
Removing Lhs of wire \Centr:c\\R\[319] = Net_726[189]
Removing Lhs of wire \Centr:c\\S\[320] = zero[38]
Removing Lhs of wire Net_784_6R[321] = Net_726[189]
Removing Lhs of wire Net_784_6S[322] = zero[38]
Removing Lhs of wire Net_784_5R[323] = Net_726[189]
Removing Lhs of wire Net_784_5S[324] = zero[38]
Removing Lhs of wire Net_784_4R[325] = Net_726[189]
Removing Lhs of wire Net_784_4S[326] = zero[38]
Removing Lhs of wire Net_784_3R[327] = Net_726[189]
Removing Lhs of wire Net_784_3S[328] = zero[38]
Removing Lhs of wire Net_784_2R[329] = Net_726[189]
Removing Lhs of wire Net_784_2S[330] = zero[38]
Removing Lhs of wire Net_784_1R[331] = Net_726[189]
Removing Lhs of wire Net_784_1S[332] = zero[38]
Removing Lhs of wire Net_784_0R[333] = Net_726[189]
Removing Lhs of wire Net_784_0S[334] = zero[38]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_7\[337] = \Centr:MODULE_3:g2:a0:s_7\[922]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_6\[339] = \Centr:MODULE_3:g2:a0:s_6\[923]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_5\[341] = \Centr:MODULE_3:g2:a0:s_5\[924]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_4\[343] = \Centr:MODULE_3:g2:a0:s_4\[925]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_3\[345] = \Centr:MODULE_3:g2:a0:s_3\[926]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_2\[347] = \Centr:MODULE_3:g2:a0:s_2\[927]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_1\[349] = \Centr:MODULE_3:g2:a0:s_1\[928]
Removing Lhs of wire \Centr:add_vi_vv_MODGEN_3_0\[351] = \Centr:MODULE_3:g2:a0:s_0\[929]
Removing Lhs of wire Net_597_7R[352] = Net_726[189]
Removing Lhs of wire Net_597_7S[353] = zero[38]
Removing Lhs of wire \Centr:d\\R\[354] = Net_726[189]
Removing Lhs of wire \Centr:d\\S\[355] = zero[38]
Removing Lhs of wire Net_597_6R[356] = Net_726[189]
Removing Lhs of wire Net_597_6S[357] = zero[38]
Removing Lhs of wire Net_597_5R[358] = Net_726[189]
Removing Lhs of wire Net_597_5S[359] = zero[38]
Removing Lhs of wire Net_597_4R[360] = Net_726[189]
Removing Lhs of wire Net_597_4S[361] = zero[38]
Removing Lhs of wire Net_597_3R[362] = Net_726[189]
Removing Lhs of wire Net_597_3S[363] = zero[38]
Removing Lhs of wire Net_597_2R[364] = Net_726[189]
Removing Lhs of wire Net_597_2S[365] = zero[38]
Removing Lhs of wire Net_597_1R[366] = Net_726[189]
Removing Lhs of wire Net_597_1S[367] = zero[38]
Removing Lhs of wire Net_597_0R[368] = Net_726[189]
Removing Lhs of wire Net_597_0S[369] = zero[38]
Removing Lhs of wire Net_659R[370] = Net_726[189]
Removing Lhs of wire Net_659S[371] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_23\[412] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_22\[413] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_21\[414] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_20\[415] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_19\[416] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_18\[417] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_17\[418] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_16\[419] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_15\[420] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_14\[421] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_13\[422] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_12\[423] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_11\[424] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_10\[425] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_9\[426] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_8\[427] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_7\[428] = P1_signal_7[145]
Removing Lhs of wire \Centr:MODIN1_7\[429] = P1_signal_7[145]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_6\[430] = P1_signal_6[147]
Removing Lhs of wire \Centr:MODIN1_6\[431] = P1_signal_6[147]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_5\[432] = P1_signal_5[149]
Removing Lhs of wire \Centr:MODIN1_5\[433] = P1_signal_5[149]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_4\[434] = P1_signal_4[151]
Removing Lhs of wire \Centr:MODIN1_4\[435] = P1_signal_4[151]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_3\[436] = P1_signal_3[153]
Removing Lhs of wire \Centr:MODIN1_3\[437] = P1_signal_3[153]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_2\[438] = P1_signal_2[155]
Removing Lhs of wire \Centr:MODIN1_2\[439] = P1_signal_2[155]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_1\[440] = P1_signal_1[157]
Removing Lhs of wire \Centr:MODIN1_1\[441] = P1_signal_1[157]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:a_0\[442] = P1_signal_0[159]
Removing Lhs of wire \Centr:MODIN1_0\[443] = P1_signal_0[159]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[569] = Net_842_6[221]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[570] = Net_842_6[221]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_23\[611] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_22\[612] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_21\[613] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_20\[614] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_19\[615] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_18\[616] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_17\[617] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_16\[618] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_15\[619] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_14\[620] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_13\[621] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_12\[622] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_11\[623] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_10\[624] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_9\[625] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_8\[626] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_7\[627] = \Centr:MODIN2_7\[628]
Removing Lhs of wire \Centr:MODIN2_7\[628] = Net_784_7[300]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_6\[629] = \Centr:MODIN2_6\[630]
Removing Lhs of wire \Centr:MODIN2_6\[630] = Net_784_6[303]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_5\[631] = \Centr:MODIN2_5\[632]
Removing Lhs of wire \Centr:MODIN2_5\[632] = Net_784_5[305]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_4\[633] = \Centr:MODIN2_4\[634]
Removing Lhs of wire \Centr:MODIN2_4\[634] = Net_784_4[307]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_3\[635] = \Centr:MODIN2_3\[636]
Removing Lhs of wire \Centr:MODIN2_3\[636] = Net_784_3[309]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_2\[637] = \Centr:MODIN2_2\[638]
Removing Lhs of wire \Centr:MODIN2_2\[638] = Net_784_2[311]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_1\[639] = \Centr:MODIN2_1\[640]
Removing Lhs of wire \Centr:MODIN2_1\[640] = Net_784_1[313]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:a_0\[641] = \Centr:MODIN2_0\[642]
Removing Lhs of wire \Centr:MODIN2_0\[642] = Net_784_0[315]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[768] = Net_842_6[221]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[769] = Net_842_6[221]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_23\[810] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_22\[811] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_21\[812] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_20\[813] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_19\[814] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_18\[815] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_17\[816] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_16\[817] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_15\[818] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_14\[819] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_13\[820] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_12\[821] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_11\[822] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_10\[823] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_9\[824] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_8\[825] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_7\[826] = \Centr:MODIN3_7\[827]
Removing Lhs of wire \Centr:MODIN3_7\[827] = Net_597_7[335]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_6\[828] = \Centr:MODIN3_6\[829]
Removing Lhs of wire \Centr:MODIN3_6\[829] = Net_597_6[338]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_5\[830] = \Centr:MODIN3_5\[831]
Removing Lhs of wire \Centr:MODIN3_5\[831] = Net_597_5[340]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_4\[832] = \Centr:MODIN3_4\[833]
Removing Lhs of wire \Centr:MODIN3_4\[833] = Net_597_4[342]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_3\[834] = \Centr:MODIN3_3\[835]
Removing Lhs of wire \Centr:MODIN3_3\[835] = Net_597_3[344]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_2\[836] = \Centr:MODIN3_2\[837]
Removing Lhs of wire \Centr:MODIN3_2\[837] = Net_597_2[346]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_1\[838] = \Centr:MODIN3_1\[839]
Removing Lhs of wire \Centr:MODIN3_1\[839] = Net_597_1[348]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:a_0\[840] = \Centr:MODIN3_0\[841]
Removing Lhs of wire \Centr:MODIN3_0\[841] = Net_597_0[350]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[967] = Net_842_6[221]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[968] = Net_842_6[221]
Removing Lhs of wire \UART:Net_61\[971] = \UART:Net_9\[970]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[975] = zero[38]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[976] = zero[38]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[977] = zero[38]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[978] = zero[38]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[979] = zero[38]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[980] = zero[38]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[981] = zero[38]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[982] = zero[38]
Removing Rhs of wire Net_943[989] = \UART:BUART:rx_interrupt_out\[990]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[994] = \UART:BUART:tx_bitclk_dp\[1030]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1040] = \UART:BUART:tx_counter_dp\[1031]
Removing Lhs of wire \UART:BUART:tx_status_6\[1041] = zero[38]
Removing Lhs of wire \UART:BUART:tx_status_5\[1042] = zero[38]
Removing Lhs of wire \UART:BUART:tx_status_4\[1043] = zero[38]
Removing Lhs of wire \UART:BUART:tx_status_1\[1045] = \UART:BUART:tx_fifo_empty\[1008]
Removing Lhs of wire \UART:BUART:tx_status_3\[1047] = \UART:BUART:tx_fifo_notfull\[1007]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1107] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1115] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\[1126]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1117] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\[1127]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1118] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1143]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1119] = \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1157]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_1\[1120] = \UART:BUART:sRX:s23Poll:MODIN4_1\[1121]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1121] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_0\[1122] = \UART:BUART:sRX:s23Poll:MODIN4_0\[1123]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1123] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1129] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1130] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1131] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1132] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1133] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1134] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1135] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1136] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1137] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1138] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1139] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1140] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1145] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_1\[1146] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1147] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_0\[1148] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1149] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1150] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1151] = \UART:BUART:pollcount_1\[1113]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1152] = \UART:BUART:pollcount_0\[1116]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1153] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1154] = zero[38]
Removing Lhs of wire \UART:BUART:rx_status_1\[1161] = zero[38]
Removing Rhs of wire \UART:BUART:rx_status_2\[1162] = \UART:BUART:rx_parity_error_status\[1163]
Removing Rhs of wire \UART:BUART:rx_status_3\[1164] = \UART:BUART:rx_stop_bit_error\[1165]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\[1175] = \UART:BUART:sRX:MODULE_7:g2:a0:lta_0\[1224]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[1179] = \UART:BUART:sRX:MODULE_8:g1:a0:xneq\[1246]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\[1180] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\[1181] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\[1182] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_3\[1183] = \UART:BUART:sRX:MODIN7_6\[1184]
Removing Lhs of wire \UART:BUART:sRX:MODIN7_6\[1184] = \UART:BUART:rx_count_6\[1102]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_2\[1185] = \UART:BUART:sRX:MODIN7_5\[1186]
Removing Lhs of wire \UART:BUART:sRX:MODIN7_5\[1186] = \UART:BUART:rx_count_5\[1103]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_1\[1187] = \UART:BUART:sRX:MODIN7_4\[1188]
Removing Lhs of wire \UART:BUART:sRX:MODIN7_4\[1188] = \UART:BUART:rx_count_4\[1104]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_0\[1189] = \UART:BUART:sRX:MODIN7_3\[1190]
Removing Lhs of wire \UART:BUART:sRX:MODIN7_3\[1190] = \UART:BUART:rx_count_3\[1105]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\[1191] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\[1192] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\[1193] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\[1194] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\[1195] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\[1196] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\[1197] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_6\[1198] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_5\[1199] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_4\[1200] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_3\[1201] = \UART:BUART:rx_count_6\[1102]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_2\[1202] = \UART:BUART:rx_count_5\[1103]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_1\[1203] = \UART:BUART:rx_count_4\[1104]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_0\[1204] = \UART:BUART:rx_count_3\[1105]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_6\[1205] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_5\[1206] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_4\[1207] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_3\[1208] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_2\[1209] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_1\[1210] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_0\[1211] = zero[38]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:newa_0\[1226] = \UART:BUART:rx_postpoll\[1061]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:newb_0\[1227] = \UART:BUART:rx_parity_bit\[1178]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:dataa_0\[1228] = \UART:BUART:rx_postpoll\[1061]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:datab_0\[1229] = \UART:BUART:rx_parity_bit\[1178]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\[1230] = \UART:BUART:rx_postpoll\[1061]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\[1231] = \UART:BUART:rx_parity_bit\[1178]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\[1233] = Net_842_6[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\[1234] = \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1232]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\[1235] = \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1232]
Removing Lhs of wire tmpOE__Tx_1_net_0[1257] = Net_842_6[221]
Removing Lhs of wire tmpOE__i2c_sda_net_0[1263] = Net_842_6[221]
Removing Rhs of wire \I2C:sda_x_wire\[1268] = \I2C:Net_643_1\[1269]
Removing Rhs of wire \I2C:Net_697\[1271] = \I2C:Net_643_2\[1277]
Removing Rhs of wire \I2C:Net_1109_0\[1274] = \I2C:scl_yfb\[1287]
Removing Rhs of wire \I2C:Net_1109_1\[1275] = \I2C:sda_yfb\[1288]
Removing Lhs of wire \I2C:scl_x_wire\[1278] = \I2C:Net_643_0\[1276]
Removing Lhs of wire \I2C:Net_969\[1279] = Net_842_6[221]
Removing Lhs of wire \I2C:Net_968\[1280] = Net_842_6[221]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1290] = Net_842_6[221]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1292] = Net_842_6[221]
Removing Lhs of wire \LCD_gnome:A_reg:status_7\[1298] = Net_597_7[335]
Removing Lhs of wire \LCD_gnome:A_reg:status_6\[1299] = Net_597_6[338]
Removing Lhs of wire \LCD_gnome:A_reg:status_5\[1300] = Net_597_5[340]
Removing Lhs of wire \LCD_gnome:A_reg:status_4\[1301] = Net_597_4[342]
Removing Lhs of wire \LCD_gnome:A_reg:status_3\[1302] = Net_597_3[344]
Removing Lhs of wire \LCD_gnome:A_reg:status_2\[1303] = Net_597_2[346]
Removing Lhs of wire \LCD_gnome:A_reg:status_1\[1304] = Net_597_1[348]
Removing Lhs of wire \LCD_gnome:A_reg:status_0\[1305] = Net_597_0[350]
Removing Lhs of wire \LCD_gnome:B_reg:status_7\[1308] = Net_784_7[300]
Removing Lhs of wire \LCD_gnome:B_reg:status_6\[1309] = Net_784_6[303]
Removing Lhs of wire \LCD_gnome:B_reg:status_5\[1310] = Net_784_5[305]
Removing Lhs of wire \LCD_gnome:B_reg:status_4\[1311] = Net_784_4[307]
Removing Lhs of wire \LCD_gnome:B_reg:status_3\[1312] = Net_784_3[309]
Removing Lhs of wire \LCD_gnome:B_reg:status_2\[1313] = Net_784_2[311]
Removing Lhs of wire \LCD_gnome:B_reg:status_1\[1314] = Net_784_1[313]
Removing Lhs of wire \LCD_gnome:B_reg:status_0\[1315] = Net_784_0[315]
Removing Rhs of wire Net_873[1318] = cmp_vv_vv_MODGEN_10[1319]
Removing Rhs of wire Net_873[1318] = \MODULE_10:g1:a0:xgte\[1588]
Removing Lhs of wire Net_872_7[1320] = zero[38]
Removing Lhs of wire Net_872_6[1321] = Net_842_6[221]
Removing Lhs of wire Net_872_5[1322] = zero[38]
Removing Lhs of wire Net_872_4[1323] = zero[38]
Removing Lhs of wire Net_872_3[1324] = zero[38]
Removing Lhs of wire Net_872_2[1325] = Net_842_6[221]
Removing Lhs of wire Net_872_1[1326] = Net_842_6[221]
Removing Lhs of wire Net_872_0[1327] = zero[38]
Removing Lhs of wire tmpOE__Rx_1_net_0[1329] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:newa_7\[1334] = MODIN8_7[1335]
Removing Lhs of wire MODIN8_7[1335] = P1_signal_7[145]
Removing Lhs of wire \MODULE_9:g1:a0:newa_6\[1336] = MODIN8_6[1337]
Removing Lhs of wire MODIN8_6[1337] = P1_signal_6[147]
Removing Lhs of wire \MODULE_9:g1:a0:newa_5\[1338] = MODIN8_5[1339]
Removing Lhs of wire MODIN8_5[1339] = P1_signal_5[149]
Removing Lhs of wire \MODULE_9:g1:a0:newa_4\[1340] = MODIN8_4[1341]
Removing Lhs of wire MODIN8_4[1341] = P1_signal_4[151]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[1342] = MODIN8_3[1343]
Removing Lhs of wire MODIN8_3[1343] = P1_signal_3[153]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[1344] = MODIN8_2[1345]
Removing Lhs of wire MODIN8_2[1345] = P1_signal_2[155]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[1346] = MODIN8_1[1347]
Removing Lhs of wire MODIN8_1[1347] = P1_signal_1[157]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[1348] = MODIN8_0[1349]
Removing Lhs of wire MODIN8_0[1349] = P1_signal_0[159]
Removing Lhs of wire \MODULE_9:g1:a0:newb_7\[1350] = MODIN9_7[1351]
Removing Lhs of wire MODIN9_7[1351] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:newb_6\[1352] = MODIN9_6[1353]
Removing Lhs of wire MODIN9_6[1353] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:newb_5\[1354] = MODIN9_5[1355]
Removing Lhs of wire MODIN9_5[1355] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:newb_4\[1356] = MODIN9_4[1357]
Removing Lhs of wire MODIN9_4[1357] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[1358] = MODIN9_3[1359]
Removing Lhs of wire MODIN9_3[1359] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[1360] = MODIN9_2[1361]
Removing Lhs of wire MODIN9_2[1361] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[1362] = MODIN9_1[1363]
Removing Lhs of wire MODIN9_1[1363] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[1364] = MODIN9_0[1365]
Removing Lhs of wire MODIN9_0[1365] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_7\[1366] = P1_signal_7[145]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_6\[1367] = P1_signal_6[147]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_5\[1368] = P1_signal_5[149]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_4\[1369] = P1_signal_4[151]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[1370] = P1_signal_3[153]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[1371] = P1_signal_2[155]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[1372] = P1_signal_1[157]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[1373] = P1_signal_0[159]
Removing Lhs of wire \MODULE_9:g1:a0:datab_7\[1374] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:datab_6\[1375] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:datab_5\[1376] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:datab_4\[1377] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[1378] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[1379] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[1380] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[1381] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_7\[1382] = P1_signal_7[145]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_6\[1383] = P1_signal_6[147]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_5\[1384] = P1_signal_5[149]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_4\[1385] = P1_signal_4[151]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[1386] = P1_signal_3[153]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[1387] = P1_signal_2[155]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[1388] = P1_signal_1[157]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[1389] = P1_signal_0[159]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_7\[1390] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_6\[1391] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_5\[1392] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_4\[1393] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[1394] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[1395] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[1396] = Net_842_6[221]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[1397] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:albi_3\[1417] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:agbi_3\[1418] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:newa_7\[1464] = P1_signal_7[145]
Removing Lhs of wire MODIN10_7[1465] = P1_signal_7[145]
Removing Lhs of wire \MODULE_10:g1:a0:newa_6\[1466] = P1_signal_6[147]
Removing Lhs of wire MODIN10_6[1467] = P1_signal_6[147]
Removing Lhs of wire \MODULE_10:g1:a0:newa_5\[1468] = P1_signal_5[149]
Removing Lhs of wire MODIN10_5[1469] = P1_signal_5[149]
Removing Lhs of wire \MODULE_10:g1:a0:newa_4\[1470] = P1_signal_4[151]
Removing Lhs of wire MODIN10_4[1471] = P1_signal_4[151]
Removing Lhs of wire \MODULE_10:g1:a0:newa_3\[1472] = P1_signal_3[153]
Removing Lhs of wire MODIN10_3[1473] = P1_signal_3[153]
Removing Lhs of wire \MODULE_10:g1:a0:newa_2\[1474] = P1_signal_2[155]
Removing Lhs of wire MODIN10_2[1475] = P1_signal_2[155]
Removing Lhs of wire \MODULE_10:g1:a0:newa_1\[1476] = P1_signal_1[157]
Removing Lhs of wire MODIN10_1[1477] = P1_signal_1[157]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[1478] = P1_signal_0[159]
Removing Lhs of wire MODIN10_0[1479] = P1_signal_0[159]
Removing Lhs of wire \MODULE_10:g1:a0:newb_7\[1480] = MODIN11_7[1481]
Removing Lhs of wire MODIN11_7[1481] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:newb_6\[1482] = MODIN11_6[1483]
Removing Lhs of wire MODIN11_6[1483] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:newb_5\[1484] = MODIN11_5[1485]
Removing Lhs of wire MODIN11_5[1485] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:newb_4\[1486] = MODIN11_4[1487]
Removing Lhs of wire MODIN11_4[1487] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:newb_3\[1488] = MODIN11_3[1489]
Removing Lhs of wire MODIN11_3[1489] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:newb_2\[1490] = MODIN11_2[1491]
Removing Lhs of wire MODIN11_2[1491] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:newb_1\[1492] = MODIN11_1[1493]
Removing Lhs of wire MODIN11_1[1493] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[1494] = MODIN11_0[1495]
Removing Lhs of wire MODIN11_0[1495] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_7\[1496] = P1_signal_7[145]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_6\[1497] = P1_signal_6[147]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_5\[1498] = P1_signal_5[149]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_4\[1499] = P1_signal_4[151]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_3\[1500] = P1_signal_3[153]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_2\[1501] = P1_signal_2[155]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_1\[1502] = P1_signal_1[157]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[1503] = P1_signal_0[159]
Removing Lhs of wire \MODULE_10:g1:a0:datab_7\[1504] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:datab_6\[1505] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:datab_5\[1506] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:datab_4\[1507] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:datab_3\[1508] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:datab_2\[1509] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:datab_1\[1510] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[1511] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_7\[1512] = P1_signal_7[145]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_6\[1513] = P1_signal_6[147]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_5\[1514] = P1_signal_5[149]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_4\[1515] = P1_signal_4[151]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_3\[1516] = P1_signal_3[153]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_2\[1517] = P1_signal_2[155]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_1\[1518] = P1_signal_1[157]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[1519] = P1_signal_0[159]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_7\[1520] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_6\[1521] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_5\[1522] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_4\[1523] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_3\[1524] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_2\[1525] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_1\[1526] = Net_842_6[221]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[1527] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:albi_3\[1547] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:agbi_3\[1548] = zero[38]
Removing Lhs of wire Net_659D[1594] = Net_19[6]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1627] = zero[38]
Removing Lhs of wire Net_938D[1632] = zero[38]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1642] = \UART:BUART:rx_bitclk_pre\[1096]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1651] = \UART:BUART:rx_parity_error_pre\[1173]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1652] = zero[38]

------------------------------------------------------
Aliased 0 equations, 584 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_660' (cost = 10):
Net_660 <= ((not \Centr:state_0\ and \Centr:state_1\));

Note:  Virtual signal Net_870_7 with ( cost: 250 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_870_7 <= ((\via8bits:P0_io\ and \via8bits:Net_489_7\));

Note:  Virtual signal Net_870_0 with ( cost: 250 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_870_0 <= ((\via8bits:P0_io\ and \via8bits:Net_489_0\));

Note:  Expanding virtual equation for 'Net_842_6' (cost = 0):
Net_842_6 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_858' (cost = 0):
Net_858 <= (not Net_903);

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (P1_signal_0);

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_0\' (cost = 0):
\Centr:MODULE_1:g2:a0:s_0\ <= (not P1_signal_0);

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_784_0);

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_0\' (cost = 0):
\Centr:MODULE_2:g2:a0:s_0\ <= (not Net_784_0);

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_597_0);

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_0\' (cost = 0):
\Centr:MODULE_3:g2:a0:s_0\ <= (not Net_597_0);

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_7\ <= (not P1_signal_7);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= (P1_signal_5);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= (not P1_signal_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= (P1_signal_2);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= (P1_signal_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_6\ <= (not P1_signal_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:albi_2\ <= (\MODULE_9:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:agbi_2\ <= (\MODULE_9:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_3\ <= (not P1_signal_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:lt_4\ <= ((not P1_signal_4 and not P1_signal_3));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_4\ <= (P1_signal_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_9:g1:a0:gx:u0:gti_2\ and \MODULE_9:g1:a0:gx:u0:lti_1\)
	OR \MODULE_9:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR \MODULE_9:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= (P1_signal_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_1\ <= (not P1_signal_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= ((P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_7\ <= (not P1_signal_7);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_5\ <= (not P1_signal_5);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_4\ <= (not P1_signal_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= (P1_signal_2);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= (P1_signal_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_6\ <= (not P1_signal_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:albi_2\ <= (\MODULE_10:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:agbi_2\ <= (\MODULE_10:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_3\ <= (P1_signal_3);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:gt_4\ <= (P1_signal_3
	OR P1_signal_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_10:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR \MODULE_10:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:gti_1\)
	OR \MODULE_10:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_0\ <= (P1_signal_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_1\ <= (not P1_signal_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:gt_1\ <= ((P1_signal_1 and P1_signal_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_0\' (cost = 3):
\MODULE_9:g1:a0:gx:u0:agbi_0\ <= ((not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and \MODULE_9:g1:a0:gx:u0:gti_0\)
	OR \MODULE_9:g1:a0:gx:u0:gti_2\
	OR (not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_1\' (cost = 2):
\Centr:MODULE_1:g2:a0:s_1\ <= ((not P1_signal_0 and P1_signal_1)
	OR (not P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_1\' (cost = 2):
\Centr:MODULE_2:g2:a0:s_1\ <= ((not Net_784_0 and Net_784_1)
	OR (not Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_1\' (cost = 2):
\Centr:MODULE_3:g2:a0:s_1\ <= ((not Net_597_0 and Net_597_1)
	OR (not Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_0\' (cost = 3):
\MODULE_10:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR \MODULE_10:g1:a0:gx:u0:lti_2\
	OR (not \MODULE_10:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_836' (cost = 3):
Net_836 <= ((not \MODULE_9:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:gti_1\ and not \MODULE_9:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_9:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:gti_1\ and \MODULE_9:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_9:g1:a0:gx:u0:gti_2\ and \MODULE_9:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for 'Net_873' (cost = 9):
Net_873 <= ((not \MODULE_10:g1:a0:gx:u0:lti_2\ and not \MODULE_10:g1:a0:gx:u0:lti_1\ and not \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:lti_2\ and not \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_10:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_2\' (cost = 3):
\Centr:MODULE_1:g2:a0:s_2\ <= ((not P1_signal_1 and P1_signal_2)
	OR (not P1_signal_0 and P1_signal_2)
	OR (not P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_2\' (cost = 3):
\Centr:MODULE_2:g2:a0:s_2\ <= ((not Net_784_1 and Net_784_2)
	OR (not Net_784_0 and Net_784_2)
	OR (not Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_2\' (cost = 3):
\Centr:MODULE_3:g2:a0:s_2\ <= ((not Net_597_1 and Net_597_2)
	OR (not Net_597_0 and Net_597_2)
	OR (not Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_941 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_941 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_941 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_941 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_941 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_3\' (cost = 4):
\Centr:MODULE_1:g2:a0:s_3\ <= ((not P1_signal_2 and P1_signal_3)
	OR (not P1_signal_1 and P1_signal_3)
	OR (not P1_signal_0 and P1_signal_3)
	OR (not P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_3\' (cost = 4):
\Centr:MODULE_2:g2:a0:s_3\ <= ((not Net_784_2 and Net_784_3)
	OR (not Net_784_1 and Net_784_3)
	OR (not Net_784_0 and Net_784_3)
	OR (not Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_3\' (cost = 4):
\Centr:MODULE_3:g2:a0:s_3\ <= ((not Net_597_2 and Net_597_3)
	OR (not Net_597_1 and Net_597_3)
	OR (not Net_597_0 and Net_597_3)
	OR (not Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_4\' (cost = 5):
\Centr:MODULE_1:g2:a0:s_4\ <= ((not P1_signal_3 and P1_signal_4)
	OR (not P1_signal_2 and P1_signal_4)
	OR (not P1_signal_1 and P1_signal_4)
	OR (not P1_signal_0 and P1_signal_4)
	OR (not P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_4\' (cost = 5):
\Centr:MODULE_2:g2:a0:s_4\ <= ((not Net_784_3 and Net_784_4)
	OR (not Net_784_2 and Net_784_4)
	OR (not Net_784_1 and Net_784_4)
	OR (not Net_784_0 and Net_784_4)
	OR (not Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_4\' (cost = 5):
\Centr:MODULE_3:g2:a0:s_4\ <= ((not Net_597_3 and Net_597_4)
	OR (not Net_597_2 and Net_597_4)
	OR (not Net_597_1 and Net_597_4)
	OR (not Net_597_0 and Net_597_4)
	OR (not Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((P1_signal_5 and P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_5\' (cost = 6):
\Centr:MODULE_1:g2:a0:s_5\ <= ((not P1_signal_4 and P1_signal_5)
	OR (not P1_signal_3 and P1_signal_5)
	OR (not P1_signal_2 and P1_signal_5)
	OR (not P1_signal_1 and P1_signal_5)
	OR (not P1_signal_0 and P1_signal_5)
	OR (not P1_signal_5 and P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_784_5 and Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_5\' (cost = 6):
\Centr:MODULE_2:g2:a0:s_5\ <= ((not Net_784_4 and Net_784_5)
	OR (not Net_784_3 and Net_784_5)
	OR (not Net_784_2 and Net_784_5)
	OR (not Net_784_1 and Net_784_5)
	OR (not Net_784_0 and Net_784_5)
	OR (not Net_784_5 and Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_597_5 and Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_5\' (cost = 6):
\Centr:MODULE_3:g2:a0:s_5\ <= ((not Net_597_4 and Net_597_5)
	OR (not Net_597_3 and Net_597_5)
	OR (not Net_597_2 and Net_597_5)
	OR (not Net_597_1 and Net_597_5)
	OR (not Net_597_0 and Net_597_5)
	OR (not Net_597_5 and Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((P1_signal_6 and P1_signal_5 and P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_6\' (cost = 7):
\Centr:MODULE_1:g2:a0:s_6\ <= ((not P1_signal_5 and P1_signal_6)
	OR (not P1_signal_4 and P1_signal_6)
	OR (not P1_signal_3 and P1_signal_6)
	OR (not P1_signal_2 and P1_signal_6)
	OR (not P1_signal_1 and P1_signal_6)
	OR (not P1_signal_0 and P1_signal_6)
	OR (not P1_signal_6 and P1_signal_5 and P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_784_6 and Net_784_5 and Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_6\' (cost = 7):
\Centr:MODULE_2:g2:a0:s_6\ <= ((not Net_784_5 and Net_784_6)
	OR (not Net_784_4 and Net_784_6)
	OR (not Net_784_3 and Net_784_6)
	OR (not Net_784_2 and Net_784_6)
	OR (not Net_784_1 and Net_784_6)
	OR (not Net_784_0 and Net_784_6)
	OR (not Net_784_6 and Net_784_5 and Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_597_6 and Net_597_5 and Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_6\' (cost = 7):
\Centr:MODULE_3:g2:a0:s_6\ <= ((not Net_597_5 and Net_597_6)
	OR (not Net_597_4 and Net_597_6)
	OR (not Net_597_3 and Net_597_6)
	OR (not Net_597_2 and Net_597_6)
	OR (not Net_597_1 and Net_597_6)
	OR (not Net_597_0 and Net_597_6)
	OR (not Net_597_6 and Net_597_5 and Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\Centr:MODULE_1:g2:a0:s_7\' (cost = 8):
\Centr:MODULE_1:g2:a0:s_7\ <= ((not P1_signal_6 and P1_signal_7)
	OR (not P1_signal_5 and P1_signal_7)
	OR (not P1_signal_4 and P1_signal_7)
	OR (not P1_signal_3 and P1_signal_7)
	OR (not P1_signal_2 and P1_signal_7)
	OR (not P1_signal_1 and P1_signal_7)
	OR (not P1_signal_0 and P1_signal_7)
	OR (not P1_signal_7 and P1_signal_6 and P1_signal_5 and P1_signal_4 and P1_signal_3 and P1_signal_2 and P1_signal_1 and P1_signal_0));

Note:  Expanding virtual equation for '\Centr:MODULE_2:g2:a0:s_7\' (cost = 8):
\Centr:MODULE_2:g2:a0:s_7\ <= ((not Net_784_6 and Net_784_7)
	OR (not Net_784_5 and Net_784_7)
	OR (not Net_784_4 and Net_784_7)
	OR (not Net_784_3 and Net_784_7)
	OR (not Net_784_2 and Net_784_7)
	OR (not Net_784_1 and Net_784_7)
	OR (not Net_784_0 and Net_784_7)
	OR (not Net_784_7 and Net_784_6 and Net_784_5 and Net_784_4 and Net_784_3 and Net_784_2 and Net_784_1 and Net_784_0));

Note:  Expanding virtual equation for '\Centr:MODULE_3:g2:a0:s_7\' (cost = 8):
\Centr:MODULE_3:g2:a0:s_7\ <= ((not Net_597_6 and Net_597_7)
	OR (not Net_597_5 and Net_597_7)
	OR (not Net_597_4 and Net_597_7)
	OR (not Net_597_3 and Net_597_7)
	OR (not Net_597_2 and Net_597_7)
	OR (not Net_597_1 and Net_597_7)
	OR (not Net_597_0 and Net_597_7)
	OR (not Net_597_7 and Net_597_6 and Net_597_5 and Net_597_4 and Net_597_3 and Net_597_2 and Net_597_1 and Net_597_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 164 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \MODULE_10:g1:a0:gx:u0:lt_7\ to \MODULE_9:g1:a0:gx:u0:lt_7\
Aliasing \MODULE_10:g1:a0:gx:u0:gt_7\ to \MODULE_9:g1:a0:gx:u0:gt_7\
Aliasing \MODULE_10:g1:a0:gx:u0:lt_5\ to zero
Aliasing \MODULE_10:g1:a0:gx:u0:lt_2\ to \MODULE_9:g1:a0:gx:u0:lt_2\
Aliasing \MODULE_10:g1:a0:gx:u0:gt_2\ to \MODULE_9:g1:a0:gx:u0:gt_2\
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[540] = zero[38]
Removing Lhs of wire \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[550] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[739] = zero[38]
Removing Lhs of wire \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[749] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[938] = zero[38]
Removing Lhs of wire \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[948] = zero[38]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1060] = \UART:BUART:rx_bitclk\[1108]
Removing Lhs of wire \UART:BUART:rx_status_0\[1159] = zero[38]
Removing Lhs of wire \UART:BUART:rx_status_6\[1168] = zero[38]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gt_7\[1422] = P1_signal_7[145]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_7\[1551] = \MODULE_9:g1:a0:gx:u0:lt_7\[1421]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:gt_7\[1552] = P1_signal_7[145]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_5\[1563] = zero[38]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_2\[1575] = \MODULE_9:g1:a0:gx:u0:lt_2\[1445]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:gt_2\[1576] = \MODULE_9:g1:a0:gx:u0:gt_2\[1446]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1634] = \UART:BUART:tx_ctrl_mark_last\[1051]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1646] = zero[38]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1647] = zero[38]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1649] = zero[38]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1650] = \UART:BUART:rx_markspace_pre\[1172]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1655] = \UART:BUART:rx_parity_bit\[1178]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_8:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_941 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_941 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj" -dcpsoc3 gnome_cajas.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.156ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 14 July 2016 21:59:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\gnome_cajas.cyprj -d CY8C5888LTI-LP097 gnome_cajas.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Centr:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Centr:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Centr:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_2\ kept \MODULE_9:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_2\ kept P1_signal_7
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_1\ kept \MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_1\ kept \MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_9:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_2\ kept \MODULE_9:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_2\ kept P1_signal_7
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_1\ kept zero
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_1\ kept \MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_0\ kept \MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_0\ kept \MODULE_9:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_938 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=33, Signal=Net_811
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\via8bits:gnome_clk:Sync:ctrl_reg\:controlcell'
Warning: mpr.M0056: Interrupt "ISR" is driven with a logic low and the interrupt will never be asserted, the component will be removed. (App=cydsfit)
    Removed unused cell/equation 'ISR:interrupt'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = i2c_scl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => i2c_scl(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => i2c_scl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => Net_877 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            fb => Net_903 ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_585 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = i2c_sda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => i2c_sda(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => i2c_sda(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_941 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_870_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_7\
        );
        Output = Net_870_7 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_870_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_6\
        );
        Output = Net_870_6 (fanout=1)

    MacroCell: Name=Net_870_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_5\
        );
        Output = Net_870_5 (fanout=1)

    MacroCell: Name=Net_870_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_4\
        );
        Output = Net_870_4 (fanout=1)

    MacroCell: Name=Net_870_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_3\
        );
        Output = Net_870_3 (fanout=1)

    MacroCell: Name=Net_870_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_2\
        );
        Output = Net_870_2 (fanout=1)

    MacroCell: Name=Net_870_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_1\
        );
        Output = Net_870_1 (fanout=1)

    MacroCell: Name=Net_870_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_0\
        );
        Output = Net_870_0 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_796_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_7
            + \via8bits:P1_io\ * \via8bits:Net_495_7\
        );
        Output = Net_796_7 (fanout=1)

    MacroCell: Name=Net_796_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_6
            + \via8bits:P1_io\ * \via8bits:Net_495_6\
        );
        Output = Net_796_6 (fanout=1)

    MacroCell: Name=Net_796_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_5
            + \via8bits:P1_io\ * \via8bits:Net_495_5\
        );
        Output = Net_796_5 (fanout=1)

    MacroCell: Name=Net_796_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_4
            + \via8bits:P1_io\ * \via8bits:Net_495_4\
        );
        Output = Net_796_4 (fanout=1)

    MacroCell: Name=Net_796_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_3
            + \via8bits:P1_io\ * \via8bits:Net_495_3\
        );
        Output = Net_796_3 (fanout=1)

    MacroCell: Name=Net_796_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_2
            + \via8bits:P1_io\ * \via8bits:Net_495_2\
        );
        Output = Net_796_2 (fanout=1)

    MacroCell: Name=Net_796_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_1
            + \via8bits:P1_io\ * \via8bits:Net_495_1\
        );
        Output = Net_796_1 (fanout=1)

    MacroCell: Name=Net_796_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_0
            + \via8bits:P1_io\ * \via8bits:Net_495_0\
        );
        Output = Net_796_0 (fanout=1)

    MacroCell: Name=Net_660, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Centr:state_1\ * !\Centr:state_0\
        );
        Output = Net_660 (fanout=2)

    MacroCell: Name=Net_585, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_585 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_941 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_877, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              \MODULE_9:g1:a0:gx:u0:lt_5\ * !\MODULE_9:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_2\
            + !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              \MODULE_9:g1:a0:gx:u0:lt_5\ * !\MODULE_9:g1:a0:gx:u0:gt_5\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\
            + !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_9:g1:a0:gx:u0:gt_5\ * !\MODULE_9:g1:a0:gx:u0:lt_2\ * 
              !\MODULE_9:g1:a0:gx:u0:gt_2\
            + !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_9:g1:a0:gx:u0:gt_5\ * !\MODULE_9:g1:a0:gx:u0:gt_2\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\
        );
        Output = Net_877 (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !P1_signal_7 * !P1_signal_6
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_7\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !P1_signal_5
            + !P1_signal_4 * !P1_signal_3
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P1_signal_5 * P1_signal_4
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              P1_signal_2 * P1_signal_1
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P1_signal_2 * P1_signal_1 * P1_signal_0
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\MODULE_10:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !P1_signal_5 * !P1_signal_4 * !P1_signal_3
        );
        Output = \MODULE_10:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=Net_659, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19
        );
        Output = Net_659 (fanout=2)

    MacroCell: Name=\Centr:v_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Centr:v_1\ * \Centr:v_0\ * \Centr:state_1\ * !\Centr:state_0\
            + \Centr:v_1\ * !\Centr:v_0\
        );
        Output = \Centr:v_1\ (fanout=4)

    MacroCell: Name=\Centr:v_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \Centr:v_1\ * \Centr:v_0\
            + \Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:v_0\ (fanout=4)

    MacroCell: Name=\Centr:resetemp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Centr:v_1\ * !\Centr:v_0\ * !\Centr:state_1\
            + \Centr:v_1\ * !\Centr:v_0\ * \Centr:state_0\
            + \Centr:v_0\ * \Centr:resetemp\
            + \Centr:resetemp\ * \Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:resetemp\ (fanout=9)

    MacroCell: Name=\Centr:parocuenta\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Centr:v_1\ * !\Centr:v_0\ * \Centr:parocuenta\ * 
              !\Centr:state_1\
            + !\Centr:v_1\ * !\Centr:v_0\ * \Centr:parocuenta\ * 
              \Centr:state_0\
            + !\Centr:v_1\ * \Centr:v_0\ * !\Centr:parocuenta\ * 
              \Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:parocuenta\ (fanout=9)

    MacroCell: Name=P1_signal_7, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_7 * \Centr:resetemp\
            + P1_signal_6 * P1_signal_5 * P1_signal_4 * P1_signal_3 * 
              P1_signal_2 * P1_signal_1 * P1_signal_0 * !Net_903 * 
              !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_7 (fanout=4)

    MacroCell: Name=P1_signal_6, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_6 * \Centr:resetemp\
            + P1_signal_5 * P1_signal_4 * P1_signal_3 * P1_signal_2 * 
              P1_signal_1 * P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_6 (fanout=4)

    MacroCell: Name=P1_signal_5, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_5 * \Centr:resetemp\
            + P1_signal_4 * P1_signal_3 * P1_signal_2 * P1_signal_1 * 
              P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_5 (fanout=7)

    MacroCell: Name=P1_signal_4, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_4 * \Centr:resetemp\
            + P1_signal_3 * P1_signal_2 * P1_signal_1 * P1_signal_0 * 
              !Net_903 * !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_4 (fanout=8)

    MacroCell: Name=P1_signal_3, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_3 * \Centr:resetemp\
            + P1_signal_2 * P1_signal_1 * P1_signal_0 * !Net_903 * 
              !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_3 (fanout=8)

    MacroCell: Name=P1_signal_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_2 * \Centr:resetemp\
            + P1_signal_1 * P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_2 (fanout=9)

    MacroCell: Name=P1_signal_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_1 * \Centr:resetemp\
            + P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_1 (fanout=10)

    MacroCell: Name=P1_signal_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_0 * \Centr:resetemp\
            + !Net_903 * !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_0 (fanout=10)

    MacroCell: Name=\Centr:state_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20 * \Centr:state_1\ * !\Centr:state_0\
            + Net_20 * Net_903 * !\Centr:state_1\ * \Centr:state_0\
        );
        Output = \Centr:state_1\ (fanout=7)

    MacroCell: Name=\Centr:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_20 * Net_903 * !\Centr:state_1\ * \Centr:state_0\
            + !Net_903 * !\Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:state_0\ (fanout=7)

    MacroCell: Name=Net_784_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_6 * Net_784_5 * 
              Net_784_4 * Net_784_3 * Net_784_2 * Net_784_1 * Net_784_0
        );
        Output = Net_784_7 (fanout=1)

    MacroCell: Name=\Centr:c\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * Net_870_7
            + Net_19 * \Centr:c\
        );
        Output = \Centr:c\ (fanout=9)

    MacroCell: Name=Net_784_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_5 * Net_784_4 * 
              Net_784_3 * Net_784_2 * Net_784_1 * Net_784_0
        );
        Output = Net_784_6 (fanout=2)

    MacroCell: Name=Net_784_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_4 * Net_784_3 * 
              Net_784_2 * Net_784_1 * Net_784_0
        );
        Output = Net_784_5 (fanout=3)

    MacroCell: Name=Net_784_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_3 * Net_784_2 * 
              Net_784_1 * Net_784_0
        );
        Output = Net_784_4 (fanout=4)

    MacroCell: Name=Net_784_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_2 * Net_784_1 * 
              Net_784_0
        );
        Output = Net_784_3 (fanout=5)

    MacroCell: Name=Net_784_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_1 * Net_784_0
        );
        Output = Net_784_2 (fanout=6)

    MacroCell: Name=Net_784_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_0
        );
        Output = Net_784_1 (fanout=7)

    MacroCell: Name=Net_784_0, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\
        );
        Output = Net_784_0 (fanout=8)

    MacroCell: Name=Net_597_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_6 * Net_597_5 * 
              Net_597_4 * Net_597_3 * Net_597_2 * Net_597_1 * Net_597_0
        );
        Output = Net_597_7 (fanout=1)

    MacroCell: Name=\Centr:d\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * Net_870_0
            + Net_19 * \Centr:d\
        );
        Output = \Centr:d\ (fanout=9)

    MacroCell: Name=Net_597_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_5 * Net_597_4 * 
              Net_597_3 * Net_597_2 * Net_597_1 * Net_597_0
        );
        Output = Net_597_6 (fanout=2)

    MacroCell: Name=Net_597_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_4 * Net_597_3 * 
              Net_597_2 * Net_597_1 * Net_597_0
        );
        Output = Net_597_5 (fanout=3)

    MacroCell: Name=Net_597_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_3 * Net_597_2 * 
              Net_597_1 * Net_597_0
        );
        Output = Net_597_4 (fanout=4)

    MacroCell: Name=Net_597_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_2 * Net_597_1 * 
              Net_597_0
        );
        Output = Net_597_3 (fanout=5)

    MacroCell: Name=Net_597_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_1 * Net_597_0
        );
        Output = Net_597_2 (fanout=6)

    MacroCell: Name=Net_597_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_0
        );
        Output = Net_597_1 (fanout=7)

    MacroCell: Name=Net_597_0, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\
        );
        Output = Net_597_0 (fanout=8)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_941
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_941 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_941 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_941
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_941 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_941 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_941
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_941
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\via8bits:Stat:sts:sts_reg\
        PORT MAP (
            status_3 => Net_659 ,
            status_2 => Net_659 ,
            status_1 => Net_660 ,
            status_0 => Net_660 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits:P0_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_870_7 ,
            status_6 => Net_870_6 ,
            status_5 => Net_870_5 ,
            status_4 => Net_870_4 ,
            status_3 => Net_870_3 ,
            status_2 => Net_870_2 ,
            status_1 => Net_870_1 ,
            status_0 => Net_870_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits:P1_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_796_7 ,
            status_6 => Net_796_6 ,
            status_5 => Net_796_5 ,
            status_4 => Net_796_4 ,
            status_3 => Net_796_3 ,
            status_2 => Net_796_2 ,
            status_1 => Net_796_1 ,
            status_0 => Net_796_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LCD_gnome:A_reg:sts:sts_reg\
        PORT MAP (
            status_7 => Net_597_7 ,
            status_6 => Net_597_6 ,
            status_5 => Net_597_5 ,
            status_4 => Net_597_4 ,
            status_3 => Net_597_3 ,
            status_2 => Net_597_2 ,
            status_1 => Net_597_1 ,
            status_0 => Net_597_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LCD_gnome:B_reg:sts:sts_reg\
        PORT MAP (
            status_7 => Net_784_7 ,
            status_6 => Net_784_6 ,
            status_5 => Net_784_5 ,
            status_4 => Net_784_4 ,
            status_3 => Net_784_3 ,
            status_2 => Net_784_2 ,
            status_1 => Net_784_1 ,
            status_0 => Net_784_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_943 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\via8bits:Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:Ctrl:control_7\ ,
            control_6 => \via8bits:Ctrl:control_6\ ,
            control_5 => \via8bits:Ctrl:control_5\ ,
            control_4 => \via8bits:Ctrl:control_4\ ,
            control_3 => \via8bits:P0_io\ ,
            control_2 => Net_19 ,
            control_1 => \via8bits:P1_io\ ,
            control_0 => Net_20 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits:P0_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:Net_489_7\ ,
            control_6 => \via8bits:Net_489_6\ ,
            control_5 => \via8bits:Net_489_5\ ,
            control_4 => \via8bits:Net_489_4\ ,
            control_3 => \via8bits:Net_489_3\ ,
            control_2 => \via8bits:Net_489_2\ ,
            control_1 => \via8bits:Net_489_1\ ,
            control_0 => \via8bits:Net_489_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits:P1_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:Net_495_7\ ,
            control_6 => \via8bits:Net_495_6\ ,
            control_5 => \via8bits:Net_495_5\ ,
            control_4 => \via8bits:Net_495_4\ ,
            control_3 => \via8bits:Net_495_3\ ,
            control_2 => \via8bits:Net_495_2\ ,
            control_1 => \via8bits:Net_495_1\ ,
            control_0 => \via8bits:Net_495_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits:gnome_res:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:gnome_res:control_7\ ,
            control_6 => \via8bits:gnome_res:control_6\ ,
            control_5 => \via8bits:gnome_res:control_5\ ,
            control_4 => \via8bits:gnome_res:control_4\ ,
            control_3 => \via8bits:gnome_res:control_3\ ,
            control_2 => \via8bits:gnome_res:control_2\ ,
            control_1 => \via8bits:gnome_res:control_1\ ,
            control_0 => Net_726 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =UART_RX_IT
        PORT MAP (
            interrupt => Net_943 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   81 :  111 :  192 : 42.19 %
  Unique P-terms              :  130 :  254 :  384 : 33.85 %
  Total P-terms               :  141 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    Status Registers          :    5 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.083ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_cajas.cydsn\codegentemp\gnome_cajas.rpt (Tech mapping)

Tech mapping phase: Elapsed time ==> 0s.196ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Button(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : i2c_scl(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : i2c_sda(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.431ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            5.12
               Macrocells :            3.12
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 590, final cost is 590 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      10.00 :       5.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_585, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_585 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_941
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_941 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_941
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_941 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_941 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_941
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_941
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_941 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_941 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_943 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_870_5, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_5\
        );
        Output = Net_870_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !P1_signal_7 * !P1_signal_6
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\via8bits:P0_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_870_7 ,
        status_6 => Net_870_6 ,
        status_5 => Net_870_5 ,
        status_4 => Net_870_4 ,
        status_3 => Net_870_3 ,
        status_2 => Net_870_2 ,
        status_1 => Net_870_1 ,
        status_0 => Net_870_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_870_3, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_3\
        );
        Output = Net_870_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_870_2, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_2\
        );
        Output = Net_870_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_870_4, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_4\
        );
        Output = Net_870_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_870_1, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_1\
        );
        Output = Net_870_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_870_6, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_6\
        );
        Output = Net_870_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\via8bits:Stat:sts:sts_reg\
    PORT MAP (
        status_3 => Net_659 ,
        status_2 => Net_659 ,
        status_1 => Net_660 ,
        status_0 => Net_660 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits:P0_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:Net_489_7\ ,
        control_6 => \via8bits:Net_489_6\ ,
        control_5 => \via8bits:Net_489_5\ ,
        control_4 => \via8bits:Net_489_4\ ,
        control_3 => \via8bits:Net_489_3\ ,
        control_2 => \via8bits:Net_489_2\ ,
        control_1 => \via8bits:Net_489_1\ ,
        control_0 => \via8bits:Net_489_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_784_4, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_3 * Net_784_2 * 
              Net_784_1 * Net_784_0
        );
        Output = Net_784_4 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_784_3, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_2 * Net_784_1 * 
              Net_784_0
        );
        Output = Net_784_3 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_784_2, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_1 * Net_784_0
        );
        Output = Net_784_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_784_1, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_0
        );
        Output = Net_784_1 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_870_0, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_0\
        );
        Output = Net_870_0 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_870_7, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P0_io\ * \via8bits:Net_489_7\
        );
        Output = Net_870_7 (fanout=10)
        Properties               : 
        {
            soft = 1
        }
}

statuscell: Name =\LCD_gnome:B_reg:sts:sts_reg\
    PORT MAP (
        status_7 => Net_784_7 ,
        status_6 => Net_784_6 ,
        status_5 => Net_784_5 ,
        status_4 => Net_784_4 ,
        status_3 => Net_784_3 ,
        status_2 => Net_784_2 ,
        status_1 => Net_784_1 ,
        status_0 => Net_784_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits:gnome_res:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:gnome_res:control_7\ ,
        control_6 => \via8bits:gnome_res:control_6\ ,
        control_5 => \via8bits:gnome_res:control_5\ ,
        control_4 => \via8bits:gnome_res:control_4\ ,
        control_3 => \via8bits:gnome_res:control_3\ ,
        control_2 => \via8bits:gnome_res:control_2\ ,
        control_1 => \via8bits:gnome_res:control_1\ ,
        control_0 => Net_726 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_784_7, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_6 * Net_784_5 * 
              Net_784_4 * Net_784_3 * Net_784_2 * Net_784_1 * Net_784_0
        );
        Output = Net_784_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_784_6, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_5 * Net_784_4 * 
              Net_784_3 * Net_784_2 * Net_784_1 * Net_784_0
        );
        Output = Net_784_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_784_5, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\ * Net_784_4 * Net_784_3 * 
              Net_784_2 * Net_784_1 * Net_784_0
        );
        Output = Net_784_5 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Centr:d\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * Net_870_0
            + Net_19 * \Centr:d\
        );
        Output = \Centr:d\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Centr:c\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * Net_870_7
            + Net_19 * \Centr:c\
        );
        Output = \Centr:c\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_784_0, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_7 * !\Centr:c\
        );
        Output = Net_784_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_659, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19
        );
        Output = Net_659 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_796_2, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_2
            + \via8bits:P1_io\ * \via8bits:Net_495_2\
        );
        Output = Net_796_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\via8bits:P1_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:Net_495_7\ ,
        control_6 => \via8bits:Net_495_6\ ,
        control_5 => \via8bits:Net_495_5\ ,
        control_4 => \via8bits:Net_495_4\ ,
        control_3 => \via8bits:Net_495_3\ ,
        control_2 => \via8bits:Net_495_2\ ,
        control_1 => \via8bits:Net_495_1\ ,
        control_0 => \via8bits:Net_495_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_796_5, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_5
            + \via8bits:P1_io\ * \via8bits:Net_495_5\
        );
        Output = Net_796_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_796_7, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_7
            + \via8bits:P1_io\ * \via8bits:Net_495_7\
        );
        Output = Net_796_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_796_6, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_6
            + \via8bits:P1_io\ * \via8bits:Net_495_6\
        );
        Output = Net_796_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_796_1, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_1
            + \via8bits:P1_io\ * \via8bits:Net_495_1\
        );
        Output = Net_796_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_796_0, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_0
            + \via8bits:P1_io\ * \via8bits:Net_495_0\
        );
        Output = Net_796_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_796_4, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_4
            + \via8bits:P1_io\ * \via8bits:Net_495_4\
        );
        Output = Net_796_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_796_3, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P1_io\ * P1_signal_3
            + \via8bits:P1_io\ * \via8bits:Net_495_3\
        );
        Output = Net_796_3 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits:P1_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_796_7 ,
        status_6 => Net_796_6 ,
        status_5 => Net_796_5 ,
        status_4 => Net_796_4 ,
        status_3 => Net_796_3 ,
        status_2 => Net_796_2 ,
        status_1 => Net_796_1 ,
        status_0 => Net_796_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P1_signal_5 * P1_signal_4
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !P1_signal_5
            + !P1_signal_4 * !P1_signal_3
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_10:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !P1_signal_5 * !P1_signal_4 * !P1_signal_3
        );
        Output = \MODULE_10:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              P1_signal_2 * P1_signal_1
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_877, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              \MODULE_9:g1:a0:gx:u0:lt_5\ * !\MODULE_9:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_2\
            + !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              \MODULE_9:g1:a0:gx:u0:lt_5\ * !\MODULE_9:g1:a0:gx:u0:gt_5\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\
            + !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_9:g1:a0:gx:u0:gt_5\ * !\MODULE_9:g1:a0:gx:u0:lt_2\ * 
              !\MODULE_9:g1:a0:gx:u0:gt_2\
            + !P1_signal_7 * !\MODULE_9:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_9:g1:a0:gx:u0:gt_5\ * !\MODULE_9:g1:a0:gx:u0:gt_2\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\
        );
        Output = Net_877 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=P1_signal_7, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_7 * \Centr:resetemp\
            + P1_signal_6 * P1_signal_5 * P1_signal_4 * P1_signal_3 * 
              P1_signal_2 * P1_signal_1 * P1_signal_0 * !Net_903 * 
              !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=P1_signal_6, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_6 * \Centr:resetemp\
            + P1_signal_5 * P1_signal_4 * P1_signal_3 * P1_signal_2 * 
              P1_signal_1 * P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=P1_signal_5, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_5 * \Centr:resetemp\
            + P1_signal_4 * P1_signal_3 * P1_signal_2 * P1_signal_1 * 
              P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_5 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=P1_signal_4, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_4 * \Centr:resetemp\
            + P1_signal_3 * P1_signal_2 * P1_signal_1 * P1_signal_0 * 
              !Net_903 * !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_4 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=P1_signal_3, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_3 * \Centr:resetemp\
            + P1_signal_2 * P1_signal_1 * P1_signal_0 * !Net_903 * 
              !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=P1_signal_2, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_2 * \Centr:resetemp\
            + P1_signal_1 * P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=P1_signal_1, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_1 * \Centr:resetemp\
            + P1_signal_0 * !Net_903 * !\Centr:resetemp\ * 
              !\Centr:parocuenta\
        );
        Output = P1_signal_1 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P1_signal_2 * P1_signal_1 * P1_signal_0
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_597_7, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_6 * Net_597_5 * 
              Net_597_4 * Net_597_3 * Net_597_2 * Net_597_1 * Net_597_0
        );
        Output = Net_597_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_597_6, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_5 * Net_597_4 * 
              Net_597_3 * Net_597_2 * Net_597_1 * Net_597_0
        );
        Output = Net_597_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_597_5, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_4 * Net_597_3 * 
              Net_597_2 * Net_597_1 * Net_597_0
        );
        Output = Net_597_5 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_597_4, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_3 * Net_597_2 * 
              Net_597_1 * Net_597_0
        );
        Output = Net_597_4 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_597_3, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_2 * Net_597_1 * 
              Net_597_0
        );
        Output = Net_597_3 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_597_0, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\
        );
        Output = Net_597_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_597_1, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_0
        );
        Output = Net_597_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_597_2, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19 * Net_870_0 * !\Centr:d\ * Net_597_1 * Net_597_0
        );
        Output = Net_597_2 (fanout=6)
        Properties               : 
        {
        }
}

controlcell: Name =\via8bits:Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:Ctrl:control_7\ ,
        control_6 => \via8bits:Ctrl:control_6\ ,
        control_5 => \via8bits:Ctrl:control_5\ ,
        control_4 => \via8bits:Ctrl:control_4\ ,
        control_3 => \via8bits:P0_io\ ,
        control_2 => Net_19 ,
        control_1 => \via8bits:P1_io\ ,
        control_0 => Net_20 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Centr:resetemp\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Centr:v_1\ * !\Centr:v_0\ * !\Centr:state_1\
            + \Centr:v_1\ * !\Centr:v_0\ * \Centr:state_0\
            + \Centr:v_0\ * \Centr:resetemp\
            + \Centr:resetemp\ * \Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:resetemp\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Centr:v_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \Centr:v_1\ * \Centr:v_0\
            + \Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:v_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Centr:v_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Centr:v_1\ * \Centr:v_0\ * \Centr:state_1\ * !\Centr:state_0\
            + \Centr:v_1\ * !\Centr:v_0\
        );
        Output = \Centr:v_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_660, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Centr:state_1\ * !\Centr:state_0\
        );
        Output = Net_660 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Centr:parocuenta\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Centr:v_1\ * !\Centr:v_0\ * \Centr:parocuenta\ * 
              !\Centr:state_1\
            + !\Centr:v_1\ * !\Centr:v_0\ * \Centr:parocuenta\ * 
              \Centr:state_0\
            + !\Centr:v_1\ * \Centr:v_0\ * !\Centr:parocuenta\ * 
              \Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:parocuenta\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Centr:state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_20 * Net_903 * !\Centr:state_1\ * \Centr:state_0\
            + !Net_903 * !\Centr:state_1\ * !\Centr:state_0\
        );
        Output = \Centr:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Centr:state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20 * \Centr:state_1\ * !\Centr:state_0\
            + Net_20 * Net_903 * !\Centr:state_1\ * \Centr:state_0\
        );
        Output = \Centr:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=P1_signal_0, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_811) => Global
            Reset  = (Net_726)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P1_signal_0 * \Centr:resetemp\
            + !Net_903 * !\Centr:resetemp\ * !\Centr:parocuenta\
        );
        Output = P1_signal_0 (fanout=10)
        Properties               : 
        {
        }
}

statuscell: Name =\LCD_gnome:A_reg:sts:sts_reg\
    PORT MAP (
        status_7 => Net_597_7 ,
        status_6 => Net_597_6 ,
        status_5 => Net_597_5 ,
        status_4 => Net_597_4 ,
        status_3 => Net_597_3 ,
        status_2 => Net_597_2 ,
        status_1 => Net_597_1 ,
        status_0 => Net_597_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =UART_RX_IT
        PORT MAP (
            interrupt => Net_943 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        fb => Net_903 ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = i2c_scl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => i2c_scl(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => i2c_scl(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = i2c_sda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => i2c_sda(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => i2c_sda(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => Net_877 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_941 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_585 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => Net_811 ,
            dclk_1 => Net_811_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   0 |   7 |     * |      NONE |      RES_PULL_UP |  Button(0) | FB(Net_903)
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   1 |   6 |     * |      NONE |      RES_PULL_UP | i2c_scl(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   7 |     * |      NONE |      RES_PULL_UP | i2c_sda(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     LED(0) | In(Net_877)
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |    Rx_1(0) | FB(Net_941)
     |   7 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_585)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 2s.275ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.990ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in gnome_cajas_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.668ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.329ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.382ms
API generation phase: Elapsed time ==> 1s.736ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.003ms
