// Seed: 3978380133
module module_0 (
    input uwire id_0,
    input wand id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    input wand id_5,
    output supply0 id_6,
    output wand id_7
);
  assign id_6 = 1'b0;
  always @(id_5 or posedge id_5 !== 1'b0)
    if (1 && id_0 + id_0 && 1) id_6 = id_0;
    else if (id_5) begin
      deassign id_7;
    end
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input wor id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    output tri id_9
    , id_17,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    output wire id_14,
    output supply1 id_15
);
  always @(1 or negedge id_4) begin
    id_0 <= 1;
    if (id_10 + id_17[1'b0]) assert (1 - 1) $display(id_10, 1'd0, id_8, 1, id_4, id_7);
  end
  module_0(
      id_6, id_11, id_3, id_5, id_15, id_4, id_15, id_12
  );
endmodule
