
(define_mode_iterator VALL [
  V1DI  V2SI  V4HI  V8QI
  V2DI  V4SI  V8HI  V16QI
  V4DI  V8SI  V16HI V32QI
  V8DI  V16SI V32HI V64QI
  V16DI V32SI V64HI V128QI

  V1DF  V2SF  V4HF
  V2DF  V4SF  V8HF
  V4DF  V8SF  V16HF
  V8DF  V16SF V32HF
  V16DF V32SF V64HF
])

(define_mode_iterator VANY [
  V1DI  V2SI  V4HI  V8QI
  V2DI  V4SI  V8HI  V16QI
  V4DI  V8SI  V16HI V32QI
  V8DI  V16SI V32HI V64QI
  V16DI V32SI V64HI V128QI
])

;; VANY - V2DI
(define_mode_iterator VANY_RVV [
  V2DI  V4SI  V8HI  V16QI
  V4DI  V8SI  V16HI V32QI
  V8DI  V16SI V32HI V64QI
  V16DI V32SI V64HI V128QI
])

(define_mode_iterator VANY128 [
  V2DI  V4SI  V8HI  V16QI
  V4DI  V8SI  V16HI V32QI
  V8DI  V16SI V32HI V64QI
  V16DI V32SI V64HI V128QI
  V2DF  V4SF  V8HF
  V4DF  V8SF  V16HF
  V8DF  V16SF V32HF
  V16DF V32SF V64HF
])

(define_mode_iterator VANY_STRUCT [
  ZI8 WI7 EI3 ZI2 FI5 RI7 ZI4 TI2 CI3 XI2 YI6 XI4 CI6 YI3 VI5 XI8 OI4 OI2
])

(define_mode_iterator VNARROW [
  V2DI  V4SI  V8HI
  V4DI  V8SI  V16HI
  V8DI  V16SI V32HI
  V16DI V32SI V64HI
])

(define_mode_iterator VWIDEN_DSHQ [
  V2SI  V4HI  V8QI
  V4SI  V8HI  V16QI
  V8SI  V16HI V32QI
  V16SI V32HI V64QI
])

(define_mode_iterator VNARROWER [
  V8DI V4DI V2DI V1DI
  V16SI V8SI V4SI V2SI
  V32HI V16HI V8HI V4HI
  V64QI V32QI V16QI V8QI
])

(define_mode_iterator VFANY [
  V8TF V4TF V2TF V1TF
  V16DF V8DF V4DF V2DF V1DF
  V32SF V16SF V8SF V4SF V2SF
  V64HF V32HF V16HF V8HF V4HF
])

;; vfcvt.x.f.v, vfvct.xu.f.v
(define_mode_iterator VTDSH [
  V8TI V4TI V2TI V1TI
  V16DI V8DI V4DI V2DI V1DI
  V32SI V16SI V8SI V4SI V2SI
  V64HI V32HI V16HI V8HI V4HI
])

(define_mode_iterator VFNARROW [
  V8DF V4DF V2DF V1DF
  V16SF V8SF V4SF V2SF
  V32HF V16HF V8HF V4HF
])

(define_mode_iterator VFWIDEN [
  V8TF V4TF V2TF V1TF
  V16DF V8DF V4DF V2DF
  V32SF V16SF V8SF V4SF
])

(define_mode_iterator VFWIDEN_FROM_INT [
  V8TF V4TF V2TF V1TF
  V16DF V8DF V4DF V2DF
  V32SF V16SF V8SF V4SF
  V64HF V32HF V16HF V8HF
])

(define_mode_iterator VFDSH [
  V16DF V8DF V4DF V2DF V1DF
  V32SF V16SF V8SF V4SF V2SF
  V64HF V32HF V16HF V8HF V4HF
])

(define_mode_iterator VWIDEN_FROM_FLOAT [
  V8TI V4TI V2TI V1TI
  V16DI V8DI V4DI V2DI
  V32SI V16SI V8SI V4SI
])

(define_mode_iterator VMASK [V8QI V16QI])


(define_mode_attr VANY_SCALAR_attr [
  (V1DI "DI")   (V2SI "SI")   (V4HI "HI")   (V8QI "QI")
  (V2DI "DI")   (V4SI "SI")   (V8HI "HI")   (V16QI "QI")
  (V4DI "DI")   (V8SI "SI")   (V16HI "HI")  (V32QI "QI")
  (V8DI "DI")   (V16SI "SI")  (V32HI "HI")  (V64QI "QI")
  (V16DI "DI")  (V32SI "SI")  (V64HI "HI")  (V128QI "QI")
])

(define_mode_attr VANY_SCALAR_NARROW_attr [
  (V2DI "SI")   (V4SI "HI")   (V8HI "QI")
  (V4DI "SI")   (V8SI "HI")   (V16HI "QI")
  (V8DI "SI")   (V16SI "HI")  (V32HI "QI")
  (V16DI "SI")  (V32SI "HI")  (V64HI "QI")
])

(define_mode_attr VNARROW_attr [
  (V2DI "V2SI")  (V4SI "V4HI")   (V8HI "V8QI")
  (V4DI "V4SI")  (V8SI "V8HI")   (V16HI "V16QI")
  (V8DI "V8SI")  (V16SI "V16HI")  (V32HI "V32QI")
  (V16DI "V16SI") (V32SI "V32HI") (V64HI "V64QI")
])

(define_mode_attr vnarrow_attr [
  (V2DI "v2si")  (V4SI "v4hi")   (V8HI "v8qi")
  (V4DI "v4si")  (V8SI "v8hi")   (V16HI "v16qi")
  (V8DI "v8si")  (V16SI "v16hi")  (V32HI "v32qi")
  (V16DI "v16si") (V32SI "v32hi") (V64HI "v64qi")
])

(define_mode_attr VWIDEN_attr [
  (V2SI "V2DI")   (V4HI "V4SI")   (V8QI "V8HI")
  (V4SI "V4DI")   (V8HI "V8SI")   (V16QI "V16HI")
  (V8SI "V8DI")   (V16HI "V16SI") (V32QI "V32HI")
  (V16SI "V16DI") (V32HI "V32SI") (V64QI  "V64HI")
])

(define_mode_attr vwiden_attr [
  (V2SI "v2di")   (V4HI "v4si")   (V8QI "v8hi")
  (V4SI "v4di")   (V8HI "v8si")   (V16QI "v16hi")
  (V8SI "v8di")   (V16HI "v16si") (V32QI "v32hi")
  (V16SI "v16di") (V32HI "v32si") (V64QI  "v64hi")
])

(define_mode_attr VF_CVTX_ATTR [
  (V8TF "V8TI") (V4TF "V4TI") (V2TF "V2TI") (V1TF "V1TI")
  (V16DF "V16DI") (V8DF "V8DI") (V4DF "V4DI") (V2DF "V2DI") (V1DF "V1DI")
  (V32SF "V32SI") (V16SF "V16SI") (V8SF "V8SI") (V4SF "V4SI") (V2SF "V2SI")
  (V64HF "V64HI") (V32HF "V32HI") (V16HF "V16HI") (V8HF "V8HI") (V4HF "V4HI")
])

(define_mode_attr vf_cvtx_attr [
  (V8TF "v8ti") (V4TF "v4ti") (V2TF "v2ti") (V1TF "v1ti")
  (V16DF "v16di") (V8DF "v8di") (V4DF "v4di") (V2DF "v2di") (V1DF "v1di")
  (V32SF "v32si") (V16SF "v16si") (V8SF "v8si") (V4SF "v4si") (V2SF "v2si")
  (V64HF "v64hi") (V32HF "v32hi") (V16HF "v16hi") (V8HF "v8hi") (V4HF "v4hi")
])

(define_mode_attr V_CVTF_ATTR [
  (V8TI "V8TF") (V4TI "V4TF") (V2TI "V2TF") (V1TI "V1TF")
  (V16DI "V16DF") (V8DI "V8DF") (V4DI "V4DF") (V2DI "V2DF") (V1DI "V1DF")
  (V32SI "V32SF") (V16SI "V16SF") (V8SI "V8SF") (V4SI "V4SF") (V2SI "V2SF")
  (V64HI "V64HF") (V32HI "V32HF") (V16HI "V16HF") (V8HI "V8HF") (V4HI "V4HF")
])

(define_mode_attr v_cvtf_attr [
  (V8TI "v8tf") (V4TI "v4tf") (V2TI "v2tf") (V1TI "v1tf")
  (V16DI "v16df") (V8DI "v8df") (V4DI "v4df") (V2DI "v2df") (V1DI "v1df")
  (V32SI "v32sf") (V16SI "v16sf") (V8SI "v8sf") (V4SI "v4sf") (V2SI "v2sf")
  (V64HI "v64hf") (V32HI "v32hf") (V16HI "v16hf") (V8HI "v8hf") (V4HI "v4hf")
])

(define_mode_attr VFNARROW_X_ATTR [
  (V8DF "V8TI") (V4DF "V4TI") (V2DF "V2TI") (V1DF "V1TI")
  (V16SF "V16DI") (V8SF "V8DI") (V4SF "V4DI") (V2SF "V2DI")
  (V32HF "V32SI") (V16HF "V16SI") (V8HF "V8SI") (V4HF "V4SI")
])

(define_mode_attr VNARROW_F_ATTR [
  (V8DI "V8TF") (V4DI "V4TF") (V2DI "V2TF") (V1DI "V1TF")
  (V16SI "V16DF") (V8SI "V8DF") (V4SI "V4DF") (V2SI "V2DF")
  (V32HI "V32SF") (V16HI "V16SF") (V8HI "V8SF") (V4HI "V4SF")
  (V64QI "V64HF") (V32QI "V32HF") (V16QI "V16HF") (V8QI "V8HF")
])

(define_mode_attr VFWIDEN_X_ATTR [
  (V8TF "V8DI") (V4TF "V4DI") (V2TF "V2DI") (V1TF "V1DI")
  (V16DF "V16SI") (V8DF "V8SI") (V4DF "V4SI") (V2DF "V2SI")
  (V32SF "V32HI") (V16SF "V16HI") (V8SF "V8HI") (V4SF "V4HI")
  (V64HF "V64QI") (V32HF "V32QI") (V16HF "V16QI") (V8HF "V8QI")
])

(define_mode_attr VWIDEN_F_ATTR [
  (V8TI "V8DF") (V4TI "V4DF") (V2TI "V2DF") (V1TI "V1DF")
  (V16DI "V16SF") (V8DI "V8SF") (V4DI "V4SF") (V2DI "V2SF")
  (V32SI "V32HF") (V16SI "V16HF") (V8SI "V8HF") (V4SI "V4HF")
])

(define_mode_attr VFNARROW_ATTR [
  (V8DF "V8TF") (V4DF "V4TF") (V2DF "V2TF") (V1DF "V1TF")
  (V16SF "V16DF") (V8SF "V8DF") (V4SF "V4DF") (V2SF "V2DF")
  (V32HF "V32SF") (V16HF "V16SF") (V8HF "V8SF") (V4HF "V4SF")
])

(define_mode_attr vfnarrow_attr [
  (V8DF "v8tf") (V4DF "v4tf") (V2DF "v2tf") (V1DF "v1tf")
  (V16SF "v16df") (V8SF "v8df") (V4SF "v4df") (V2SF "v2df")
  (V32HF "v32sf") (V16HF "v16sf") (V8HF "v8sf") (V4HF "v4sf")
])

(define_mode_attr VFWIDEN_ATTR [
  (V8TF "V8DF") (V4TF "V4DF") (V2TF "V2DF") (V1TF "V1DF")
  (V16DF "V16SF") (V8DF "V8SF") (V4DF "V4SF") (V2DF "V2SF")
  (V32SF "V32HF") (V16SF "V16HF") (V8SF "V8HF") (V4SF "V4HF")
])

(define_mode_attr vfwiden_attr [
  (V8TF "v8df") (V4TF "v4df") (V2TF "v2df") (V1TF "v1df")
  (V16DF "v16sf") (V8DF "v8sf") (V4DF "v4sf") (V2DF "v2sf")
  (V32SF "v32hf") (V16SF "v16hf") (V8SF "v8hf") (V4SF "v4hf")
])

(define_mode_attr VF_SEM_ATTR [
  (V8TF "TF") (V4TF "TF") (V2TF "TF") (V1TF "TF")
  (V16DF "DF") (V8DF "DF") (V4DF "DF") (V2DF "DF") (V1DF "DF")
  (V32SF "SF") (V16SF "SF") (V8SF "SF") (V4SF "SF") (V2SF "SF")
  (V64HF "HF") (V32HF "HF") (V16HF "HF") (V8HF "HF") (V4HF "HF")
])

(define_mode_attr VFWIDEN_SEM_ATTR [
  (V8TF "DF") (V4TF "DF") (V2TF "DF") (V1TF "DF")
  (V16DF "SF") (V8DF "SF") (V4DF "SF") (V2DF "SF") (V1DF "SF")
  (V32SF "HF") (V16SF "HF") (V8SF "HF") (V4SF "HF") (V2SF "HF")
])

(define_mode_attr VF_V1SEM_ATTR [
  (V8TF "V1TF") (V4TF "V1TF") (V2TF "V1TF") (V1TF "V1TF")
  (V16DF "V1DF") (V8DF "V1DF") (V4DF "V1DF") (V2DF "V1DF") (V1DF "V1DF")
  (V32SF "V1SF") (V16SF "V1SF") (V8SF "V1SF") (V4SF "V1SF") (V2SF "V1SF")
  (V64HF "V1HF") (V32HF "V1HF") (V16HF "V1HF") (V8HF "V1HF") (V4HF "V1HF")
])

(define_mode_attr VFDSH_V1SEM_ATTR [
  (V16DF "V1TF") (V8DF "V1TF") (V4DF "V1TF") (V2DF "V1TF") (V1DF "V1TF")
  (V32SF "V1DF") (V16SF "V1DF") (V8SF "V1DF") (V4SF "V1DF") (V2SF "V1DF")
  (V64HF "V1SF") (V32HF "V1SF") (V16HF "V1SF") (V8HF "V1SF") (V4HF "V1SF")
])

(define_mode_attr VLXE_VALL_ATTR [
  (V1DI  "V1DI") (V2SI  "V2SI") (V4HI  "V4HI") (V8QI  "V8QI")
  (V2DI  "V2DI") (V4SI  "V4SI") (V8HI  "V8HI") (V16QI  "V16QI")
  (V4DI  "V4DI") (V8SI  "V8SI") (V16HI "V16HI") (V32QI  "V32QI")
  (V8DI  "V8DI") (V16SI "V16SI") (V32HI "V32HI") (V64QI  "V64QI")
  (V16DI "V16DI") (V32SI "V32SI") (V64HI "V64HI") (V128QI "V128QI")
  (V1DF  "V1DF") (V2SF  "V2SF") (V4HF  "V4HF")
  (V2DF  "V2DI") (V4SF  "V4SI") (V8HF  "V8HI")
  (V4DF  "V4DI") (V8SF  "V8SI") (V16HF "V16HI")
  (V8DF  "V8DI") (V16SF "V16SI") (V32HF "V32HI")
  (V16DF "V16DI") (V32SF "V32SI") (V64HF "V64HI")
])

(define_c_enum "unspec" [
    UNSPEC_VSETVLI
    UNSPEC_VSETVLI_MAX
    UNSPEC_VSETVLR
    UNSPEC_VSTART
    ;; used for specify the type
    UNSPEC_TYPE
    ;; Mask operation unspec
    UNSPEC_VMSEQVV
    UNSPEC_VMSNEVV
    UNSPEC_VMSLTVV
    UNSPEC_VMSLTUVV
    UNSPEC_VMSLEVV
    UNSPEC_VMSLEUVV
    UNSPEC_VMSEQVX
    UNSPEC_VMSNEVX
    UNSPEC_VMSLTVX
    UNSPEC_VMSLTUVX
    UNSPEC_VMSLEVX
    UNSPEC_VMSLEUVX
    UNSPEC_VMSGTVX
    UNSPEC_VMSGTUVX
    UNSPEC_VMSGEVX
    UNSPEC_VMSGEUVX
    UNSPEC_VMSEQVI
    UNSPEC_VMSNEVI
    UNSPEC_VMSLEVI
    UNSPEC_VMSLEUVI
    UNSPEC_VMSGTVI
    UNSPEC_VMSGTUVI
    UNSPEC_VMAND
    UNSPEC_VMNAND
    UNSPEC_VMANDNOT
    UNSPEC_VMXOR
    UNSPEC_VMOR
    UNSPEC_VMNOR
    UNSPEC_VMORNOT
    UNSPEC_VMXNOR
    UNSPEC_VMCPY
    UNSPEC_VMCLR
    UNSPEC_VMSET
    UNSPEC_VMNOT
    UNSPEC_VMPOPC
    UNSPEC_VMFIRST
    UNSPEC_VMSBF
    UNSPEC_VMSIF
    UNSPEC_VMSOF
    ;; bitwise
    UNSPEC_VANDVV
    UNSPEC_VORVV
    UNSPEC_VXORVV
    UNSPEC_VANDVX
    UNSPEC_VORVX
    UNSPEC_VXORVX
    UNSPEC_VANDVI
    UNSPEC_VORVI
    UNSPEC_VXORVI
    UNSPEC_VNOTV
    ;; bit shift
    UNSPEC_VSLLVV
    UNSPEC_VSRLVV
    UNSPEC_VSRAVV
    UNSPEC_VSLLVX
    UNSPEC_VSRLVX
    UNSPEC_VSRAVX
    UNSPEC_VSLLVI
    UNSPEC_VSRLVI
    UNSPEC_VSRAVI
    ;; narrow shift
    UNSPEC_VNSRLVV
    UNSPEC_VNSRAVV
    UNSPEC_VNSRLVX
    UNSPEC_VNSRAVX
    UNSPEC_VNSRLVI
    UNSPEC_VNSRAVI
    ;; arithmetic
    UNSPEC_VADDVV
    UNSPEC_VSUBVV
    UNSPEC_VADDVX
    UNSPEC_VSUBVX
    UNSPEC_VRSUBVX
    UNSPEC_VADDVI
    UNSPEC_VRSUBVI
    UNSPEC_VDIVUVV
    UNSPEC_VDIVVV
    UNSPEC_VREMUVV
    UNSPEC_VREMVV
    UNSPEC_VDIVUVX
    UNSPEC_VDIVVX
    UNSPEC_VREMUVX
    UNSPEC_VREMVX
    UNSPEC_VMINUVV
    UNSPEC_VMINVV
    UNSPEC_VMAXUVV
    UNSPEC_VMAXVV
    UNSPEC_VMINUVX
    UNSPEC_VMINVX
    UNSPEC_VMAXUVX
    UNSPEC_VMAXVX
    UNSPEC_VMULVV
    UNSPEC_VMULHVV
    UNSPEC_VMULHUVV
    UNSPEC_VMULHSUVV
    UNSPEC_VMULVX
    UNSPEC_VMULHVX
    UNSPEC_VMULHUVX
    UNSPEC_VMULHSUVX
    UNSPEC_VMACCVV
    UNSPEC_VNMSACVV
    UNSPEC_VMADDVV
    UNSPEC_VNMSUBVV
    UNSPEC_VMACCVX
    UNSPEC_VNMSACVX
    UNSPEC_VMADDVX
    UNSPEC_VNMSUBVX
    UNSPEC_VWADDUVV
    UNSPEC_VWSUBUVV
    UNSPEC_VWADDVV
    UNSPEC_VWSUBVV
    UNSPEC_VWADDUVX
    UNSPEC_VWSUBUVX
    UNSPEC_VWADDVX
    UNSPEC_VWSUBVX
    UNSPEC_VWADDUWV
    UNSPEC_VWSUBUWV
    UNSPEC_VWADDWV
    UNSPEC_VWSUBWV
    UNSPEC_VWADDUWX
    UNSPEC_VWSUBUWX
    UNSPEC_VWADDWX
    UNSPEC_VWSUBWX
    UNSPEC_VWMULVV
    UNSPEC_VWMULUVV
    UNSPEC_VWMULSUVV
    UNSPEC_VWMULVX
    UNSPEC_VWMULUVX
    UNSPEC_VWMULSUVX
    UNSPEC_VWMACCUVV
    UNSPEC_VWMACCVV
    UNSPEC_VWMACCSUVV
    UNSPEC_VWMACCUVX
    UNSPEC_VWMACCVX
    UNSPEC_VWMACCSUVX
    UNSPEC_VWMACCUSVX
    ;; reduction
    UNSPEC_VREDSUMVS
    UNSPEC_VREDMAXUVS
    UNSPEC_VREDMAXVS
    UNSPEC_VREDMINUVS
    UNSPEC_VREDMINVS
    UNSPEC_VREDANDVS
    UNSPEC_VREDORVS
    UNSPEC_VREDXORVS
    UNSPEC_VWREDSUMUVS
    UNSPEC_VWREDSUMVS
    ;; slide
    UNSPEC_VSLIDEUPVX
    UNSPEC_VSLIDEDOWNVX
    UNSPEC_VSLIDE1UPVX
    UNSPEC_VSLIDE1DOWNVX
    UNSPEC_VSLIDEUPVI
    UNSPEC_VSLIDEDOWNVI
    ;; gather
    UNSPEC_VRGATHERVV
    UNSPEC_VRGATHERVX
    UNSPEC_VRGATHERVI
    ;; compress
    UNSPEC_VCOMPRESS
    ;; iota, id
    UNSPEC_VIOTA
    UNSPEC_VID
    ;; mv
    UNSPEC_VMVVV
    UNSPEC_VMVVX
    UNSPEC_VMVVI
    ;; permutation
    UNSPEC_VEXTXV
    UNSPEC_VMVSX
    UNSPEC_VMVXS
    ;;fix-point arithmectic
    UNSPEC_VSADDUVV
    UNSPEC_VSADDUVX
    UNSPEC_VSADDUVI
    UNSPEC_VSADDVV
    UNSPEC_VSADDVX
    UNSPEC_VSADDVI
    UNSPEC_VSSUBUVV
    UNSPEC_VSSUBUVX
    UNSPEC_VSSUBVV
    UNSPEC_VSSUBVX
    UNSPEC_VAADDVV
    UNSPEC_VAADDVX
    UNSPEC_VAADDVI
    UNSPEC_VASUBVV
    UNSPEC_VASUBVX
    UNSPEC_VSMULVV
    UNSPEC_VSMULVX
    UNSPEC_VWSMACCUVV
    UNSPEC_VWSMACCUVX
    UNSPEC_VWSMACCVV
    UNSPEC_VWSMACCVX
    UNSPEC_VWSMACCSUVV
    UNSPEC_VWSMACCSUVX
    UNSPEC_VWSMACCUSVX
    UNSPEC_VSSRLVV
    UNSPEC_VSSRLVX
    UNSPEC_VSSRLVI
    UNSPEC_VSSRAVV
    UNSPEC_VSSRAVX
    UNSPEC_VSSRAVI
    UNSPEC_VNCLIPUVV
    UNSPEC_VNCLIPUVX
    UNSPEC_VNCLIPUVI
    UNSPEC_VNCLIPVV
    UNSPEC_VNCLIPVX
    UNSPEC_VNCLIPVI
    ;; dot
    UNSPEC_VDOTUVV
    UNSPEC_VDOTVV
])

(define_c_enum "unspec" [
    UNSPEC_VMSEQVV_MASK
    UNSPEC_VMSNEVV_MASK
    UNSPEC_VMSLTVV_MASK
    UNSPEC_VMSLTUVV_MASK
    UNSPEC_VMSLEVV_MASK
    UNSPEC_VMSLEUVV_MASK
    UNSPEC_VMSEQVX_MASK
    UNSPEC_VMSNEVX_MASK
    UNSPEC_VMSLTVX_MASK
    UNSPEC_VMSLTUVX_MASK
    UNSPEC_VMSLEVX_MASK
    UNSPEC_VMSLEUVX_MASK
    UNSPEC_VMSGTVX_MASK
    UNSPEC_VMSGTUVX_MASK
    UNSPEC_VMSGEVX_MASK
    UNSPEC_VMSGEUVX_MASK
    UNSPEC_VMSEQVI_MASK
    UNSPEC_VMSNEVI_MASK
    UNSPEC_VMSLEVI_MASK
    UNSPEC_VMSLEUVI_MASK
    UNSPEC_VMSGTVI_MASK
    UNSPEC_VMSGTUVI_MASK
    UNSPEC_VMPOPC_MASK
    UNSPEC_VMFIRST_MASK
    UNSPEC_VMSBF_MASK
    UNSPEC_VMSIF_MASK
    UNSPEC_VMSOF_MASK
    UNSPEC_VANDVV_MASK
    UNSPEC_VORVV_MASK
    UNSPEC_VXORVV_MASK
    UNSPEC_VANDVX_MASK
    UNSPEC_VORVX_MASK
    UNSPEC_VXORVX_MASK
    UNSPEC_VANDVI_MASK
    UNSPEC_VORVI_MASK
    UNSPEC_VXORVI_MASK
    UNSPEC_VNOTV_MASK
    UNSPEC_VSLLVV_MASK
    UNSPEC_VSRLVV_MASK
    UNSPEC_VSRAVV_MASK
    UNSPEC_VSLLVX_MASK
    UNSPEC_VSRLVX_MASK
    UNSPEC_VSRAVX_MASK
    UNSPEC_VSLLVI_MASK
    UNSPEC_VSRLVI_MASK
    UNSPEC_VSRAVI_MASK
    UNSPEC_VNSRLVV_MASK
    UNSPEC_VNSRAVV_MASK
    UNSPEC_VNSRLVX_MASK
    UNSPEC_VNSRAVX_MASK
    UNSPEC_VNSRLVI_MASK
    UNSPEC_VNSRAVI_MASK
    UNSPEC_VADDVV_MASK
    UNSPEC_VSUBVV_MASK
    UNSPEC_VADDVX_MASK
    UNSPEC_VSUBVX_MASK
    UNSPEC_VRSUBVX_MASK
    UNSPEC_VADDVI_MASK
    UNSPEC_VRSUBVI_MASK
    UNSPEC_VDIVUVV_MASK
    UNSPEC_VDIVVV_MASK
    UNSPEC_VREMUVV_MASK
    UNSPEC_VREMVV_MASK
    UNSPEC_VDIVUVX_MASK
    UNSPEC_VDIVVX_MASK
    UNSPEC_VREMUVX_MASK
    UNSPEC_VREMVX_MASK
    UNSPEC_VMINUVV_MASK
    UNSPEC_VMINVV_MASK
    UNSPEC_VMAXUVV_MASK
    UNSPEC_VMAXVV_MASK
    UNSPEC_VMINUVX_MASK
    UNSPEC_VMINVX_MASK
    UNSPEC_VMAXUVX_MASK
    UNSPEC_VMAXVX_MASK
    UNSPEC_VMULVV_MASK
    UNSPEC_VMULHVV_MASK
    UNSPEC_VMULHUVV_MASK
    UNSPEC_VMULHSUVV_MASK
    UNSPEC_VMULVX_MASK
    UNSPEC_VMULHVX_MASK
    UNSPEC_VMULHUVX_MASK
    UNSPEC_VMULHSUVX_MASK
    UNSPEC_VMACCVV_MASK
    UNSPEC_VNMSACVV_MASK
    UNSPEC_VMADDVV_MASK
    UNSPEC_VNMSUBVV_MASK
    UNSPEC_VMACCVX_MASK
    UNSPEC_VNMSACVX_MASK
    UNSPEC_VMADDVX_MASK
    UNSPEC_VNMSUBVX_MASK
    UNSPEC_VWADDUVV_MASK
    UNSPEC_VWSUBUVV_MASK
    UNSPEC_VWADDVV_MASK
    UNSPEC_VWSUBVV_MASK
    UNSPEC_VWADDUVX_MASK
    UNSPEC_VWSUBUVX_MASK
    UNSPEC_VWADDVX_MASK
    UNSPEC_VWSUBVX_MASK
    UNSPEC_VWADDUWV_MASK
    UNSPEC_VWSUBUWV_MASK
    UNSPEC_VWADDWV_MASK
    UNSPEC_VWSUBWV_MASK
    UNSPEC_VWADDUWX_MASK
    UNSPEC_VWSUBUWX_MASK
    UNSPEC_VWADDWX_MASK
    UNSPEC_VWSUBWX_MASK
    UNSPEC_VWMULVV_MASK
    UNSPEC_VWMULUVV_MASK
    UNSPEC_VWMULSUVV_MASK
    UNSPEC_VWMULVX_MASK
    UNSPEC_VWMULUVX_MASK
    UNSPEC_VWMULSUVX_MASK
    UNSPEC_VWMACCUVV_MASK
    UNSPEC_VWMACCVV_MASK
    UNSPEC_VWMACCSUVV_MASK
    UNSPEC_VWMACCUVX_MASK
    UNSPEC_VWMACCVX_MASK
    UNSPEC_VWMACCSUVX_MASK
    UNSPEC_VWMACCUSVX_MASK
    UNSPEC_VREDSUMVS_MASK
    UNSPEC_VREDMAXUVS_MASK
    UNSPEC_VREDMAXVS_MASK
    UNSPEC_VREDMINUVS_MASK
    UNSPEC_VREDMINVS_MASK
    UNSPEC_VREDANDVS_MASK
    UNSPEC_VREDORVS_MASK
    UNSPEC_VREDXORVS_MASK
    UNSPEC_VWREDSUMUVS_MASK
    UNSPEC_VWREDSUMVS_MASK
    UNSPEC_VSLIDEUPVX_MASK
    UNSPEC_VSLIDEDOWNVX_MASK
    UNSPEC_VSLIDE1UPVX_MASK
    UNSPEC_VSLIDE1DOWNVX_MASK
    UNSPEC_VSLIDEUPVI_MASK
    UNSPEC_VSLIDEDOWNVI_MASK
    UNSPEC_VRGATHERVV_MASK
    UNSPEC_VRGATHERVX_MASK
    UNSPEC_VRGATHERVI_MASK
    UNSPEC_VIOTA_MASK
    UNSPEC_VID_MASK
    UNSPEC_VMERGEVVM_MASK
    UNSPEC_VMERGEVXM_MASK
    UNSPEC_VMERGEVIM_MASK
    ;; add/sub with carry/borrow
    UNSPEC_VADCVVM_MASK
    UNSPEC_VADCVXM_MASK
    UNSPEC_VADCVIM_MASK
    UNSPEC_VMADCVVM_MASK
    UNSPEC_VMADCVXM_MASK
    UNSPEC_VMADCVIM_MASK
    UNSPEC_VSBCVVM_MASK
    UNSPEC_VSBCVXM_MASK
    UNSPEC_VMSBCVVM_MASK
    UNSPEC_VMSBCVXM_MASK
    ;;fix-point arithmectic
    UNSPEC_VSADDUVV_MASK
    UNSPEC_VSADDUVX_MASK
    UNSPEC_VSADDUVI_MASK
    UNSPEC_VSADDVV_MASK
    UNSPEC_VSADDVX_MASK
    UNSPEC_VSADDVI_MASK
    UNSPEC_VSSUBUVV_MASK
    UNSPEC_VSSUBUVX_MASK
    UNSPEC_VSSUBVV_MASK
    UNSPEC_VSSUBVX_MASK
    UNSPEC_VAADDVV_MASK
    UNSPEC_VAADDVX_MASK
    UNSPEC_VAADDVI_MASK
    UNSPEC_VASUBVV_MASK
    UNSPEC_VASUBVX_MASK
    UNSPEC_VSMULVV_MASK
    UNSPEC_VSMULVX_MASK
    UNSPEC_VWSMACCUVV_MASK
    UNSPEC_VWSMACCUVX_MASK
    UNSPEC_VWSMACCVV_MASK
    UNSPEC_VWSMACCVX_MASK
    UNSPEC_VWSMACCSUVV_MASK
    UNSPEC_VWSMACCSUVX_MASK
    UNSPEC_VWSMACCUSVX_MASK
    UNSPEC_VSSRLVV_MASK
    UNSPEC_VSSRLVX_MASK
    UNSPEC_VSSRLVI_MASK
    UNSPEC_VSSRAVV_MASK
    UNSPEC_VSSRAVX_MASK
    UNSPEC_VSSRAVI_MASK
    UNSPEC_VNCLIPUVV_MASK
    UNSPEC_VNCLIPUVX_MASK
    UNSPEC_VNCLIPUVI_MASK
    UNSPEC_VNCLIPVV_MASK
    UNSPEC_VNCLIPVX_MASK
    UNSPEC_VNCLIPVI_MASK
    ;; dot
    UNSPEC_VDOTUVV_MASK
    UNSPEC_VDOTVV_MASK
])

;; unspec for float operation
(define_c_enum "unspec" [
    ;; convert
    UNSPEC_VFCVTFXV
    UNSPEC_VFCVTFXUV
    UNSPEC_VFCVTXFV
    UNSPEC_VFCVTXUFV
    UNSPEC_VFNCVTFXV
    UNSPEC_VFNCVTFXUV
    UNSPEC_VFNCVTXFV
    UNSPEC_VFNCVTXUFV
    UNSPEC_VFWCVTFXV
    UNSPEC_VFWCVTFXUV
    UNSPEC_VFWCVTXFV
    UNSPEC_VFWCVTXUFV
    UNSPEC_VFNCVTFFV
    UNSPEC_VFWCVTFFV
    ;; compare
    UNSPEC_VMFEQVV
    UNSPEC_VMFEQVF
    UNSPEC_VMFNEVV
    UNSPEC_VMFNEVF
    UNSPEC_VMFLTVV
    UNSPEC_VMFGTVV
    UNSPEC_VMFLTVF
    UNSPEC_VMFLEVV
    UNSPEC_VMFGEVV
    UNSPEC_VMFLEVF
    UNSPEC_VMFGTVF
    UNSPEC_VMFGEVF
    UNSPEC_VMFORDVV
    UNSPEC_VMFORDVF
    ;; add/sub/mul/div
    UNSPEC_VFADDVV
    UNSPEC_VFADDVF
    UNSPEC_VFSUBVV
    UNSPEC_VFSUBVF
    UNSPEC_VFRSUBVF
    UNSPEC_VFWADDVV
    UNSPEC_VFWADDVF
    UNSPEC_VFWSUBVV
    UNSPEC_VFWSUBVF
    UNSPEC_VFWADDWV
    UNSPEC_VFWADDWF
    UNSPEC_VFWSUBWV
    UNSPEC_VFWSUBWF
    UNSPEC_VFMULVV
    UNSPEC_VFMULVF
    UNSPEC_VFDIVVV
    UNSPEC_VFDIVVF
    UNSPEC_VFRDIVVF
    UNSPEC_VFWMULVV
    UNSPEC_VFWMULVF
    ;; fused multiply-add/sub
    UNSPEC_VFMACCVV
    UNSPEC_VFMACCVF
    UNSPEC_VFNMACCVV
    UNSPEC_VFNMACCVF
    UNSPEC_VFMSACVV
    UNSPEC_VFMSACVF
    UNSPEC_VFNMSACVV
    UNSPEC_VFNMSACVF
    UNSPEC_VFMADDVV
    UNSPEC_VFMADDVF
    UNSPEC_VFNMADDVV
    UNSPEC_VFNMADDVF
    UNSPEC_VFMSUBVV
    UNSPEC_VFMSUBVF
    UNSPEC_VFNMSUBVV
    UNSPEC_VFNMSUBVF
    UNSPEC_VFWMACCVV
    UNSPEC_VFWMACCVF
    UNSPEC_VFWNMACCVV
    UNSPEC_VFWNMACCVF
    UNSPEC_VFWMSACVV
    UNSPEC_VFWMSACVF
    UNSPEC_VFWNMSACVV
    UNSPEC_VFWNMSACVF
    ;; reducation
    UNSPEC_VFREDOSUMVS
    UNSPEC_VFREDSUMVS
    UNSPEC_VFWREDOSUMVS
    UNSPEC_VFWREDSUMVS
    UNSPEC_VFREDMAXVS
    UNSPEC_VFREDMINVS
    ;; other
    UNSPEC_VFSQRTV
    UNSPEC_VFMINVV
    UNSPEC_VFMINVF
    UNSPEC_VFMAXVV
    UNSPEC_VFMAXVF
    UNSPEC_VFSGNJVV
    UNSPEC_VFSGNJVF
    UNSPEC_VFSGNJNVV
    UNSPEC_VFSGNJNVF
    UNSPEC_VFSGNJXVV
    UNSPEC_VFSGNJXVF
    UNSPEC_VFCLASSV
    UNSPEC_VFMARGEVFM
    UNSPEC_VFMVVF
    UNSPEC_VFMVSF
    UNSPEC_VFMVFS
    UNSPEC_VFDOTVV
])
;; unspec for float operation with mask
(define_c_enum "unspec" [
    ;; convert
    UNSPEC_VFCVTFXV_MASK
    UNSPEC_VFCVTFXUV_MASK
    UNSPEC_VFCVTXFV_MASK
    UNSPEC_VFCVTXUFV_MASK
    UNSPEC_VFNCVTFXV_MASK
    UNSPEC_VFNCVTFXUV_MASK
    UNSPEC_VFNCVTXFV_MASK
    UNSPEC_VFNCVTXUFV_MASK
    UNSPEC_VFWCVTFXV_MASK
    UNSPEC_VFWCVTFXUV_MASK
    UNSPEC_VFWCVTXFV_MASK
    UNSPEC_VFWCVTXUFV_MASK
    UNSPEC_VFNCVTFFV_MASK
    UNSPEC_VFWCVTFFV_MASK
    ;; compare
    UNSPEC_VMFEQVV_MASK
    UNSPEC_VMFEQVF_MASK
    UNSPEC_VMFNEVV_MASK
    UNSPEC_VMFNEVF_MASK
    UNSPEC_VMFLTVV_MASK
    UNSPEC_VMFGTVV_MASK
    UNSPEC_VMFLTVF_MASK
    UNSPEC_VMFLEVV_MASK
    UNSPEC_VMFGEVV_MASK
    UNSPEC_VMFLEVF_MASK
    UNSPEC_VMFGTVF_MASK
    UNSPEC_VMFGEVF_MASK
    UNSPEC_VMFORDVV_MASK
    UNSPEC_VMFORDVF_MASK
    ;; add/sub/mul/div
    UNSPEC_VFADDVV_MASK
    UNSPEC_VFADDVF_MASK
    UNSPEC_VFSUBVV_MASK
    UNSPEC_VFSUBVF_MASK
    UNSPEC_VFRSUBVF_MASK
    UNSPEC_VFWADDVV_MASK
    UNSPEC_VFWADDVF_MASK
    UNSPEC_VFWSUBVV_MASK
    UNSPEC_VFWSUBVF_MASK
    UNSPEC_VFWADDWV_MASK
    UNSPEC_VFWADDWF_MASK
    UNSPEC_VFWSUBWV_MASK
    UNSPEC_VFWSUBWF_MASK
    UNSPEC_VFMULVV_MASK
    UNSPEC_VFMULVF_MASK
    UNSPEC_VFDIVVV_MASK
    UNSPEC_VFDIVVF_MASK
    UNSPEC_VFRDIVVF_MASK
    UNSPEC_VFWMULVV_MASK
    UNSPEC_VFWMULVF_MASK
    ;; fused multiply-add/sub
    UNSPEC_VFMACCVV_MASK
    UNSPEC_VFMACCVF_MASK
    UNSPEC_VFNMACCVV_MASK
    UNSPEC_VFNMACCVF_MASK
    UNSPEC_VFMSACVV_MASK
    UNSPEC_VFMSACVF_MASK
    UNSPEC_VFNMSACVV_MASK
    UNSPEC_VFNMSACVF_MASK
    UNSPEC_VFMADDVV_MASK
    UNSPEC_VFMADDVF_MASK
    UNSPEC_VFNMADDVV_MASK
    UNSPEC_VFNMADDVF_MASK
    UNSPEC_VFMSUBVV_MASK
    UNSPEC_VFMSUBVF_MASK
    UNSPEC_VFNMSUBVV_MASK
    UNSPEC_VFNMSUBVF_MASK
    UNSPEC_VFWMACCVV_MASK
    UNSPEC_VFWMACCVF_MASK
    UNSPEC_VFWNMACCVV_MASK
    UNSPEC_VFWNMACCVF_MASK
    UNSPEC_VFWMSACVV_MASK
    UNSPEC_VFWMSACVF_MASK
    UNSPEC_VFWNMSACVV_MASK
    UNSPEC_VFWNMSACVF_MASK
    ;; reducation
    UNSPEC_VFREDOSUMVS_MASK
    UNSPEC_VFREDSUMVS_MASK
    UNSPEC_VFWREDOSUMVS_MASK
    UNSPEC_VFWREDSUMVS_MASK
    UNSPEC_VFREDMAXVS_MASK
    UNSPEC_VFREDMINVS_MASK
    ;; other;
    UNSPEC_VFSQRTV_MASK
    UNSPEC_VFMINVV_MASK
    UNSPEC_VFMINVF_MASK
    UNSPEC_VFMAXVV_MASK
    UNSPEC_VFMAXVF_MASK
    UNSPEC_VFSGNJVV_MASK
    UNSPEC_VFSGNJVF_MASK
    UNSPEC_VFSGNJNVV_MASK
    UNSPEC_VFSGNJNVF_MASK
    UNSPEC_VFSGNJXVV_MASK
    UNSPEC_VFSGNJXVF_MASK
    UNSPEC_VFCLASSV_MASK
    UNSPEC_VFDOTVV_MASK
])

(define_c_enum "unspec" [
  UNSPEC_VLB UNSPEC_VLBU
  UNSPEC_VLH UNSPEC_VLHU
  UNSPEC_VLW UNSPEC_VLWU
  UNSPEC_VLE

  UNSPEC_VLSB UNSPEC_VLSBU
  UNSPEC_VLSH UNSPEC_VLSHU
  UNSPEC_VLSW UNSPEC_VLSWU
  UNSPEC_VLSE

  UNSPEC_VLXB UNSPEC_VLXBU
  UNSPEC_VLXH UNSPEC_VLXHU
  UNSPEC_VLXW UNSPEC_VLXWU
  UNSPEC_VLXE

  UNSPEC_VSUXB
  UNSPEC_VSUXH
  UNSPEC_VSUXW
  UNSPEC_VSUXE
])

(define_c_enum "unspec" [
  UNSPEC_VLSEGB UNSPEC_VLSEGBU
  UNSPEC_VLSEGH UNSPEC_VLSEGHU
  UNSPEC_VLSEGW UNSPEC_VLSEGWU
  UNSPEC_VLSEGE

  UNSPEC_VLSSEGB UNSPEC_VLSSEGBU
  UNSPEC_VLSSEGH UNSPEC_VLSSEGHU
  UNSPEC_VLSSEGW UNSPEC_VLSSEGWU
  UNSPEC_VLSSEGE

  UNSPEC_VLXSEGB UNSPEC_VLXSEGBU
  UNSPEC_VLXSEGH UNSPEC_VLXSEGHU
  UNSPEC_VLXSEGW UNSPEC_VLXSEGWU
  UNSPEC_VLXSEGE
])

(define_c_enum "unspec" [
  UNSPEC_VEND
])

(define_int_iterator VECTOR_INT_CMP_VV [
    UNSPEC_VMSEQVV
    UNSPEC_VMSNEVV
    UNSPEC_VMSLTVV
    UNSPEC_VMSLTUVV
    UNSPEC_VMSLEVV
    UNSPEC_VMSLEUVV
])

(define_int_iterator VECTOR_INT_CMP_VV_MASK [
    UNSPEC_VMSEQVV_MASK
    UNSPEC_VMSNEVV_MASK
    UNSPEC_VMSLTVV_MASK
    UNSPEC_VMSLTUVV_MASK
    UNSPEC_VMSLEVV_MASK
    UNSPEC_VMSLEUVV_MASK
])

(define_int_iterator VECTOR_INT_CMP_VX [
    UNSPEC_VMSEQVX
    UNSPEC_VMSNEVX
    UNSPEC_VMSLTVX
    UNSPEC_VMSLTUVX
    UNSPEC_VMSLEVX
    UNSPEC_VMSLEUVX
    UNSPEC_VMSGTVX
    UNSPEC_VMSGTUVX
    UNSPEC_VMSGEVX
    UNSPEC_VMSGEUVX
])

(define_int_iterator VECTOR_INT_CMP_VX_MASK [
    UNSPEC_VMSEQVX_MASK
    UNSPEC_VMSNEVX_MASK
    UNSPEC_VMSLTVX_MASK
    UNSPEC_VMSLTUVX_MASK
    UNSPEC_VMSLEVX_MASK
    UNSPEC_VMSLEUVX_MASK
    UNSPEC_VMSGTVX_MASK
    UNSPEC_VMSGTUVX_MASK
    UNSPEC_VMSGEVX_MASK
    UNSPEC_VMSGEUVX_MASK
])

(define_int_iterator VECTOR_INT_CMP_VI [
    UNSPEC_VMSEQVI
    UNSPEC_VMSNEVI
    UNSPEC_VMSLEVI
    UNSPEC_VMSLEUVI
    UNSPEC_VMSGTVI
    UNSPEC_VMSGTUVI
])

(define_int_iterator VECTOR_INT_CMP_VI_MASK [
    UNSPEC_VMSEQVI_MASK
    UNSPEC_VMSNEVI_MASK
    UNSPEC_VMSLEVI_MASK
    UNSPEC_VMSLEUVI_MASK
    UNSPEC_VMSGTVI_MASK
    UNSPEC_VMSGTUVI_MASK
])

(define_int_iterator VECTOR_MASK_LOGICAL [
    UNSPEC_VMAND
    UNSPEC_VMNAND
    UNSPEC_VMANDNOT
    UNSPEC_VMXOR
    UNSPEC_VMOR
    UNSPEC_VMNOR
    UNSPEC_VMORNOT
    UNSPEC_VMXNOR
])

(define_int_iterator VECTOR_MASK_PSEUDO_CAST [
    UNSPEC_VMCPY
    UNSPEC_VMNOT
])

(define_int_iterator VECTOR_MASK_PSEUDO_SET [
    UNSPEC_VMCLR
    UNSPEC_VMSET
])

(define_int_iterator VECTOR_MASK_BIT [
    UNSPEC_VMPOPC
    UNSPEC_VMFIRST
])

(define_int_iterator VECTOR_MASK_BIT_MASK [
    UNSPEC_VMPOPC_MASK
    UNSPEC_VMFIRST_MASK
])

(define_int_iterator VECTOR_MASK_SET_FIRST [
    UNSPEC_VMSBF
    UNSPEC_VMSIF
    UNSPEC_VMSOF
])

(define_int_iterator VECTOR_MASK_SET_FIRST_MASK [
    UNSPEC_VMSBF_MASK
    UNSPEC_VMSIF_MASK
    UNSPEC_VMSOF_MASK
])

(define_int_iterator VECTOR_INT_BITWISE_VV [
    UNSPEC_VANDVV
    UNSPEC_VORVV
    UNSPEC_VXORVV
])

(define_int_iterator VECTOR_INT_BITWISE_VV_MASK [
    UNSPEC_VANDVV_MASK
    UNSPEC_VORVV_MASK
    UNSPEC_VXORVV_MASK
])

(define_int_iterator VECTOR_INT_BITWISE_VX [
    UNSPEC_VANDVX
    UNSPEC_VORVX
    UNSPEC_VXORVX
])

(define_int_iterator VECTOR_INT_BITWISE_VX_MASK [
    UNSPEC_VANDVX_MASK
    UNSPEC_VORVX_MASK
    UNSPEC_VXORVX_MASK
])

(define_int_iterator VECTOR_INT_BITWISE_VI [
    UNSPEC_VANDVI
    UNSPEC_VORVI
    UNSPEC_VXORVI
])

(define_int_iterator VECTOR_INT_BITWISE_VI_MASK [
    UNSPEC_VANDVI_MASK
    UNSPEC_VORVI_MASK
    UNSPEC_VXORVI_MASK
])

(define_int_iterator VECTOR_INT_BITSHIFT_VV [
    UNSPEC_VSLLVV
    UNSPEC_VSRLVV
    UNSPEC_VSRAVV
    UNSPEC_VSSRLVV
    UNSPEC_VSSRAVV
])

(define_int_iterator VECTOR_INT_BITSHIFT_VV_MASK [
    UNSPEC_VSLLVV_MASK
    UNSPEC_VSRLVV_MASK
    UNSPEC_VSRAVV_MASK
    UNSPEC_VSSRLVV_MASK
    UNSPEC_VSSRAVV_MASK
])

(define_int_iterator VECTOR_INT_BITSHIFT_VX [
    UNSPEC_VSLLVX
    UNSPEC_VSRLVX
    UNSPEC_VSRAVX
    UNSPEC_VSSRLVX
    UNSPEC_VSSRAVX
])

(define_int_iterator VECTOR_INT_BITSHIFT_VX_MASK [
    UNSPEC_VSLLVX_MASK
    UNSPEC_VSRLVX_MASK
    UNSPEC_VSRAVX_MASK
    UNSPEC_VSSRLVX_MASK
    UNSPEC_VSSRAVX_MASK
])

(define_int_iterator VECTOR_INT_BITSHIFT_VI [
    UNSPEC_VSLLVI
    UNSPEC_VSRLVI
    UNSPEC_VSRAVI
    UNSPEC_VSSRLVI
    UNSPEC_VSSRAVI
])

(define_int_iterator VECTOR_INT_BITSHIFT_VI_MASK [
    UNSPEC_VSLLVI_MASK
    UNSPEC_VSRLVI_MASK
    UNSPEC_VSRAVI_MASK
    UNSPEC_VSSRLVI_MASK
    UNSPEC_VSSRAVI_MASK
])

(define_int_iterator VECTOR_INT_NARROWSHIFT_VV [
    UNSPEC_VNSRLVV
    UNSPEC_VNSRAVV
    UNSPEC_VNCLIPUVV
    UNSPEC_VNCLIPVV
])

(define_int_iterator VECTOR_INT_NARROWSHIFT_VX [
    UNSPEC_VNSRLVX
    UNSPEC_VNSRAVX
    UNSPEC_VNCLIPUVX
    UNSPEC_VNCLIPVX
])

(define_int_iterator VECTOR_INT_NARROWSHIFT_VI [
    UNSPEC_VNSRLVI
    UNSPEC_VNSRAVI
    UNSPEC_VNCLIPUVI
    UNSPEC_VNCLIPVI
])

(define_int_iterator VECTOR_INT_NARROWSHIFT_VV_MASK [
    UNSPEC_VNSRLVV_MASK
    UNSPEC_VNSRAVV_MASK
    UNSPEC_VNCLIPUVV_MASK
    UNSPEC_VNCLIPVV_MASK
])

(define_int_iterator VECTOR_INT_NARROWSHIFT_VX_MASK [
    UNSPEC_VNSRLVX_MASK
    UNSPEC_VNSRAVX_MASK
    UNSPEC_VNCLIPUVX_MASK
    UNSPEC_VNCLIPVX_MASK
])

(define_int_iterator VECTOR_INT_NARROWSHIFT_VI_MASK [
    UNSPEC_VNSRLVI_MASK
    UNSPEC_VNSRAVI_MASK
    UNSPEC_VNCLIPUVI_MASK
    UNSPEC_VNCLIPVI_MASK
])

(define_int_iterator VECTOR_INT_ARITH_VV [
    UNSPEC_VADDVV
    UNSPEC_VSUBVV
    UNSPEC_VDIVUVV
    UNSPEC_VDIVVV
    UNSPEC_VREMUVV
    UNSPEC_VREMVV
    UNSPEC_VMINUVV
    UNSPEC_VMINVV
    UNSPEC_VMAXUVV
    UNSPEC_VMAXVV
    UNSPEC_VMULVV
    UNSPEC_VMULHVV
    UNSPEC_VMULHUVV
    UNSPEC_VMULHSUVV
    UNSPEC_VSADDUVV
    UNSPEC_VSADDVV
    UNSPEC_VSSUBUVV
    UNSPEC_VSSUBVV
    UNSPEC_VAADDVV
    UNSPEC_VASUBVV
    UNSPEC_VSMULVV
    UNSPEC_VDOTVV
])

(define_int_iterator VECTOR_INT_ARITH_VV_MASK [
    UNSPEC_VADDVV_MASK
    UNSPEC_VSUBVV_MASK
    UNSPEC_VDIVUVV_MASK
    UNSPEC_VDIVVV_MASK
    UNSPEC_VREMUVV_MASK
    UNSPEC_VREMVV_MASK
    UNSPEC_VMINUVV_MASK
    UNSPEC_VMINVV_MASK
    UNSPEC_VMAXUVV_MASK
    UNSPEC_VMAXVV_MASK
    UNSPEC_VMULVV_MASK
    UNSPEC_VMULHVV_MASK
    UNSPEC_VMULHUVV_MASK
    UNSPEC_VMULHSUVV_MASK
    UNSPEC_VSADDUVV_MASK
    UNSPEC_VSADDVV_MASK
    UNSPEC_VSSUBUVV_MASK
    UNSPEC_VSSUBVV_MASK
    UNSPEC_VAADDVV_MASK
    UNSPEC_VASUBVV_MASK
    UNSPEC_VSMULVV_MASK
    UNSPEC_VDOTVV_MASK
])

(define_int_iterator VECTOR_INT_ARITH_VX [
    UNSPEC_VADDVX
    UNSPEC_VSUBVX
    UNSPEC_VRSUBVX
    UNSPEC_VDIVUVX
    UNSPEC_VDIVVX
    UNSPEC_VREMUVX
    UNSPEC_VREMVX
    UNSPEC_VMINUVX
    UNSPEC_VMINVX
    UNSPEC_VMAXUVX
    UNSPEC_VMAXVX
    UNSPEC_VMULVX
    UNSPEC_VMULHVX
    UNSPEC_VMULHUVX
    UNSPEC_VMULHSUVX
    UNSPEC_VSADDUVX
    UNSPEC_VSADDVX
    UNSPEC_VSSUBUVX
    UNSPEC_VSSUBVX
    UNSPEC_VAADDVX
    UNSPEC_VASUBVX
    UNSPEC_VSMULVX
])

(define_int_iterator VECTOR_INT_ARITH_VX_MASK [
    UNSPEC_VADDVX_MASK
    UNSPEC_VSUBVX_MASK
    UNSPEC_VRSUBVX_MASK
    UNSPEC_VDIVUVX_MASK
    UNSPEC_VDIVVX_MASK
    UNSPEC_VREMUVX_MASK
    UNSPEC_VREMVX_MASK
    UNSPEC_VMINUVX_MASK
    UNSPEC_VMINVX_MASK
    UNSPEC_VMAXUVX_MASK
    UNSPEC_VMAXVX_MASK
    UNSPEC_VMULVX_MASK
    UNSPEC_VMULHVX_MASK
    UNSPEC_VMULHUVX_MASK
    UNSPEC_VMULHSUVX_MASK
    UNSPEC_VSADDUVX_MASK
    UNSPEC_VSADDVX_MASK
    UNSPEC_VSSUBUVX_MASK
    UNSPEC_VSSUBVX_MASK
    UNSPEC_VAADDVX_MASK
    UNSPEC_VASUBVX_MASK
    UNSPEC_VSMULVX_MASK
])

(define_int_iterator VECTOR_INT_ARITH_VI [
    UNSPEC_VADDVI
    UNSPEC_VRSUBVI
    UNSPEC_VSADDUVI
    UNSPEC_VSADDVI
    UNSPEC_VAADDVI
])

(define_int_iterator VECTOR_INT_ARITH_VI_MASK [
    UNSPEC_VADDVI_MASK
    UNSPEC_VRSUBVI_MASK
    UNSPEC_VSADDUVI_MASK
    UNSPEC_VSADDVI_MASK
    UNSPEC_VAADDVI_MASK
])

(define_int_iterator VECTOR_INT_ARITH_ACCUM_VV [
    UNSPEC_VMACCVV
    UNSPEC_VNMSACVV
    UNSPEC_VMADDVV
    UNSPEC_VNMSUBVV
])

(define_int_iterator VECTOR_INT_ARITH_ACCUM_VV_MASK [
    UNSPEC_VMACCVV_MASK
    UNSPEC_VNMSACVV_MASK
    UNSPEC_VMADDVV_MASK
    UNSPEC_VNMSUBVV_MASK
])

(define_int_iterator VECTOR_INT_ARITH_ACCUM_VX [
    UNSPEC_VMACCVX
    UNSPEC_VNMSACVX
    UNSPEC_VMADDVX
    UNSPEC_VNMSUBVX
])

(define_int_iterator VECTOR_INT_ARITH_ACCUM_VX_MASK [
    UNSPEC_VMACCVX_MASK
    UNSPEC_VNMSACVX_MASK
    UNSPEC_VMADDVX_MASK
    UNSPEC_VNMSUBVX_MASK
])

(define_int_iterator VECTOR_INT_WIDENARITH_VV [
    UNSPEC_VWADDUVV
    UNSPEC_VWSUBUVV
    UNSPEC_VWADDVV
    UNSPEC_VWSUBVV
    UNSPEC_VWMULVV
    UNSPEC_VWMULUVV
    UNSPEC_VWMULSUVV
])

(define_int_iterator VECTOR_INT_WIDENARITH_VX [
    UNSPEC_VWADDUVX
    UNSPEC_VWSUBUVX
    UNSPEC_VWADDVX
    UNSPEC_VWSUBVX
    UNSPEC_VWMULVX
    UNSPEC_VWMULUVX
    UNSPEC_VWMULSUVX
])

(define_int_iterator VECTOR_INT_WIDENWIDENARITH_VV [
    UNSPEC_VWADDUWV
    UNSPEC_VWSUBUWV
    UNSPEC_VWADDWV
    UNSPEC_VWSUBWV
])

(define_int_iterator VECTOR_INT_WIDENWIDENARITH_VX [
    UNSPEC_VWADDUWX
    UNSPEC_VWSUBUWX
    UNSPEC_VWADDWX
    UNSPEC_VWSUBWX
])

(define_int_iterator VECTOR_INT_WIDENARITH_VV_MASK [
    UNSPEC_VWADDUVV_MASK
    UNSPEC_VWSUBUVV_MASK
    UNSPEC_VWADDVV_MASK
    UNSPEC_VWSUBVV_MASK
    UNSPEC_VWMULVV_MASK
    UNSPEC_VWMULUVV_MASK
    UNSPEC_VWMULSUVV_MASK
])

(define_int_iterator VECTOR_INT_WIDENARITH_VX_MASK [
    UNSPEC_VWADDUVX_MASK
    UNSPEC_VWSUBUVX_MASK
    UNSPEC_VWADDVX_MASK
    UNSPEC_VWSUBVX_MASK
    UNSPEC_VWMULVX_MASK
    UNSPEC_VWMULUVX_MASK
    UNSPEC_VWMULSUVX_MASK
])

(define_int_iterator VECTOR_INT_WIDENWIDENARITH_VV_MASK [
    UNSPEC_VWADDUWV_MASK
    UNSPEC_VWSUBUWV_MASK
    UNSPEC_VWADDWV_MASK
    UNSPEC_VWSUBWV_MASK
])

(define_int_iterator VECTOR_INT_WIDENWIDENARITH_VX_MASK [
    UNSPEC_VWADDUWX_MASK
    UNSPEC_VWSUBUWX_MASK
    UNSPEC_VWADDWX_MASK
    UNSPEC_VWSUBWX_MASK
])

(define_int_iterator VECTOR_INT_WIDENARITH_ACCUM_VV [
    UNSPEC_VWMACCUVV
    UNSPEC_VWMACCVV
    UNSPEC_VWMACCSUVV
    UNSPEC_VWSMACCUVV
    UNSPEC_VWSMACCVV
    UNSPEC_VWSMACCSUVV
])

(define_int_iterator VECTOR_INT_WIDENARITH_ACCUM_VX [
    UNSPEC_VWMACCUVX
    UNSPEC_VWMACCVX
    UNSPEC_VWMACCSUVX
    UNSPEC_VWMACCUSVX
    UNSPEC_VWSMACCUVX
    UNSPEC_VWSMACCVX
    UNSPEC_VWSMACCSUVX
    UNSPEC_VWSMACCUSVX
])

(define_int_iterator VECTOR_INT_WIDENARITH_ACCUM_VV_MASK [
    UNSPEC_VWMACCUVV_MASK
    UNSPEC_VWMACCVV_MASK
    UNSPEC_VWMACCSUVV_MASK
    UNSPEC_VWSMACCUVV_MASK
    UNSPEC_VWSMACCVV_MASK
    UNSPEC_VWSMACCSUVV_MASK
])

(define_int_iterator VECTOR_INT_WIDENARITH_ACCUM_VX_MASK [
    UNSPEC_VWMACCUVX_MASK
    UNSPEC_VWMACCVX_MASK
    UNSPEC_VWMACCSUVX_MASK
    UNSPEC_VWMACCUSVX_MASK
    UNSPEC_VWSMACCUVX_MASK
    UNSPEC_VWSMACCVX_MASK
    UNSPEC_VWSMACCSUVX_MASK
    UNSPEC_VWSMACCUSVX_MASK
])

(define_int_iterator VECTOR_CARRYUSE_VVM_MASK [
    UNSPEC_VADCVVM_MASK
    UNSPEC_VSBCVVM_MASK
])

(define_int_iterator VECTOR_CARRYUSE_VXM_MASK [
    UNSPEC_VADCVXM_MASK
    UNSPEC_VSBCVXM_MASK
])

(define_int_iterator VECTOR_CARRYOUT_VVM_MASK [
    UNSPEC_VMADCVVM_MASK
    UNSPEC_VMSBCVVM_MASK
])

(define_int_iterator VECTOR_CARRYOUT_VXM_MASK [
    UNSPEC_VMADCVXM_MASK
    UNSPEC_VMSBCVXM_MASK
])

(define_int_iterator VECTOR_INT_RED_VS [
    UNSPEC_VREDSUMVS
    UNSPEC_VREDMAXUVS
    UNSPEC_VREDMAXVS
    UNSPEC_VREDMINUVS
    UNSPEC_VREDMINVS
    UNSPEC_VREDANDVS
    UNSPEC_VREDORVS
    UNSPEC_VREDXORVS
])

(define_int_iterator VECTOR_INT_RED_VS_MASK [
    UNSPEC_VREDSUMVS_MASK
    UNSPEC_VREDMAXUVS_MASK
    UNSPEC_VREDMAXVS_MASK
    UNSPEC_VREDMINUVS_MASK
    UNSPEC_VREDMINVS_MASK
    UNSPEC_VREDANDVS_MASK
    UNSPEC_VREDORVS_MASK
    UNSPEC_VREDXORVS_MASK
])

(define_int_iterator VECTOR_INT_WIDENWIDENRED_VS [
    UNSPEC_VWREDSUMUVS
    UNSPEC_VWREDSUMVS
])

(define_int_iterator VECTOR_INT_WIDENWIDENRED_VS_MASK [
    UNSPEC_VWREDSUMUVS_MASK
    UNSPEC_VWREDSUMVS_MASK
])

(define_int_iterator VECTOR_INT_GATHER_VV [
    UNSPEC_VRGATHERVV
])

(define_int_iterator VECTOR_INT_GATHER_VV_MASK [
    UNSPEC_VRGATHERVV_MASK
])

(define_int_iterator VECTOR_INT_SLIDEGATHER_VX [
    UNSPEC_VSLIDEUPVX
    UNSPEC_VSLIDEDOWNVX
    UNSPEC_VSLIDE1UPVX
    UNSPEC_VSLIDE1DOWNVX
    UNSPEC_VRGATHERVX
])

(define_int_iterator VECTOR_INT_SLIDEGATHER_VX_MASK [
    UNSPEC_VSLIDEUPVX_MASK
    UNSPEC_VSLIDEDOWNVX_MASK
    UNSPEC_VSLIDE1UPVX_MASK
    UNSPEC_VSLIDE1DOWNVX_MASK
    UNSPEC_VRGATHERVX_MASK
])

(define_int_iterator VECTOR_INT_SLIDE_VI [
    UNSPEC_VSLIDEUPVI
    UNSPEC_VSLIDEDOWNVI
])

(define_int_iterator VECTOR_INT_SLIDE_VI_MASK [
    UNSPEC_VSLIDEUPVI_MASK
    UNSPEC_VSLIDEDOWNVI_MASK
])

(define_int_iterator VECTOR_INT_GATHER_VI [
    UNSPEC_VRGATHERVI
])

(define_int_iterator VECTOR_INT_GATHER_VI_MASK [
    UNSPEC_VRGATHERVI_MASK
])

(define_int_iterator VF_OPM_VV [
    UNSPEC_VMFEQVV
    UNSPEC_VMFNEVV
    UNSPEC_VMFLTVV
    UNSPEC_VMFLEVV
    UNSPEC_VMFGTVV
    UNSPEC_VMFGEVV
    UNSPEC_VMFORDVV
])

(define_int_iterator VF_OPM_VV_MASK [
    UNSPEC_VMFEQVV_MASK
    UNSPEC_VMFNEVV_MASK
    UNSPEC_VMFLTVV_MASK
    UNSPEC_VMFLEVV_MASK
    UNSPEC_VMFGTVV_MASK
    UNSPEC_VMFGEVV_MASK
    UNSPEC_VMFORDVV_MASK
])

(define_int_iterator VF_OPM_VF [
    UNSPEC_VMFEQVF
    UNSPEC_VMFNEVF
    UNSPEC_VMFLTVF
    UNSPEC_VMFLEVF
    UNSPEC_VMFGTVF
    UNSPEC_VMFGEVF
    UNSPEC_VMFORDVF
])

(define_int_iterator VF_OPM_VF_MASK [
    UNSPEC_VMFEQVF_MASK
    UNSPEC_VMFNEVF_MASK
    UNSPEC_VMFLTVF_MASK
    UNSPEC_VMFLEVF_MASK
    UNSPEC_VMFGTVF_MASK
    UNSPEC_VMFGEVF_MASK
    UNSPEC_VMFORDVF_MASK
])

(define_int_iterator VF_OP_VV [
    UNSPEC_VFADDVV
    UNSPEC_VFSUBVV
    UNSPEC_VFMULVV
    UNSPEC_VFDIVVV
    UNSPEC_VFMINVV
    UNSPEC_VFMAXVV
    UNSPEC_VFSGNJVV
    UNSPEC_VFSGNJNVV
    UNSPEC_VFSGNJXVV
    UNSPEC_VFDOTVV
])

(define_int_iterator VF_OP_VV_MASK [
    UNSPEC_VFADDVV_MASK
    UNSPEC_VFSUBVV_MASK
    UNSPEC_VFMULVV_MASK
    UNSPEC_VFDIVVV_MASK
    UNSPEC_VFMINVV_MASK
    UNSPEC_VFMAXVV_MASK
    UNSPEC_VFSGNJVV_MASK
    UNSPEC_VFSGNJNVV_MASK
    UNSPEC_VFSGNJXVV_MASK
    UNSPEC_VFDOTVV_MASK
])

(define_int_iterator VF_OP_VF [
    UNSPEC_VFADDVF
    UNSPEC_VFSUBVF
    UNSPEC_VFRSUBVF
    UNSPEC_VFMULVF
    UNSPEC_VFDIVVF
    UNSPEC_VFRDIVVF
    UNSPEC_VFMINVF
    UNSPEC_VFMAXVF
    UNSPEC_VFSGNJVF
    UNSPEC_VFSGNJNVF
    UNSPEC_VFSGNJXVF
])

(define_int_iterator VF_OP_VF_MASK [
    UNSPEC_VFADDVF_MASK
    UNSPEC_VFSUBVF_MASK
    UNSPEC_VFRSUBVF_MASK
    UNSPEC_VFMULVF_MASK
    UNSPEC_VFDIVVF_MASK
    UNSPEC_VFRDIVVF_MASK
    UNSPEC_VFMINVF_MASK
    UNSPEC_VFMAXVF_MASK
    UNSPEC_VFSGNJVF_MASK
    UNSPEC_VFSGNJNVF_MASK
    UNSPEC_VFSGNJXVF_MASK
])

(define_int_iterator VF_OPW_VV [
    UNSPEC_VFWADDVV
    UNSPEC_VFWSUBVV
    UNSPEC_VFWMULVV
])

(define_int_iterator VF_OPW_VV_MASK [
    UNSPEC_VFWADDVV_MASK
    UNSPEC_VFWSUBVV_MASK
    UNSPEC_VFWMULVV_MASK
])

(define_int_iterator VF_OPW_VF [
    UNSPEC_VFWADDVF
    UNSPEC_VFWSUBVF
    UNSPEC_VFWMULVF
])

(define_int_iterator VF_OPW_VF_MASK [
    UNSPEC_VFWADDVF_MASK
    UNSPEC_VFWSUBVF_MASK
    UNSPEC_VFWMULVF_MASK
])

(define_int_iterator VF_OPW_WV [
    UNSPEC_VFWADDWV
    UNSPEC_VFWSUBWV
])

(define_int_iterator VF_OPW_WV_MASK [
    UNSPEC_VFWADDWV_MASK
    UNSPEC_VFWSUBWV_MASK
])

(define_int_iterator VF_OPW_WF [
    UNSPEC_VFWADDWF
    UNSPEC_VFWSUBWF
])

(define_int_iterator VF_OPW_WF_MASK [
    UNSPEC_VFWADDWF_MASK
    UNSPEC_VFWSUBWF_MASK
])

(define_int_iterator VF_OP_FUSED_VV [
    UNSPEC_VFMACCVV
    UNSPEC_VFNMACCVV
    UNSPEC_VFMSACVV
    UNSPEC_VFNMSACVV
    UNSPEC_VFMADDVV
    UNSPEC_VFNMADDVV
    UNSPEC_VFMSUBVV
    UNSPEC_VFNMSUBVV
])

(define_int_iterator VF_OP_FUSED_VV_MASK [
    UNSPEC_VFMACCVV_MASK
    UNSPEC_VFNMACCVV_MASK
    UNSPEC_VFMSACVV_MASK
    UNSPEC_VFNMSACVV_MASK
    UNSPEC_VFMADDVV_MASK
    UNSPEC_VFNMADDVV_MASK
    UNSPEC_VFMSUBVV_MASK
    UNSPEC_VFNMSUBVV_MASK
])

(define_int_iterator VF_OP_FUSED_VF [
    UNSPEC_VFMACCVF
    UNSPEC_VFNMACCVF
    UNSPEC_VFMSACVF
    UNSPEC_VFNMSACVF
    UNSPEC_VFMADDVF
    UNSPEC_VFNMADDVF
    UNSPEC_VFMSUBVF
    UNSPEC_VFNMSUBVF
])

(define_int_iterator VF_OP_FUSED_VF_MASK [
    UNSPEC_VFMACCVF_MASK
    UNSPEC_VFNMACCVF_MASK
    UNSPEC_VFMSACVF_MASK
    UNSPEC_VFNMSACVF_MASK
    UNSPEC_VFMADDVF_MASK
    UNSPEC_VFNMADDVF_MASK
    UNSPEC_VFMSUBVF_MASK
    UNSPEC_VFNMSUBVF_MASK
])

(define_int_iterator VF_OP_FUSEDW_VV [
    UNSPEC_VFWMACCVV
    UNSPEC_VFWNMACCVV
    UNSPEC_VFWMSACVV
    UNSPEC_VFWNMSACVV
])

(define_int_iterator VF_OP_FUSEDW_VV_MASK [
    UNSPEC_VFWMACCVV_MASK
    UNSPEC_VFWNMACCVV_MASK
    UNSPEC_VFWMSACVV_MASK
    UNSPEC_VFWNMSACVV_MASK
])

(define_int_iterator VF_OP_FUSEDW_VF [
    UNSPEC_VFWMACCVF
    UNSPEC_VFWNMACCVF
    UNSPEC_VFWMSACVF
    UNSPEC_VFWNMSACVF
])

(define_int_iterator VF_OP_FUSEDW_VF_MASK [
    UNSPEC_VFWMACCVF_MASK
    UNSPEC_VFWNMACCVF_MASK
    UNSPEC_VFWMSACVF_MASK
    UNSPEC_VFWNMSACVF_MASK
])

(define_int_iterator VF_OP_VS [
    UNSPEC_VFREDOSUMVS
    UNSPEC_VFREDSUMVS
    UNSPEC_VFREDMAXVS
    UNSPEC_VFREDMINVS
])

(define_int_iterator VF_OP_VS_MASK [
    UNSPEC_VFREDOSUMVS_MASK
    UNSPEC_VFREDSUMVS_MASK
    UNSPEC_VFREDMAXVS_MASK
    UNSPEC_VFREDMINVS_MASK
])

(define_int_iterator VF_OPW_VS [
    UNSPEC_VFWREDOSUMVS
    UNSPEC_VFWREDSUMVS
])

(define_int_iterator VF_OPW_VS_MASK [
    UNSPEC_VFWREDOSUMVS_MASK
    UNSPEC_VFWREDSUMVS_MASK
])


(define_int_attr vop [
    (UNSPEC_VMSEQVV         "vmseq")
    (UNSPEC_VMSNEVV         "vmsne")
    (UNSPEC_VMSLTVV         "vmslt")
    (UNSPEC_VMSLTUVV        "vmsltu")
    (UNSPEC_VMSLEVV         "vmsle")
    (UNSPEC_VMSLEUVV        "vmsleu")
    (UNSPEC_VMSEQVX         "vmseq")
    (UNSPEC_VMSNEVX         "vmsne")
    (UNSPEC_VMSLTVX         "vmslt")
    (UNSPEC_VMSLTUVX        "vmsltu")
    (UNSPEC_VMSLEVX         "vmsle")
    (UNSPEC_VMSLEUVX        "vmsleu")
    (UNSPEC_VMSGTVX         "vmsgt")
    (UNSPEC_VMSGTUVX        "vmsgtu")
    (UNSPEC_VMSGEVX         "vmsge")
    (UNSPEC_VMSGEUVX        "vmsgeu")
    (UNSPEC_VMSEQVI         "vmseq")
    (UNSPEC_VMSNEVI         "vmsne")
    (UNSPEC_VMSLEVI         "vmsle")
    (UNSPEC_VMSLEUVI        "vmsleu")
    (UNSPEC_VMSGTVI         "vmsgt")
    (UNSPEC_VMSGTUVI        "vmsgtu")
    (UNSPEC_VMAND           "vmand")
    (UNSPEC_VMNAND          "vmnand")
    (UNSPEC_VMANDNOT        "vmandnot")
    (UNSPEC_VMXOR           "vmxor")
    (UNSPEC_VMOR            "vmor")
    (UNSPEC_VMNOR           "vmnor")
    (UNSPEC_VMORNOT         "vmornot")
    (UNSPEC_VMXNOR          "vmxnor")
    (UNSPEC_VMCPY           "vmcpy")
    (UNSPEC_VMCLR           "vmclr")
    (UNSPEC_VMSET           "vmset")
    (UNSPEC_VMNOT           "vmnot")
    (UNSPEC_VMPOPC          "vmpopc")
    (UNSPEC_VMFIRST         "vmfirst")
    (UNSPEC_VMSBF           "vmsbf")
    (UNSPEC_VMSIF           "vmsif")
    (UNSPEC_VMSOF           "vmsof")
    (UNSPEC_VANDVV          "vand")
    (UNSPEC_VORVV           "vor")
    (UNSPEC_VXORVV          "vxor")
    (UNSPEC_VANDVX          "vand")
    (UNSPEC_VORVX           "vor")
    (UNSPEC_VXORVX          "vxor")
    (UNSPEC_VANDVI          "vand")
    (UNSPEC_VORVI           "vor")
    (UNSPEC_VXORVI          "vxor")
    (UNSPEC_VSLLVV          "vsll")
    (UNSPEC_VSRLVV          "vsrl")
    (UNSPEC_VSRAVV          "vsra")
    (UNSPEC_VSLLVX          "vsll")
    (UNSPEC_VSRLVX          "vsrl")
    (UNSPEC_VSRAVX          "vsra")
    (UNSPEC_VSLLVI          "vsll")
    (UNSPEC_VSRLVI          "vsrl")
    (UNSPEC_VSRAVI          "vsra")
    (UNSPEC_VNSRLVV         "vnsrl")
    (UNSPEC_VNSRAVV         "vnsra")
    (UNSPEC_VNSRLVX         "vnsrl")
    (UNSPEC_VNSRAVX         "vnsra")
    (UNSPEC_VNSRLVI         "vnsrl")
    (UNSPEC_VNSRAVI         "vnsra")
    (UNSPEC_VADDVV          "vadd")
    (UNSPEC_VSUBVV          "vsub")
    (UNSPEC_VADDVX          "vadd")
    (UNSPEC_VSUBVX          "vsub")
    (UNSPEC_VRSUBVX         "vrsub")
    (UNSPEC_VADDVI          "vadd")
    (UNSPEC_VRSUBVI         "vrsub")
    (UNSPEC_VDIVUVV         "vdivu")
    (UNSPEC_VDIVVV          "vdiv")
    (UNSPEC_VREMUVV         "vremu")
    (UNSPEC_VREMVV          "vrem")
    (UNSPEC_VDIVUVX         "vdivu")
    (UNSPEC_VDIVVX          "vdiv")
    (UNSPEC_VREMUVX         "vremu")
    (UNSPEC_VREMVX          "vrem")
    (UNSPEC_VMINUVV         "vminu")
    (UNSPEC_VMINVV          "vmin")
    (UNSPEC_VMAXUVV         "vmaxu")
    (UNSPEC_VMAXVV          "vmax")
    (UNSPEC_VMINUVX         "vminu")
    (UNSPEC_VMINVX          "vmin")
    (UNSPEC_VMAXUVX         "vmaxu")
    (UNSPEC_VMAXVX          "vmax")
    (UNSPEC_VMULVV          "vmul")
    (UNSPEC_VMULHVV         "vmulh")
    (UNSPEC_VMULHUVV        "vmulhu")
    (UNSPEC_VMULHSUVV       "vmulhsu")
    (UNSPEC_VMULVX          "vmul")
    (UNSPEC_VMULHVX         "vmulh")
    (UNSPEC_VMULHUVX        "vmulhu")
    (UNSPEC_VMULHSUVX       "vmulhsu")
    (UNSPEC_VMACCVV         "vmacc")
    (UNSPEC_VNMSACVV        "vnmsac")
    (UNSPEC_VMADDVV         "vmadd")
    (UNSPEC_VNMSUBVV        "vnmsub")
    (UNSPEC_VMACCVX         "vmacc")
    (UNSPEC_VNMSACVX        "vnmsac")
    (UNSPEC_VMADDVX         "vmadd")
    (UNSPEC_VNMSUBVX        "vnmsub")
    (UNSPEC_VWADDUVV        "vwaddu")
    (UNSPEC_VWSUBUVV        "vwsubu")
    (UNSPEC_VWADDVV         "vwadd")
    (UNSPEC_VWSUBVV         "vwsub")
    (UNSPEC_VWADDUVX        "vwaddu")
    (UNSPEC_VWSUBUVX        "vwsubu")
    (UNSPEC_VWADDVX         "vwadd")
    (UNSPEC_VWSUBVX         "vwsub")
    (UNSPEC_VWADDUWV        "vwaddu")
    (UNSPEC_VWSUBUWV        "vwsubu")
    (UNSPEC_VWADDWV         "vwadd")
    (UNSPEC_VWSUBWV         "vwsub")
    (UNSPEC_VWADDUWX        "vwaddu")
    (UNSPEC_VWSUBUWX        "vwsubu")
    (UNSPEC_VWADDWX         "vwadd")
    (UNSPEC_VWSUBWX         "vwsub")
    (UNSPEC_VWMULVV         "vwmul")
    (UNSPEC_VWMULUVV        "vwmulu")
    (UNSPEC_VWMULSUVV       "vwmulsu")
    (UNSPEC_VWMULVX         "vwmul")
    (UNSPEC_VWMULUVX        "vwmulu")
    (UNSPEC_VWMULSUVX       "vwmulsu")
    (UNSPEC_VWMACCUVV       "vwmaccu")
    (UNSPEC_VWMACCVV        "vwmacc")
    (UNSPEC_VWMACCSUVV      "vwmaccsu")
    (UNSPEC_VWMACCUVX       "vwmaccu")
    (UNSPEC_VWMACCVX        "vwmacc")
    (UNSPEC_VWMACCSUVX      "vwmaccsu")
    (UNSPEC_VWMACCUSVX      "vwmaccus")
    (UNSPEC_VREDSUMVS       "vredsum")
    (UNSPEC_VREDMAXUVS      "vredmaxu")
    (UNSPEC_VREDMAXVS       "vredmax")
    (UNSPEC_VREDMINUVS      "vredminu")
    (UNSPEC_VREDMINVS       "vredmin")
    (UNSPEC_VREDANDVS       "vredand")
    (UNSPEC_VREDORVS        "vredor")
    (UNSPEC_VREDXORVS       "vredxor")
    (UNSPEC_VWREDSUMUVS     "vwredsumu")
    (UNSPEC_VWREDSUMVS      "vwredsum")
    (UNSPEC_VSLIDEUPVX      "vslideup")
    (UNSPEC_VSLIDEDOWNVX    "vslidedown")
    (UNSPEC_VSLIDE1UPVX     "vslide1up")
    (UNSPEC_VSLIDE1DOWNVX   "vslide1down")
    (UNSPEC_VSLIDEUPVI      "vslideup")
    (UNSPEC_VSLIDEDOWNVI    "vslidedown")
    (UNSPEC_VRGATHERVV      "vrgather")
    (UNSPEC_VRGATHERVX      "vrgather")
    (UNSPEC_VRGATHERVI      "vrgather")
    (UNSPEC_VSADDUVV        "vsaddu")
    (UNSPEC_VSADDUVX        "vsaddu")
    (UNSPEC_VSADDUVI        "vsaddu")
    (UNSPEC_VSADDVV         "vsadd")
    (UNSPEC_VSADDVX         "vsadd")
    (UNSPEC_VSADDVI         "vsadd")
    (UNSPEC_VSSUBUVV        "vssubu")
    (UNSPEC_VSSUBUVX        "vssubu")
    (UNSPEC_VSSUBVV         "vssub")
    (UNSPEC_VSSUBVX         "vssub")
    (UNSPEC_VAADDVV         "vaadd")
    (UNSPEC_VAADDVX         "vaadd")
    (UNSPEC_VAADDVI         "vaadd")
    (UNSPEC_VASUBVV         "vasub")
    (UNSPEC_VASUBVX         "vasub")
    (UNSPEC_VSMULVV         "vsmul")
    (UNSPEC_VSMULVX         "vsmul")
    (UNSPEC_VWSMACCUVV      "vwsmaccu")
    (UNSPEC_VWSMACCUVX      "vwsmaccu")
    (UNSPEC_VWSMACCVV       "vwsmacc")
    (UNSPEC_VWSMACCVX       "vwsmacc")
    (UNSPEC_VWSMACCSUVV     "vwsmaccsu")
    (UNSPEC_VWSMACCSUVX     "vwsmaccsu")
    (UNSPEC_VWSMACCUSVX     "vwsmaccus")
    (UNSPEC_VSSRLVV         "vssrl")
    (UNSPEC_VSSRLVX         "vssrl")
    (UNSPEC_VSSRLVI         "vssrl")
    (UNSPEC_VSSRAVV         "vssra")
    (UNSPEC_VSSRAVX         "vssra")
    (UNSPEC_VSSRAVI         "vssra")
    (UNSPEC_VNCLIPUVV       "vnclipu")
    (UNSPEC_VNCLIPUVX       "vnclipu")
    (UNSPEC_VNCLIPUVI       "vnclipu")
    (UNSPEC_VNCLIPVV        "vnclip")
    (UNSPEC_VNCLIPVX        "vnclip")
    (UNSPEC_VNCLIPVI        "vnclip")
    (UNSPEC_VDOTVV          "vdot")
])

(define_int_attr vop_mask [
    (UNSPEC_VMSEQVV_MASK         "vmseq")
    (UNSPEC_VMSNEVV_MASK         "vmsne")
    (UNSPEC_VMSLTVV_MASK         "vmslt")
    (UNSPEC_VMSLTUVV_MASK        "vmsltu")
    (UNSPEC_VMSLEVV_MASK         "vmsle")
    (UNSPEC_VMSLEUVV_MASK        "vmsleu")
    (UNSPEC_VMSEQVX_MASK         "vmseq")
    (UNSPEC_VMSNEVX_MASK         "vmsne")
    (UNSPEC_VMSLTVX_MASK         "vmslt")
    (UNSPEC_VMSLTUVX_MASK        "vmsltu")
    (UNSPEC_VMSLEVX_MASK         "vmsle")
    (UNSPEC_VMSLEUVX_MASK        "vmsleu")
    (UNSPEC_VMSGTVX_MASK         "vmsgt")
    (UNSPEC_VMSGTUVX_MASK        "vmsgtu")
    (UNSPEC_VMSGEVX_MASK         "vmsge")
    (UNSPEC_VMSGEUVX_MASK        "vmsgeu")
    (UNSPEC_VMSEQVI_MASK         "vmseq")
    (UNSPEC_VMSNEVI_MASK         "vmsne")
    (UNSPEC_VMSLEVI_MASK         "vmsle")
    (UNSPEC_VMSLEUVI_MASK        "vmsleu")
    (UNSPEC_VMSGTVI_MASK         "vmsgt")
    (UNSPEC_VMSGTUVI_MASK        "vmsgtu")
    (UNSPEC_VMPOPC_MASK          "vmpopc")
    (UNSPEC_VMFIRST_MASK         "vmfirst")
    (UNSPEC_VMSBF_MASK           "vmsbf")
    (UNSPEC_VMSIF_MASK           "vmsif")
    (UNSPEC_VMSOF_MASK           "vmsof")
    (UNSPEC_VANDVV_MASK          "vand")
    (UNSPEC_VORVV_MASK           "vor")
    (UNSPEC_VXORVV_MASK          "vxor")
    (UNSPEC_VANDVX_MASK          "vand")
    (UNSPEC_VORVX_MASK           "vor")
    (UNSPEC_VXORVX_MASK          "vxor")
    (UNSPEC_VANDVI_MASK          "vand")
    (UNSPEC_VORVI_MASK           "vor")
    (UNSPEC_VXORVI_MASK          "vxor")
    (UNSPEC_VSLLVV_MASK          "vsll")
    (UNSPEC_VSRLVV_MASK          "vsrl")
    (UNSPEC_VSRAVV_MASK          "vsra")
    (UNSPEC_VSLLVX_MASK          "vsll")
    (UNSPEC_VSRLVX_MASK          "vsrl")
    (UNSPEC_VSRAVX_MASK          "vsra")
    (UNSPEC_VSLLVI_MASK          "vsll")
    (UNSPEC_VSRLVI_MASK          "vsrl")
    (UNSPEC_VSRAVI_MASK          "vsra")
    (UNSPEC_VNSRLVV_MASK         "vnsrl")
    (UNSPEC_VNSRAVV_MASK         "vnsra")
    (UNSPEC_VNSRLVX_MASK         "vnsrl")
    (UNSPEC_VNSRAVX_MASK         "vnsra")
    (UNSPEC_VNSRLVI_MASK         "vnsrl")
    (UNSPEC_VNSRAVI_MASK         "vnsra")
    (UNSPEC_VADDVV_MASK          "vadd")
    (UNSPEC_VSUBVV_MASK          "vsub")
    (UNSPEC_VADDVX_MASK          "vadd")
    (UNSPEC_VSUBVX_MASK          "vsub")
    (UNSPEC_VRSUBVX_MASK         "vrsub")
    (UNSPEC_VADDVI_MASK          "vadd")
    (UNSPEC_VRSUBVI_MASK         "vrsub")
    (UNSPEC_VDIVUVV_MASK         "vdivu")
    (UNSPEC_VDIVVV_MASK          "vdiv")
    (UNSPEC_VREMUVV_MASK         "vremu")
    (UNSPEC_VREMVV_MASK          "vrem")
    (UNSPEC_VDIVUVX_MASK         "vdivu")
    (UNSPEC_VDIVVX_MASK          "vdiv")
    (UNSPEC_VREMUVX_MASK         "vremu")
    (UNSPEC_VREMVX_MASK          "vrem")
    (UNSPEC_VMINUVV_MASK         "vminu")
    (UNSPEC_VMINVV_MASK          "vmin")
    (UNSPEC_VMAXUVV_MASK         "vmaxu")
    (UNSPEC_VMAXVV_MASK          "vmax")
    (UNSPEC_VMINUVX_MASK         "vminu")
    (UNSPEC_VMINVX_MASK          "vmin")
    (UNSPEC_VMAXUVX_MASK         "vmaxu")
    (UNSPEC_VMAXVX_MASK          "vmax")
    (UNSPEC_VMULVV_MASK          "vmul")
    (UNSPEC_VMULHVV_MASK         "vmulh")
    (UNSPEC_VMULHUVV_MASK        "vmulhu")
    (UNSPEC_VMULHSUVV_MASK       "vmulhsu")
    (UNSPEC_VMULVX_MASK          "vmul")
    (UNSPEC_VMULHVX_MASK         "vmulh")
    (UNSPEC_VMULHUVX_MASK        "vmulhu")
    (UNSPEC_VMULHSUVX_MASK       "vmulhsu")
    (UNSPEC_VMACCVV_MASK         "vmacc")
    (UNSPEC_VNMSACVV_MASK        "vnmsac")
    (UNSPEC_VMADDVV_MASK         "vmadd")
    (UNSPEC_VNMSUBVV_MASK        "vnmsub")
    (UNSPEC_VMACCVX_MASK         "vmacc")
    (UNSPEC_VNMSACVX_MASK        "vnmsac")
    (UNSPEC_VMADDVX_MASK         "vmadd")
    (UNSPEC_VNMSUBVX_MASK        "vnmsub")
    (UNSPEC_VWADDUVV_MASK        "vwaddu")
    (UNSPEC_VWSUBUVV_MASK        "vwsubu")
    (UNSPEC_VWADDVV_MASK         "vwadd")
    (UNSPEC_VWSUBVV_MASK         "vwsub")
    (UNSPEC_VWADDUVX_MASK        "vwaddu")
    (UNSPEC_VWSUBUVX_MASK        "vwsubu")
    (UNSPEC_VWADDVX_MASK         "vwadd")
    (UNSPEC_VWSUBVX_MASK         "vwsub")
    (UNSPEC_VWADDUWV_MASK        "vwaddu")
    (UNSPEC_VWSUBUWV_MASK        "vwsubu")
    (UNSPEC_VWADDWV_MASK         "vwadd")
    (UNSPEC_VWSUBWV_MASK         "vwsub")
    (UNSPEC_VWADDUWX_MASK        "vwaddu")
    (UNSPEC_VWSUBUWX_MASK        "vwsubu")
    (UNSPEC_VWADDWX_MASK         "vwadd")
    (UNSPEC_VWSUBWX_MASK         "vwsub")
    (UNSPEC_VWMULVV_MASK         "vwmul")
    (UNSPEC_VWMULUVV_MASK        "vwmulu")
    (UNSPEC_VWMULSUVV_MASK       "vwmulsu")
    (UNSPEC_VWMULVX_MASK         "vwmul")
    (UNSPEC_VWMULUVX_MASK        "vwmulu")
    (UNSPEC_VWMULSUVX_MASK       "vwmulsu")
    (UNSPEC_VWMACCUVV_MASK       "vwmaccu")
    (UNSPEC_VWMACCVV_MASK        "vwmacc")
    (UNSPEC_VWMACCSUVV_MASK      "vwmaccsu")
    (UNSPEC_VWMACCUVX_MASK       "vwmaccu")
    (UNSPEC_VWMACCVX_MASK        "vwmacc")
    (UNSPEC_VWMACCSUVX_MASK      "vwmaccsu")
    (UNSPEC_VWMACCUSVX_MASK      "vwmaccus")
    (UNSPEC_VREDSUMVS_MASK       "vredsum")
    (UNSPEC_VREDMAXUVS_MASK      "vredmaxu")
    (UNSPEC_VREDMAXVS_MASK       "vredmax")
    (UNSPEC_VREDMINUVS_MASK      "vredminu")
    (UNSPEC_VREDMINVS_MASK       "vredmin")
    (UNSPEC_VREDANDVS_MASK       "vredand")
    (UNSPEC_VREDORVS_MASK        "vredor")
    (UNSPEC_VREDXORVS_MASK       "vredxor")
    (UNSPEC_VWREDSUMUVS_MASK     "vwredsumu")
    (UNSPEC_VWREDSUMVS_MASK      "vwredsum")
    (UNSPEC_VSLIDEUPVX_MASK      "vslideup")
    (UNSPEC_VSLIDEDOWNVX_MASK    "vslidedown")
    (UNSPEC_VSLIDE1UPVX_MASK     "vslide1up")
    (UNSPEC_VSLIDE1DOWNVX_MASK   "vslide1down")
    (UNSPEC_VSLIDEUPVI_MASK      "vslideup")
    (UNSPEC_VSLIDEDOWNVI_MASK    "vslidedown")
    (UNSPEC_VRGATHERVV_MASK      "vrgather")
    (UNSPEC_VRGATHERVX_MASK      "vrgather")
    (UNSPEC_VRGATHERVI_MASK      "vrgather")
    (UNSPEC_VSADDUVV_MASK        "vsaddu")
    (UNSPEC_VSADDUVX_MASK        "vsaddu")
    (UNSPEC_VSADDUVI_MASK        "vsaddu")
    (UNSPEC_VSADDVV_MASK         "vsadd")
    (UNSPEC_VSADDVX_MASK         "vsadd")
    (UNSPEC_VSADDVI_MASK         "vsadd")
    (UNSPEC_VSSUBUVV_MASK        "vssubu")
    (UNSPEC_VSSUBUVX_MASK        "vssubu")
    (UNSPEC_VSSUBVV_MASK         "vssub")
    (UNSPEC_VSSUBVX_MASK         "vssub")
    (UNSPEC_VAADDVV_MASK         "vaadd")
    (UNSPEC_VAADDVX_MASK         "vaadd")
    (UNSPEC_VAADDVI_MASK         "vaadd")
    (UNSPEC_VASUBVV_MASK         "vasub")
    (UNSPEC_VASUBVX_MASK         "vasub")
    (UNSPEC_VSMULVV_MASK         "vsmul")
    (UNSPEC_VSMULVX_MASK         "vsmul")
    (UNSPEC_VWSMACCUVV_MASK      "vwsmaccu")
    (UNSPEC_VWSMACCUVX_MASK      "vwsmaccu")
    (UNSPEC_VWSMACCVV_MASK       "vwsmacc")
    (UNSPEC_VWSMACCVX_MASK       "vwsmacc")
    (UNSPEC_VWSMACCSUVV_MASK     "vwsmaccsu")
    (UNSPEC_VWSMACCSUVX_MASK     "vwsmaccsu")
    (UNSPEC_VWSMACCUSVX_MASK     "vwsmaccus")
    (UNSPEC_VSSRLVV_MASK         "vssrl")
    (UNSPEC_VSSRLVX_MASK         "vssrl")
    (UNSPEC_VSSRLVI_MASK         "vssrl")
    (UNSPEC_VSSRAVV_MASK         "vssra")
    (UNSPEC_VSSRAVX_MASK         "vssra")
    (UNSPEC_VSSRAVI_MASK         "vssra")
    (UNSPEC_VNCLIPUVV_MASK       "vnclipu")
    (UNSPEC_VNCLIPUVX_MASK       "vnclipu")
    (UNSPEC_VNCLIPUVI_MASK       "vnclipu")
    (UNSPEC_VNCLIPVV_MASK        "vnclip")
    (UNSPEC_VNCLIPVX_MASK        "vnclip")
    (UNSPEC_VNCLIPVI_MASK        "vnclip")
    (UNSPEC_VADCVVM_MASK         "vadc")
    (UNSPEC_VADCVXM_MASK         "vadc")
    (UNSPEC_VSBCVVM_MASK         "vsbc")
    (UNSPEC_VSBCVXM_MASK         "vsbc")
    (UNSPEC_VMADCVVM_MASK        "vmadc")
    (UNSPEC_VMADCVXM_MASK        "vmadc")
    (UNSPEC_VMSBCVVM_MASK        "vmsbc")
    (UNSPEC_VMSBCVXM_MASK        "vmsbc")
    (UNSPEC_VDOTVV_MASK          "vdot")
])

;; float operation whose return type is vmask
(define_int_attr vf_opm_attr [
    (UNSPEC_VMFEQVV "vmfeq") (UNSPEC_VMFEQVV_MASK "vmfeq")
    (UNSPEC_VMFEQVF "vmfeq") (UNSPEC_VMFEQVF_MASK "vmfeq")
    (UNSPEC_VMFNEVV "vmfne") (UNSPEC_VMFNEVV_MASK "vmfne")
    (UNSPEC_VMFNEVF "vmfne") (UNSPEC_VMFNEVF_MASK "vmfne")
    (UNSPEC_VMFLTVV "vmflt") (UNSPEC_VMFLTVV_MASK "vmflt")
    (UNSPEC_VMFGTVV "vmfgt") (UNSPEC_VMFGTVV_MASK "vmfgt")
    (UNSPEC_VMFLTVF "vmflt") (UNSPEC_VMFLTVF_MASK "vmflt")
    (UNSPEC_VMFLEVV "vmfle") (UNSPEC_VMFLEVV_MASK "vmfle")
    (UNSPEC_VMFGEVV "vmfge") (UNSPEC_VMFGEVV_MASK "vmfge")
    (UNSPEC_VMFLEVF "vmfle") (UNSPEC_VMFLEVF_MASK "vmfle")
    (UNSPEC_VMFGTVF "vmfgt") (UNSPEC_VMFGTVF_MASK "vmfgt")
    (UNSPEC_VMFGEVF "vmfge") (UNSPEC_VMFGEVF_MASK "vmfge")
    (UNSPEC_VMFORDVV "vmford") (UNSPEC_VMFORDVV_MASK "vmford")
    (UNSPEC_VMFORDVF "vmford") (UNSPEC_VMFORDVF_MASK "vmford")
])

;; float operation whose return type is vfany
(define_int_attr vf_op_attr [
    (UNSPEC_VFADDVV "vfadd") (UNSPEC_VFADDVV_MASK "vfadd")
    (UNSPEC_VFADDVF "vfadd") (UNSPEC_VFADDVF_MASK "vfadd")
    (UNSPEC_VFSUBVV "vfsub") (UNSPEC_VFSUBVV_MASK "vfsub")
    (UNSPEC_VFSUBVF "vfsub") (UNSPEC_VFSUBVF_MASK "vfsub")
    (UNSPEC_VFRSUBVF "vfrsub") (UNSPEC_VFRSUBVF_MASK "vfrsub")
    (UNSPEC_VFMULVV "vfmul") (UNSPEC_VFMULVV_MASK "vfmul")
    (UNSPEC_VFMULVF "vfmul") (UNSPEC_VFMULVF_MASK "vfmul")
    (UNSPEC_VFDIVVV "vfdiv") (UNSPEC_VFDIVVV_MASK "vfdiv")
    (UNSPEC_VFDIVVF "vfdiv") (UNSPEC_VFDIVVF_MASK "vfdiv")
    (UNSPEC_VFRDIVVF "vfrdiv") (UNSPEC_VFRDIVVF_MASK "vfrdiv")
    (UNSPEC_VFMINVV "vfmin") (UNSPEC_VFMINVV_MASK "vfmin")
    (UNSPEC_VFMINVF "vfmin") (UNSPEC_VFMINVF_MASK "vfmin")
    (UNSPEC_VFMAXVV "vfmax") (UNSPEC_VFMAXVV_MASK "vfmax")
    (UNSPEC_VFMAXVF "vfmax") (UNSPEC_VFMAXVF_MASK "vfmax")
    (UNSPEC_VFSGNJVV "vfsgnj") (UNSPEC_VFSGNJVV_MASK "vfsgnj")
    (UNSPEC_VFSGNJVF "vfsgnj") (UNSPEC_VFSGNJVF_MASK "vfsgnj")
    (UNSPEC_VFSGNJNVV "vfsgnjn") (UNSPEC_VFSGNJNVV_MASK "vfsgnjn")
    (UNSPEC_VFSGNJNVF "vfsgnjn") (UNSPEC_VFSGNJNVF_MASK "vfsgnjn")
    (UNSPEC_VFSGNJXVV "vfsgnjx") (UNSPEC_VFSGNJXVV_MASK "vfsgnjx")
    (UNSPEC_VFSGNJXVF "vfsgnjx") (UNSPEC_VFSGNJXVF_MASK "vfsgnjx")
    (UNSPEC_VFDOTVV "vfdot") (UNSPEC_VFDOTVV_MASK "vfdot")
])

;; float operation whose return type is vfwiden
(define_int_attr vf_opw_attr [
    (UNSPEC_VFWADDVV "vfwadd") (UNSPEC_VFWADDVV_MASK "vfwadd")
    (UNSPEC_VFWADDVF "vfwadd") (UNSPEC_VFWADDVF_MASK "vfwadd")
    (UNSPEC_VFWSUBVV "vfwsub") (UNSPEC_VFWSUBVV_MASK "vfwsub")
    (UNSPEC_VFWSUBVF "vfwsub") (UNSPEC_VFWSUBVF_MASK "vfwsub")
    (UNSPEC_VFWADDWV "vfwadd") (UNSPEC_VFWADDWV_MASK "vfwadd")
    (UNSPEC_VFWADDWF "vfwadd") (UNSPEC_VFWADDWF_MASK "vfwadd")
    (UNSPEC_VFWSUBWV "vfwsub") (UNSPEC_VFWSUBWV_MASK "vfwsub")
    (UNSPEC_VFWSUBWF "vfwsub") (UNSPEC_VFWSUBWF_MASK "vfwsub")
    (UNSPEC_VFWMULVV "vfwmul") (UNSPEC_VFWMULVV_MASK "vfwmul")
    (UNSPEC_VFWMULVF "vfwmul") (UNSPEC_VFWMULVF_MASK "vfwmul")
])

;; float operation which is fused
(define_int_attr vf_op_fused_attr [
    (UNSPEC_VFMACCVV "vfmacc") (UNSPEC_VFMACCVV_MASK "vfmacc")
    (UNSPEC_VFMACCVF "vfmacc") (UNSPEC_VFMACCVF_MASK "vfmacc")
    (UNSPEC_VFNMACCVV "vfnmacc") (UNSPEC_VFNMACCVV_MASK "vfnmacc")
    (UNSPEC_VFNMACCVF "vfnmacc") (UNSPEC_VFNMACCVF_MASK "vfnmacc")
    (UNSPEC_VFMSACVV "vfmsac") (UNSPEC_VFMSACVV_MASK "vfmsac")
    (UNSPEC_VFMSACVF "vfmsac") (UNSPEC_VFMSACVF_MASK "vfmsac")
    (UNSPEC_VFNMSACVV "vfnmsac") (UNSPEC_VFNMSACVV_MASK "vfnmsac")
    (UNSPEC_VFNMSACVF "vfnmsac") (UNSPEC_VFNMSACVF_MASK "vfnmsac")
    (UNSPEC_VFMADDVV "vfmadd") (UNSPEC_VFMADDVV_MASK "vfmadd")
    (UNSPEC_VFMADDVF "vfmadd") (UNSPEC_VFMADDVF_MASK "vfmadd")
    (UNSPEC_VFNMADDVV "vfnmadd") (UNSPEC_VFNMADDVV_MASK "vfnmadd")
    (UNSPEC_VFNMADDVF "vfnmadd") (UNSPEC_VFNMADDVF_MASK "vfnmadd")
    (UNSPEC_VFMSUBVV "vfmsub") (UNSPEC_VFMSUBVV_MASK "vfmsub")
    (UNSPEC_VFMSUBVF "vfmsub") (UNSPEC_VFMSUBVF_MASK "vfmsub")
    (UNSPEC_VFNMSUBVV "vfnmsub") (UNSPEC_VFNMSUBVV_MASK "vfnmsub")
    (UNSPEC_VFNMSUBVF "vfnmsub") (UNSPEC_VFNMSUBVF_MASK "vfnmsub")
])

;; float operation which is fused and its return type is vfwiden
(define_int_attr vf_op_fusedw_attr [
    (UNSPEC_VFWMACCVV "vfwmacc") (UNSPEC_VFWMACCVV_MASK "vfwmacc")
    (UNSPEC_VFWMACCVF "vfwmacc") (UNSPEC_VFWMACCVF_MASK "vfwmacc")
    (UNSPEC_VFWNMACCVV "vfwnmacc") (UNSPEC_VFWNMACCVV_MASK "vfwnmacc")
    (UNSPEC_VFWNMACCVF "vfwnmacc") (UNSPEC_VFWNMACCVF_MASK "vfwnmacc")
    (UNSPEC_VFWMSACVV "vfwmsac") (UNSPEC_VFWMSACVV_MASK "vfwmsac")
    (UNSPEC_VFWMSACVF "vfwmsac") (UNSPEC_VFWMSACVF_MASK "vfwmsac")
    (UNSPEC_VFWNMSACVV "vfwnmsac") (UNSPEC_VFWNMSACVV_MASK "vfwnmsac")
    (UNSPEC_VFWNMSACVF "vfwnmsac") (UNSPEC_VFWNMSACVF_MASK "vfwnmsac")
])

;; float operation with reduction
(define_int_attr vf_op_vs_attr [
    (UNSPEC_VFREDOSUMVS "vfredosum") (UNSPEC_VFREDOSUMVS_MASK "vfredosum")
    (UNSPEC_VFREDSUMVS "vfredsum") (UNSPEC_VFREDSUMVS_MASK "vfredsum")
    (UNSPEC_VFREDMAXVS "vfredmax") (UNSPEC_VFREDMAXVS_MASK "vfredmax")
    (UNSPEC_VFREDMINVS "vfredmin") (UNSPEC_VFREDMINVS_MASK "vfredmin")
])

;; float operation with reduction and its return type is widening form
(define_int_attr vf_opw_vs_attr [
    (UNSPEC_VFWREDOSUMVS "vfwredosum") (UNSPEC_VFWREDOSUMVS_MASK "vfwredosum")
    (UNSPEC_VFWREDSUMVS "vfwredsum") (UNSPEC_VFWREDSUMVS_MASK "vfwredsum")
])
