TimeQuest Timing Analyzer report for MIPS
Tue Jun 07 19:01:57 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 43.75 MHz ; 43.75 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 69.13 MHz ; 69.13 MHz       ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -26.017 ; -19874.577    ;
; clock                         ; -13.465 ; -583.523      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.496 ; -3.658        ;
; DivisorFrequencia:inst4|inst2 ; 0.520  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.717     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -26.016 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.716     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.984 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.684     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.977 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.164      ; 26.677     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.606     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.885 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.582     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.874 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.571     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.817 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.161      ; 26.514     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.709 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.157      ; 26.402     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.271 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.952     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 25.908     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.209 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 25.861     ;
; -25.139 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.820     ;
; -25.139 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.820     ;
; -25.139 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.820     ;
; -25.139 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 25.820     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.005     ; 14.425     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.450 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.405     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.284 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.010     ; 14.239     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -13.000 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.960     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.924     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.886     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.352 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.312     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.295 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.250     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.204 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.010     ; 13.159     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -12.154 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.005     ; 13.114     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.835 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.003     ; 12.797     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.820 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.777     ;
; -11.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.611     ;
; -11.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.611     ;
; -11.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.611     ;
; -11.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 12.611     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.496 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.637      ; 0.657      ;
; -1.996 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.637      ; 0.657      ;
; -0.713 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.721      ; 2.492      ;
; -0.449 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.716      ; 2.751      ;
; -0.213 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.721      ; 2.492      ;
; 0.051  ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.716      ; 2.751      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 1.411  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 0.979      ;
; 1.660  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.228      ;
; 1.662  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.230      ;
; 1.676  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 1.246      ;
; 1.695  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.263      ;
; 1.707  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.278      ;
; 1.707  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.278      ;
; 1.714  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.285      ;
; 1.715  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 1.288      ;
; 1.716  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 1.289      ;
; 1.717  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 1.287      ;
; 1.721  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 1.294      ;
; 1.963  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.159     ; 1.538      ;
; 1.973  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 1.543      ;
; 1.975  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.157     ; 1.552      ;
; 2.208  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 1.778      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 3.113  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.167     ; 2.680      ;
; 3.156  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 2.711      ;
; 3.195  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 2.752      ;
; 3.255  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 2.812      ;
; 3.278  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.174     ; 2.838      ;
; 3.278  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.158     ; 2.854      ;
; 3.382  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.155     ; 2.961      ;
; 3.389  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.156     ; 2.967      ;
; 3.403  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.155     ; 2.982      ;
; 3.465  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.175     ; 3.024      ;
; 3.475  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.148     ; 3.061      ;
; 3.528  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.149     ; 3.113      ;
; 3.548  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 3.102      ;
; 3.588  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.155     ; 3.167      ;
; 3.601  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.149     ; 3.186      ;
; 3.604  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.173     ; 3.165      ;
; 3.614  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.155     ; 3.193      ;
; 3.614  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 3.171      ;
; 3.634  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 3.191      ;
; 3.634  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.158     ; 3.210      ;
; 3.643  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.167     ; 3.210      ;
; 3.644  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.158     ; 3.220      ;
; 3.648  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 3.205      ;
; 3.693  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 3.266      ;
; 3.723  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 3.273      ;
; 3.724  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 3.279      ;
; 3.741  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 3.296      ;
; 3.764  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 3.319      ;
; 3.768  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.158     ; 3.344      ;
; 3.776  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 3.328      ;
; 3.780  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 3.337      ;
; 3.784  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.148     ; 3.370      ;
; 3.802  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.167     ; 3.369      ;
; 3.802  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.148     ; 3.388      ;
; 3.806  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 3.389      ;
; 3.819  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 3.376      ;
; 3.820  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.142     ; 3.412      ;
; 3.823  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.157     ; 3.400      ;
; 3.832  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.144     ; 3.422      ;
; 3.836  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.158     ; 3.412      ;
; 3.859  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.153     ; 3.440      ;
; 3.861  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.153     ; 3.442      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 3.917      ;
; 1.020 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.881      ; 3.917      ;
; 1.065 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.331      ;
; 1.189 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.583      ;
; 1.189 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.583      ;
; 1.189 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.583      ;
; 1.189 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.583      ;
; 1.189 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.583      ;
; 1.220 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.486      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.256 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.643      ;
; 1.273 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.862      ; 4.651      ;
; 1.328 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.724      ;
; 1.328 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.724      ;
; 1.328 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.724      ;
; 1.328 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.724      ;
; 1.373 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]      ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.639      ;
; 1.378 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.644      ;
; 1.385 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[27]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.651      ;
; 1.423 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.822      ;
; 1.423 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.822      ;
; 1.423 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.822      ;
; 1.498 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.892      ;
; 1.498 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.892      ;
; 1.498 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.892      ;
; 1.498 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.892      ;
; 1.498 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 4.892      ;
; 1.511 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.777      ;
; 1.517 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.783      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.520 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.909      ;
; 1.536 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.866      ; 4.918      ;
; 1.536 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.866      ; 4.918      ;
; 1.536 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.866      ; 4.918      ;
; 1.536 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.866      ; 4.918      ;
; 1.536 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.866      ; 4.918      ;
; 1.536 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.866      ; 4.918      ;
; 1.548 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.875      ; 4.939      ;
; 1.554 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.941      ;
; 1.554 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.941      ;
; 1.554 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.941      ;
; 1.554 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.941      ;
; 1.554 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 4.941      ;
; 1.559 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.870      ; 4.945      ;
; 1.559 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.870      ; 4.945      ;
; 1.572 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.964      ;
; 1.572 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.964      ;
; 1.579 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 4.977      ;
; 1.579 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 4.977      ;
; 1.579 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 4.977      ;
; 1.579 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 4.977      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.580 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.973      ;
; 1.582 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.879      ; 4.977      ;
; 1.582 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.879      ; 4.977      ;
; 1.586 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.958      ;
; 1.591 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 4.980      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.594 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 4.987      ;
; 1.605 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 5.001      ;
; 1.605 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 5.001      ;
; 1.605 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 5.001      ;
; 1.605 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 5.001      ;
; 1.606 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 5.004      ;
; 1.606 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 5.004      ;
; 1.606 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 5.004      ;
; 1.606 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 5.004      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.607 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.873      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.607 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.878      ; 5.001      ;
; 1.615 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.896      ; 5.027      ;
; 1.615 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.896      ; 5.027      ;
; 1.615 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.896      ; 5.027      ;
+-------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.419  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.907 ; 10.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.350  ; 9.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.589  ; 8.589  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.444 ; 10.444 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.645  ; 9.645  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.006  ; 9.006  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 8.730  ; 8.730  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.907 ; 10.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 10.435 ; 10.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.418  ; 9.418  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.383  ; 9.383  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.663  ; 8.663  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.330  ; 8.330  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.480  ; 8.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.489  ; 8.489  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.281  ; 8.281  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.253  ; 8.253  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.167  ; 8.167  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.096  ; 8.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.893  ; 7.893  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 7.920  ; 7.920  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.496  ; 8.496  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.951  ; 7.951  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.192  ; 7.192  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 7.437  ; 7.437  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.189  ; 8.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.719  ; 8.719  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.370  ; 7.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.633  ; 7.633  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.642  ; 8.642  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.418  ; 8.418  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.490  ; 7.490  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.249  ; 7.249  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.843  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; WB_Data[*]       ; DivisorFrequencia:inst4|inst2 ; 28.550 ; 28.550 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[0]      ; DivisorFrequencia:inst4|inst2 ; 26.872 ; 26.872 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[1]      ; DivisorFrequencia:inst4|inst2 ; 16.072 ; 16.072 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[2]      ; DivisorFrequencia:inst4|inst2 ; 16.840 ; 16.840 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[3]      ; DivisorFrequencia:inst4|inst2 ; 17.560 ; 17.560 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[4]      ; DivisorFrequencia:inst4|inst2 ; 17.956 ; 17.956 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[5]      ; DivisorFrequencia:inst4|inst2 ; 18.863 ; 18.863 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[6]      ; DivisorFrequencia:inst4|inst2 ; 18.020 ; 18.020 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[7]      ; DivisorFrequencia:inst4|inst2 ; 19.957 ; 19.957 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[8]      ; DivisorFrequencia:inst4|inst2 ; 19.830 ; 19.830 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[9]      ; DivisorFrequencia:inst4|inst2 ; 20.260 ; 20.260 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[10]     ; DivisorFrequencia:inst4|inst2 ; 19.232 ; 19.232 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[11]     ; DivisorFrequencia:inst4|inst2 ; 19.445 ; 19.445 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[12]     ; DivisorFrequencia:inst4|inst2 ; 22.142 ; 22.142 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[13]     ; DivisorFrequencia:inst4|inst2 ; 21.052 ; 21.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[14]     ; DivisorFrequencia:inst4|inst2 ; 21.179 ; 21.179 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[15]     ; DivisorFrequencia:inst4|inst2 ; 20.042 ; 20.042 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[16]     ; DivisorFrequencia:inst4|inst2 ; 22.723 ; 22.723 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[17]     ; DivisorFrequencia:inst4|inst2 ; 22.819 ; 22.819 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[18]     ; DivisorFrequencia:inst4|inst2 ; 23.435 ; 23.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[19]     ; DivisorFrequencia:inst4|inst2 ; 22.720 ; 22.720 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[20]     ; DivisorFrequencia:inst4|inst2 ; 23.738 ; 23.738 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[21]     ; DivisorFrequencia:inst4|inst2 ; 24.170 ; 24.170 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[22]     ; DivisorFrequencia:inst4|inst2 ; 23.458 ; 23.458 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[23]     ; DivisorFrequencia:inst4|inst2 ; 24.104 ; 24.104 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[24]     ; DivisorFrequencia:inst4|inst2 ; 25.910 ; 25.910 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[25]     ; DivisorFrequencia:inst4|inst2 ; 25.230 ; 25.230 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[26]     ; DivisorFrequencia:inst4|inst2 ; 26.500 ; 26.500 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[27]     ; DivisorFrequencia:inst4|inst2 ; 26.606 ; 26.606 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[28]     ; DivisorFrequencia:inst4|inst2 ; 25.618 ; 25.618 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[29]     ; DivisorFrequencia:inst4|inst2 ; 27.862 ; 27.862 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[30]     ; DivisorFrequencia:inst4|inst2 ; 27.669 ; 27.669 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[31]     ; DivisorFrequencia:inst4|inst2 ; 28.550 ; 28.550 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.743  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 31.282 ; 31.282 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 31.282 ; 31.282 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 29.592 ; 29.592 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 30.044 ; 30.044 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 29.751 ; 29.751 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 29.937 ; 29.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 29.819 ; 29.819 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 29.201 ; 29.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.251 ; 29.251 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 29.932 ; 29.932 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 30.694 ; 30.694 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 29.348 ; 29.348 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 30.325 ; 30.325 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 28.171 ; 28.171 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 28.128 ; 28.128 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 29.333 ; 29.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 28.973 ; 28.973 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 28.167 ; 28.167 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 28.494 ; 28.494 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 28.916 ; 28.916 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 29.464 ; 29.464 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 28.528 ; 28.528 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.436 ; 29.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 29.122 ; 29.122 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 29.262 ; 29.262 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.075 ; 29.075 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.523 ; 29.523 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 29.246 ; 29.246 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 30.009 ; 30.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.542 ; 29.542 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.141 ; 29.141 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 30.169 ; 30.169 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 28.800 ; 28.800 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.419  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.843  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.743  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.604 ; 14.604 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.988 ; 13.988 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.604 ; 14.604 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.357 ; 13.357 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.988 ; 13.988 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.985 ; 12.985 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.089 ; 11.089 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.532 ; 11.532 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 10.278 ; 10.278 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.294 ; 11.294 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.071 ; 11.071 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 10.863 ; 10.863 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.719 ; 10.719 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.332 ; 12.332 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.620 ; 11.620 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 12.477 ; 12.477 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 12.262 ; 12.262 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.876 ; 11.876 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 10.837 ; 10.837 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.305 ; 11.305 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.441 ; 11.441 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.353 ; 11.353 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 12.985 ; 12.985 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 10.865 ; 10.865 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.801 ; 10.801 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.088 ; 11.088 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.107 ; 11.107 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 14.819 ; 14.819 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 14.336 ; 14.336 ; Fall       ; clock                         ;
; Link             ; clock                         ; 15.863 ; 15.863 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.191 ; 14.191 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.690 ; 13.690 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.449 ; 14.449 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.347 ; 14.347 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.449 ; 14.449 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.695 ; 12.695 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.604 ; 14.604 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 16.458 ; 16.458 ; Fall       ; clock                         ;
; WB_Data[*]       ; clock                         ; 32.210 ; 32.210 ; Fall       ; clock                         ;
;  WB_Data[0]      ; clock                         ; 30.532 ; 30.532 ; Fall       ; clock                         ;
;  WB_Data[1]      ; clock                         ; 19.933 ; 19.933 ; Fall       ; clock                         ;
;  WB_Data[2]      ; clock                         ; 20.654 ; 20.654 ; Fall       ; clock                         ;
;  WB_Data[3]      ; clock                         ; 21.220 ; 21.220 ; Fall       ; clock                         ;
;  WB_Data[4]      ; clock                         ; 21.513 ; 21.513 ; Fall       ; clock                         ;
;  WB_Data[5]      ; clock                         ; 22.471 ; 22.471 ; Fall       ; clock                         ;
;  WB_Data[6]      ; clock                         ; 21.680 ; 21.680 ; Fall       ; clock                         ;
;  WB_Data[7]      ; clock                         ; 23.617 ; 23.617 ; Fall       ; clock                         ;
;  WB_Data[8]      ; clock                         ; 23.490 ; 23.490 ; Fall       ; clock                         ;
;  WB_Data[9]      ; clock                         ; 23.920 ; 23.920 ; Fall       ; clock                         ;
;  WB_Data[10]     ; clock                         ; 22.892 ; 22.892 ; Fall       ; clock                         ;
;  WB_Data[11]     ; clock                         ; 23.105 ; 23.105 ; Fall       ; clock                         ;
;  WB_Data[12]     ; clock                         ; 25.802 ; 25.802 ; Fall       ; clock                         ;
;  WB_Data[13]     ; clock                         ; 24.712 ; 24.712 ; Fall       ; clock                         ;
;  WB_Data[14]     ; clock                         ; 24.839 ; 24.839 ; Fall       ; clock                         ;
;  WB_Data[15]     ; clock                         ; 23.702 ; 23.702 ; Fall       ; clock                         ;
;  WB_Data[16]     ; clock                         ; 26.383 ; 26.383 ; Fall       ; clock                         ;
;  WB_Data[17]     ; clock                         ; 26.479 ; 26.479 ; Fall       ; clock                         ;
;  WB_Data[18]     ; clock                         ; 27.095 ; 27.095 ; Fall       ; clock                         ;
;  WB_Data[19]     ; clock                         ; 26.380 ; 26.380 ; Fall       ; clock                         ;
;  WB_Data[20]     ; clock                         ; 27.398 ; 27.398 ; Fall       ; clock                         ;
;  WB_Data[21]     ; clock                         ; 27.830 ; 27.830 ; Fall       ; clock                         ;
;  WB_Data[22]     ; clock                         ; 27.118 ; 27.118 ; Fall       ; clock                         ;
;  WB_Data[23]     ; clock                         ; 27.764 ; 27.764 ; Fall       ; clock                         ;
;  WB_Data[24]     ; clock                         ; 29.570 ; 29.570 ; Fall       ; clock                         ;
;  WB_Data[25]     ; clock                         ; 28.890 ; 28.890 ; Fall       ; clock                         ;
;  WB_Data[26]     ; clock                         ; 30.160 ; 30.160 ; Fall       ; clock                         ;
;  WB_Data[27]     ; clock                         ; 30.266 ; 30.266 ; Fall       ; clock                         ;
;  WB_Data[28]     ; clock                         ; 29.278 ; 29.278 ; Fall       ; clock                         ;
;  WB_Data[29]     ; clock                         ; 31.522 ; 31.522 ; Fall       ; clock                         ;
;  WB_Data[30]     ; clock                         ; 31.329 ; 31.329 ; Fall       ; clock                         ;
;  WB_Data[31]     ; clock                         ; 32.210 ; 32.210 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.364 ; 11.364 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.264 ; 11.264 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.364 ; 11.364 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 10.689 ; 10.689 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.081 ; 11.081 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 10.863 ; 10.863 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.719 ; 10.719 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.337 ; 12.337 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 10.960 ; 10.960 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.327 ; 11.327 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 12.477 ; 12.477 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.089 ; 11.089 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.506 ; 11.506 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.520 ; 11.520 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.294 ; 11.294 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.071 ; 11.071 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.460 ; 11.460 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.665 ; 11.665 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 10.709 ; 10.709 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 12.121 ; 12.121 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.327 ; 11.327 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 12.322 ; 12.322 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.891 ; 11.891 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 10.785 ; 10.785 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 10.817 ; 10.817 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.315 ; 11.315 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 11.461 ; 11.461 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 12.310 ; 12.310 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 11.542 ; 11.542 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.785 ; 11.785 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 34.942 ; 34.942 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.942 ; 34.942 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 33.252 ; 33.252 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 33.704 ; 33.704 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 33.411 ; 33.411 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.597 ; 33.597 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 33.479 ; 33.479 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 32.861 ; 32.861 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 32.911 ; 32.911 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 33.592 ; 33.592 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.354 ; 34.354 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 33.008 ; 33.008 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 33.985 ; 33.985 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 31.831 ; 31.831 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 31.788 ; 31.788 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 32.993 ; 32.993 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 32.633 ; 32.633 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 31.827 ; 31.827 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 32.154 ; 32.154 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 32.576 ; 32.576 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 33.124 ; 33.124 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 32.188 ; 32.188 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 33.096 ; 33.096 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 32.782 ; 32.782 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 32.922 ; 32.922 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 32.735 ; 32.735 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.183 ; 33.183 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 32.906 ; 32.906 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.669 ; 33.669 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 33.202 ; 33.202 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 32.801 ; 32.801 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 33.829 ; 33.829 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 32.460 ; 32.460 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 10.865 ; 10.865 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.801 ; 10.801 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.088 ; 11.088 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.107 ; 11.107 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.729 ; 10.729 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.337 ; 12.337 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 10.960 ; 10.960 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.357 ; 11.357 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.461 ; 11.461 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 11.785 ; 11.785 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.866 ; 11.866 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.248 ; 11.248 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.866 ; 11.866 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 10.827 ; 10.827 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.315 ; 11.315 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.081 ; 11.081 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.419  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.192  ; 7.192  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.350  ; 9.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.589  ; 8.589  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.444 ; 10.444 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.645  ; 9.645  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.006  ; 9.006  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 8.730  ; 8.730  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.907 ; 10.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 10.435 ; 10.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.418  ; 9.418  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.383  ; 9.383  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.663  ; 8.663  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.330  ; 8.330  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.480  ; 8.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.489  ; 8.489  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.281  ; 8.281  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.253  ; 8.253  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.167  ; 8.167  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.096  ; 8.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.893  ; 7.893  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 7.920  ; 7.920  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.496  ; 8.496  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.951  ; 7.951  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.192  ; 7.192  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 7.437  ; 7.437  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.189  ; 8.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.719  ; 8.719  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.370  ; 7.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.633  ; 7.633  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.642  ; 8.642  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.418  ; 8.418  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.490  ; 7.490  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.249  ; 7.249  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.843  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; WB_Data[*]       ; DivisorFrequencia:inst4|inst2 ; 9.149  ; 9.149  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[0]      ; DivisorFrequencia:inst4|inst2 ; 9.816  ; 9.816  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[1]      ; DivisorFrequencia:inst4|inst2 ; 9.563  ; 9.563  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[2]      ; DivisorFrequencia:inst4|inst2 ; 9.650  ; 9.650  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[3]      ; DivisorFrequencia:inst4|inst2 ; 11.701 ; 11.701 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[4]      ; DivisorFrequencia:inst4|inst2 ; 10.829 ; 10.829 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[5]      ; DivisorFrequencia:inst4|inst2 ; 12.264 ; 12.264 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[6]      ; DivisorFrequencia:inst4|inst2 ; 11.217 ; 11.217 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[7]      ; DivisorFrequencia:inst4|inst2 ; 11.212 ; 11.212 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[8]      ; DivisorFrequencia:inst4|inst2 ; 10.769 ; 10.769 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[9]      ; DivisorFrequencia:inst4|inst2 ; 11.277 ; 11.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[10]     ; DivisorFrequencia:inst4|inst2 ; 10.720 ; 10.720 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[11]     ; DivisorFrequencia:inst4|inst2 ; 10.139 ; 10.139 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[12]     ; DivisorFrequencia:inst4|inst2 ; 11.626 ; 11.626 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[13]     ; DivisorFrequencia:inst4|inst2 ; 10.137 ; 10.137 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[14]     ; DivisorFrequencia:inst4|inst2 ; 10.368 ; 10.368 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[15]     ; DivisorFrequencia:inst4|inst2 ; 9.149  ; 9.149  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[16]     ; DivisorFrequencia:inst4|inst2 ; 12.320 ; 12.320 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[17]     ; DivisorFrequencia:inst4|inst2 ; 10.681 ; 10.681 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[18]     ; DivisorFrequencia:inst4|inst2 ; 11.081 ; 11.081 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[19]     ; DivisorFrequencia:inst4|inst2 ; 10.268 ; 10.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[20]     ; DivisorFrequencia:inst4|inst2 ; 10.759 ; 10.759 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[21]     ; DivisorFrequencia:inst4|inst2 ; 10.462 ; 10.462 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[22]     ; DivisorFrequencia:inst4|inst2 ; 9.575  ; 9.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[23]     ; DivisorFrequencia:inst4|inst2 ; 9.683  ; 9.683  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[24]     ; DivisorFrequencia:inst4|inst2 ; 11.915 ; 11.915 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[25]     ; DivisorFrequencia:inst4|inst2 ; 10.136 ; 10.136 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[26]     ; DivisorFrequencia:inst4|inst2 ; 11.062 ; 11.062 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[27]     ; DivisorFrequencia:inst4|inst2 ; 9.783  ; 9.783  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[28]     ; DivisorFrequencia:inst4|inst2 ; 9.381  ; 9.381  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[29]     ; DivisorFrequencia:inst4|inst2 ; 10.874 ; 10.874 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[30]     ; DivisorFrequencia:inst4|inst2 ; 10.650 ; 10.650 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[31]     ; DivisorFrequencia:inst4|inst2 ; 10.465 ; 10.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.743  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 8.448  ; 8.448  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 10.806 ; 10.806 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 9.365  ; 9.365  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 9.373  ; 9.373  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 8.764  ; 8.764  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 11.205 ; 11.205 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 10.717 ; 10.717 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 8.900  ; 8.900  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 9.715  ; 9.715  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 9.462  ; 9.462  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 11.441 ; 11.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 11.578 ; 11.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 11.224 ; 11.224 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 8.599  ; 8.599  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 8.448  ; 8.448  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 9.656  ; 9.656  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.486  ; 9.486  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 9.948  ; 9.948  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 9.011  ; 9.011  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 9.308  ; 9.308  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 10.607 ; 10.607 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 10.627 ; 10.627 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 9.957  ; 9.957  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 9.387  ; 9.387  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.646  ; 9.646  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 9.446  ; 9.446  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 10.097 ; 10.097 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.632  ; 9.632  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 9.872  ; 9.872  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 10.058 ; 10.058 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 10.541 ; 10.541 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 10.160 ; 10.160 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 9.239  ; 9.239  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.419  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.843  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.743  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.863 ; 12.863 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.863 ; 12.863 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.063 ; 13.063 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.554 ; 12.554 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.863 ; 12.863 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.089 ; 11.089 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.532 ; 11.532 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 10.278 ; 10.278 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.294 ; 11.294 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.071 ; 11.071 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 10.863 ; 10.863 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.719 ; 10.719 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.332 ; 12.332 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.620 ; 11.620 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 12.477 ; 12.477 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 12.262 ; 12.262 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.876 ; 11.876 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 10.837 ; 10.837 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.305 ; 11.305 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.441 ; 11.441 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.353 ; 11.353 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 12.985 ; 12.985 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 10.865 ; 10.865 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.801 ; 10.801 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.088 ; 11.088 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.107 ; 11.107 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 13.679 ; 13.679 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 12.028 ; 12.028 ; Fall       ; clock                         ;
; Link             ; clock                         ; 13.700 ; 13.700 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.555 ; 12.555 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 12.203 ; 12.203 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 11.973 ; 11.973 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 12.806 ; 12.806 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.907 ; 12.907 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 11.973 ; 11.973 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.063 ; 13.063 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
; WB_Data[*]       ; clock                         ; 11.996 ; 11.996 ; Fall       ; clock                         ;
;  WB_Data[0]      ; clock                         ; 14.247 ; 14.247 ; Fall       ; clock                         ;
;  WB_Data[1]      ; clock                         ; 12.601 ; 12.601 ; Fall       ; clock                         ;
;  WB_Data[2]      ; clock                         ; 12.220 ; 12.220 ; Fall       ; clock                         ;
;  WB_Data[3]      ; clock                         ; 12.532 ; 12.532 ; Fall       ; clock                         ;
;  WB_Data[4]      ; clock                         ; 12.740 ; 12.740 ; Fall       ; clock                         ;
;  WB_Data[5]      ; clock                         ; 13.706 ; 13.706 ; Fall       ; clock                         ;
;  WB_Data[6]      ; clock                         ; 12.445 ; 12.445 ; Fall       ; clock                         ;
;  WB_Data[7]      ; clock                         ; 13.192 ; 13.192 ; Fall       ; clock                         ;
;  WB_Data[8]      ; clock                         ; 13.651 ; 13.651 ; Fall       ; clock                         ;
;  WB_Data[9]      ; clock                         ; 13.432 ; 13.432 ; Fall       ; clock                         ;
;  WB_Data[10]     ; clock                         ; 13.625 ; 13.625 ; Fall       ; clock                         ;
;  WB_Data[11]     ; clock                         ; 12.446 ; 12.446 ; Fall       ; clock                         ;
;  WB_Data[12]     ; clock                         ; 14.183 ; 14.183 ; Fall       ; clock                         ;
;  WB_Data[13]     ; clock                         ; 11.996 ; 11.996 ; Fall       ; clock                         ;
;  WB_Data[14]     ; clock                         ; 13.712 ; 13.712 ; Fall       ; clock                         ;
;  WB_Data[15]     ; clock                         ; 12.526 ; 12.526 ; Fall       ; clock                         ;
;  WB_Data[16]     ; clock                         ; 13.824 ; 13.824 ; Fall       ; clock                         ;
;  WB_Data[17]     ; clock                         ; 13.669 ; 13.669 ; Fall       ; clock                         ;
;  WB_Data[18]     ; clock                         ; 13.261 ; 13.261 ; Fall       ; clock                         ;
;  WB_Data[19]     ; clock                         ; 13.725 ; 13.725 ; Fall       ; clock                         ;
;  WB_Data[20]     ; clock                         ; 13.081 ; 13.081 ; Fall       ; clock                         ;
;  WB_Data[21]     ; clock                         ; 13.131 ; 13.131 ; Fall       ; clock                         ;
;  WB_Data[22]     ; clock                         ; 13.044 ; 13.044 ; Fall       ; clock                         ;
;  WB_Data[23]     ; clock                         ; 12.980 ; 12.980 ; Fall       ; clock                         ;
;  WB_Data[24]     ; clock                         ; 13.276 ; 13.276 ; Fall       ; clock                         ;
;  WB_Data[25]     ; clock                         ; 14.130 ; 14.130 ; Fall       ; clock                         ;
;  WB_Data[26]     ; clock                         ; 13.677 ; 13.677 ; Fall       ; clock                         ;
;  WB_Data[27]     ; clock                         ; 13.551 ; 13.551 ; Fall       ; clock                         ;
;  WB_Data[28]     ; clock                         ; 12.596 ; 12.596 ; Fall       ; clock                         ;
;  WB_Data[29]     ; clock                         ; 13.831 ; 13.831 ; Fall       ; clock                         ;
;  WB_Data[30]     ; clock                         ; 14.670 ; 14.670 ; Fall       ; clock                         ;
;  WB_Data[31]     ; clock                         ; 14.510 ; 14.510 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.364 ; 11.364 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.264 ; 11.264 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.364 ; 11.364 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 10.689 ; 10.689 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.081 ; 11.081 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 10.863 ; 10.863 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.719 ; 10.719 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.337 ; 12.337 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 10.960 ; 10.960 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.327 ; 11.327 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 12.477 ; 12.477 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.089 ; 11.089 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.506 ; 11.506 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.520 ; 11.520 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.294 ; 11.294 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.071 ; 11.071 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.460 ; 11.460 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.665 ; 11.665 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 10.709 ; 10.709 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 12.121 ; 12.121 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.327 ; 11.327 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 12.322 ; 12.322 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.891 ; 11.891 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 10.785 ; 10.785 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 10.817 ; 10.817 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.315 ; 11.315 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 11.461 ; 11.461 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 12.310 ; 12.310 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 11.542 ; 11.542 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.785 ; 11.785 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 11.925 ; 11.925 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.689 ; 16.689 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 14.992 ; 14.992 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 11.925 ; 11.925 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 12.789 ; 12.789 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 13.121 ; 13.121 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 12.794 ; 12.794 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 12.858 ; 12.858 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 12.213 ; 12.213 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 13.312 ; 13.312 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 14.140 ; 14.140 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 14.171 ; 14.171 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 15.079 ; 15.079 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 13.245 ; 13.245 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 13.777 ; 13.777 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 13.922 ; 13.922 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 12.682 ; 12.682 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 13.454 ; 13.454 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 13.376 ; 13.376 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 14.894 ; 14.894 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 12.873 ; 12.873 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 14.415 ; 14.415 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 13.929 ; 13.929 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 14.768 ; 14.768 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 13.955 ; 13.955 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 14.726 ; 14.726 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 14.257 ; 14.257 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 14.595 ; 14.595 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 15.147 ; 15.147 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 14.583 ; 14.583 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 15.399 ; 15.399 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 14.076 ; 14.076 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 10.865 ; 10.865 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.801 ; 10.801 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.088 ; 11.088 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.107 ; 11.107 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 10.729 ; 10.729 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.729 ; 10.729 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.337 ; 12.337 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 10.960 ; 10.960 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.357 ; 11.357 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.461 ; 11.461 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 11.785 ; 11.785 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.248 ; 11.248 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.866 ; 11.866 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 10.827 ; 10.827 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.315 ; 11.315 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.081 ; 11.081 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -11.576 ; -9061.529     ;
; clock                         ; -5.975  ; -278.339      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.529 ; -2.982        ;
; DivisorFrequencia:inst4|inst2 ; -0.134 ; -0.134        ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.576 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.147     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.574 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.145     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.555 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.126     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.549 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.039      ; 12.120     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.088     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.517 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.085     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.495 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.063     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.460 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.036      ; 12.028     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.431 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.032      ; 11.995     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.236 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.791     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.002     ; 11.752     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.218 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.763     ;
; -11.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.711     ;
; -11.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.711     ;
; -11.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.711     ;
; -11.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 11.711     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.975 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.970      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.969 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.960      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.909 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.900      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.786 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.777      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.775      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.755 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.750      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.550 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.545      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.511 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.502      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.442 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.433      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.423 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.004     ; 6.418      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.236      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.233 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.006     ; 6.226      ;
; -5.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.211      ;
; -5.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.211      ;
; -5.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.211      ;
; -5.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.008     ; 6.211      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.529 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.603      ; 0.367      ;
; -1.029 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.603      ; 0.367      ;
; -0.785 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.688      ; 1.182      ;
; -0.668 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.684      ; 1.295      ;
; -0.285 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.688      ; 1.182      ;
; -0.168 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.684      ; 1.295      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.892  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 0.489      ;
; 1.009  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 0.606      ;
; 1.012  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 0.609      ;
; 1.017  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.039     ; 0.616      ;
; 1.027  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.039     ; 0.626      ;
; 1.028  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.038     ; 0.628      ;
; 1.029  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 0.626      ;
; 1.030  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.038     ; 0.630      ;
; 1.033  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.038     ; 0.633      ;
; 1.035  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 0.637      ;
; 1.037  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 0.639      ;
; 1.040  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 0.642      ;
; 1.148  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.039     ; 0.747      ;
; 1.148  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 0.752      ;
; 1.157  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.032     ; 0.763      ;
; 1.261  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.039     ; 0.860      ;
; 1.608  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 1.205      ;
; 1.675  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.053     ; 1.260      ;
; 1.700  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.047     ; 1.291      ;
; 1.700  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.050     ; 1.288      ;
; 1.726  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.330      ;
; 1.727  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.051     ; 1.314      ;
; 1.729  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 1.337      ;
; 1.773  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.031     ; 1.380      ;
; 1.778  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.033     ; 1.383      ;
; 1.793  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.407      ;
; 1.799  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 1.396      ;
; 1.813  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.046     ; 1.405      ;
; 1.816  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 1.424      ;
; 1.832  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.049     ; 1.421      ;
; 1.848  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.050     ; 1.436      ;
; 1.874  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.053     ; 1.459      ;
; 1.875  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.485      ;
; 1.881  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.491      ;
; 1.889  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.051     ; 1.476      ;
; 1.890  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.051     ; 1.477      ;
; 1.892  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.496      ;
; 1.896  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.032     ; 1.502      ;
; 1.897  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.056     ; 1.479      ;
; 1.898  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.502      ;
; 1.907  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.521      ;
; 1.911  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.053     ; 1.496      ;
; 1.912  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.054     ; 1.496      ;
; 1.913  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 1.510      ;
; 1.915  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.053     ; 1.500      ;
; 1.916  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.022     ; 1.532      ;
; 1.917  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.035     ; 1.520      ;
; 1.930  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.549      ;
; 1.942  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.052     ; 1.528      ;
; 1.943  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.557      ;
; 1.953  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|07 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.035     ; 1.556      ;
; 1.953  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.567      ;
; 1.954  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.558      ;
; 1.962  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.571      ;
; 1.969  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.020     ; 1.587      ;
; 1.972  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 1.569      ;
; 1.973  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.015     ; 1.596      ;
; 1.978  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.051     ; 1.565      ;
; 1.986  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.590      ;
; 1.988  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.035     ; 1.591      ;
; 1.992  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.050     ; 1.580      ;
; 1.995  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 1.603      ;
; 1.995  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.020     ; 1.613      ;
; 1.997  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.611      ;
; 1.998  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.050     ; 1.586      ;
; 2.002  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.053     ; 1.587      ;
; 2.006  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.013     ; 1.631      ;
; 2.007  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 1.615      ;
; 2.008  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.033     ; 1.613      ;
; 2.009  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.619      ;
; 2.009  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.618      ;
; 2.010  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.022     ; 1.626      ;
; 2.015  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.022     ; 1.631      ;
; 2.017  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.621      ;
; 2.019  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.053     ; 1.604      ;
; 2.021  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|07 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 1.618      ;
; 2.026  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.636      ;
; 2.027  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.049     ; 1.616      ;
; 2.027  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.642      ;
; 2.029  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.639      ;
; 2.029  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.017     ; 1.650      ;
; 2.033  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.054     ; 1.617      ;
; 2.036  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.045     ; 1.629      ;
; 2.037  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.013     ; 1.662      ;
; 2.038  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.650      ;
; 2.039  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.032     ; 1.645      ;
; 2.041  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.035     ; 1.644      ;
; 2.043  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.647      ;
; 2.043  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.041     ; 1.640      ;
; 2.044  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 1.648      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.134 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.724      ; 1.883      ;
; 0.142  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.156      ;
; 0.142  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.156      ;
; 0.142  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.156      ;
; 0.142  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.156      ;
; 0.142  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.156      ;
; 0.211  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.227      ;
; 0.211  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.227      ;
; 0.211  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.227      ;
; 0.211  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.227      ;
; 0.220  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.706      ; 2.219      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.223  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.232      ;
; 0.278  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.726      ; 2.297      ;
; 0.278  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.726      ; 2.297      ;
; 0.278  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.726      ; 2.297      ;
; 0.319  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.334      ;
; 0.319  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.334      ;
; 0.322  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.334      ;
; 0.322  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.334      ;
; 0.323  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.337      ;
; 0.323  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.337      ;
; 0.323  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.337      ;
; 0.323  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.337      ;
; 0.323  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.337      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.347      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.355      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.355      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.355      ;
; 0.337  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.355      ;
; 0.338  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.354      ;
; 0.338  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.354      ;
; 0.338  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.354      ;
; 0.338  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.354      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.342  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.356      ;
; 0.343  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.354      ;
; 0.344  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.353      ;
; 0.344  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.353      ;
; 0.346  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.351      ;
; 0.346  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.351      ;
; 0.346  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.351      ;
; 0.346  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.351      ;
; 0.346  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.351      ;
; 0.346  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.351      ;
; 0.347  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.357      ;
; 0.347  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.357      ;
; 0.347  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.357      ;
; 0.347  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.357      ;
; 0.347  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.357      ;
; 0.353  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.362      ;
; 0.353  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.362      ;
; 0.353  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.362      ;
; 0.353  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.362      ;
; 0.353  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.362      ;
; 0.353  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.362      ;
; 0.360  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.368      ;
; 0.363  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.372      ;
; 0.366  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.384      ;
; 0.366  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.384      ;
; 0.366  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.384      ;
; 0.366  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.725      ; 2.384      ;
; 0.366  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 1.724      ; 1.883      ;
; 0.367  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.700      ; 2.360      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.368  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.381      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.379  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.392      ;
; 0.383  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.396      ;
; 0.383  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.396      ;
; 0.383  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.396      ;
; 0.383  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.396      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.819  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.818  ; 5.818  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.084  ; 5.084  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.764  ; 4.764  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.659  ; 5.659  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.337  ; 5.337  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.958  ; 4.958  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 4.869  ; 4.869  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.818  ; 5.818  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.721  ; 5.721  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.074  ; 5.074  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.053  ; 5.053  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.706  ; 4.706  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.607  ; 4.607  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.626  ; 4.626  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.658  ; 4.658  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.577  ; 4.577  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.547  ; 4.547  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.441  ; 4.441  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.409  ; 4.409  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.323  ; 4.323  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.343  ; 4.343  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.619  ; 4.619  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.398  ; 4.398  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 3.998  ; 3.998  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.089  ; 4.089  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.426  ; 4.426  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.715  ; 4.715  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.049  ; 4.049  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.186  ; 4.186  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.706  ; 4.706  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.563  ; 4.563  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.113  ; 4.113  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.004  ; 4.004  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.908  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; WB_Data[*]       ; DivisorFrequencia:inst4|inst2 ; 13.076 ; 13.076 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[0]      ; DivisorFrequencia:inst4|inst2 ; 12.334 ; 12.334 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[1]      ; DivisorFrequencia:inst4|inst2 ; 8.003  ; 8.003  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[2]      ; DivisorFrequencia:inst4|inst2 ; 8.296  ; 8.296  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[3]      ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[4]      ; DivisorFrequencia:inst4|inst2 ; 8.762  ; 8.762  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[5]      ; DivisorFrequencia:inst4|inst2 ; 9.311  ; 9.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[6]      ; DivisorFrequencia:inst4|inst2 ; 8.720  ; 8.720  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[7]      ; DivisorFrequencia:inst4|inst2 ; 9.583  ; 9.583  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[8]      ; DivisorFrequencia:inst4|inst2 ; 9.504  ; 9.504  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[9]      ; DivisorFrequencia:inst4|inst2 ; 9.739  ; 9.739  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[10]     ; DivisorFrequencia:inst4|inst2 ; 9.189  ; 9.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[11]     ; DivisorFrequencia:inst4|inst2 ; 9.268  ; 9.268  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[12]     ; DivisorFrequencia:inst4|inst2 ; 10.520 ; 10.520 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[13]     ; DivisorFrequencia:inst4|inst2 ; 10.001 ; 10.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[14]     ; DivisorFrequencia:inst4|inst2 ; 10.022 ; 10.022 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[15]     ; DivisorFrequencia:inst4|inst2 ; 9.488  ; 9.488  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[16]     ; DivisorFrequencia:inst4|inst2 ; 10.750 ; 10.750 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[17]     ; DivisorFrequencia:inst4|inst2 ; 10.669 ; 10.669 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[18]     ; DivisorFrequencia:inst4|inst2 ; 10.998 ; 10.998 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[19]     ; DivisorFrequencia:inst4|inst2 ; 10.656 ; 10.656 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[20]     ; DivisorFrequencia:inst4|inst2 ; 11.071 ; 11.071 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[21]     ; DivisorFrequencia:inst4|inst2 ; 11.241 ; 11.241 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[22]     ; DivisorFrequencia:inst4|inst2 ; 10.905 ; 10.905 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[23]     ; DivisorFrequencia:inst4|inst2 ; 11.180 ; 11.180 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[24]     ; DivisorFrequencia:inst4|inst2 ; 12.023 ; 12.023 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[25]     ; DivisorFrequencia:inst4|inst2 ; 11.681 ; 11.681 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[26]     ; DivisorFrequencia:inst4|inst2 ; 12.250 ; 12.250 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[27]     ; DivisorFrequencia:inst4|inst2 ; 12.271 ; 12.271 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[28]     ; DivisorFrequencia:inst4|inst2 ; 11.783 ; 11.783 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[29]     ; DivisorFrequencia:inst4|inst2 ; 12.800 ; 12.800 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[30]     ; DivisorFrequencia:inst4|inst2 ; 12.729 ; 12.729 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[31]     ; DivisorFrequencia:inst4|inst2 ; 13.076 ; 13.076 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.518  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 14.451 ; 14.451 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 14.451 ; 14.451 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 13.584 ; 13.584 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 13.739 ; 13.739 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 13.635 ; 13.635 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 13.693 ; 13.693 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.590 ; 13.590 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 13.335 ; 13.335 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.318 ; 13.318 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 13.628 ; 13.628 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 14.044 ; 14.044 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.420 ; 13.420 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 13.861 ; 13.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 12.847 ; 12.847 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 12.809 ; 12.809 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 13.414 ; 13.414 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 13.181 ; 13.181 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 12.849 ; 12.849 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 12.971 ; 12.971 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 13.222 ; 13.222 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 13.435 ; 13.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 12.982 ; 12.982 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 13.420 ; 13.420 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 13.303 ; 13.303 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 13.355 ; 13.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 13.217 ; 13.217 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 13.488 ; 13.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 13.408 ; 13.408 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 13.704 ; 13.704 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 13.605 ; 13.605 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 13.252 ; 13.252 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 13.902 ; 13.902 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 13.124 ; 13.124 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.819  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.908  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.518  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.981  ; 7.981  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.613  ; 7.613  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.981  ; 7.981  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.520  ; 7.520  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.613  ; 7.613  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 7.281  ; 7.281  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 7.259  ; 7.259  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.399  ; 6.399  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.223  ; 6.223  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.604  ; 6.604  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.671  ; 6.671  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 5.986  ; 5.986  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.434  ; 6.434  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.401  ; 6.401  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.613  ; 6.613  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.239  ; 6.239  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.630  ; 6.630  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.278  ; 6.278  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.976  ; 6.976  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.570  ; 6.570  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.649  ; 6.649  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 7.032  ; 7.032  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.876  ; 6.876  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.819  ; 6.819  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.267  ; 6.267  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.262  ; 6.262  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.460  ; 6.460  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.563  ; 6.563  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.520  ; 6.520  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 7.074  ; 7.074  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.613  ; 6.613  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 7.281  ; 7.281  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.327  ; 6.327  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.268  ; 6.268  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 5.908  ; 5.908  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.408  ; 6.408  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.939  ; 6.939  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.414  ; 6.414  ; Fall       ; clock                         ;
; Jump             ; clock                         ; 8.094  ; 8.094  ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 7.891  ; 7.891  ; Fall       ; clock                         ;
; Link             ; clock                         ; 8.566  ; 8.566  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.805  ; 7.805  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.658  ; 7.658  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 7.940  ; 7.940  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.895  ; 7.895  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.940  ; 7.940  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.134  ; 7.134  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.981  ; 7.981  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.792  ; 8.792  ; Fall       ; clock                         ;
; WB_Data[*]       ; clock                         ; 15.393 ; 15.393 ; Fall       ; clock                         ;
;  WB_Data[0]      ; clock                         ; 14.651 ; 14.651 ; Fall       ; clock                         ;
;  WB_Data[1]      ; clock                         ; 10.368 ; 10.368 ; Fall       ; clock                         ;
;  WB_Data[2]      ; clock                         ; 10.675 ; 10.675 ; Fall       ; clock                         ;
;  WB_Data[3]      ; clock                         ; 10.947 ; 10.947 ; Fall       ; clock                         ;
;  WB_Data[4]      ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  WB_Data[5]      ; clock                         ; 11.528 ; 11.528 ; Fall       ; clock                         ;
;  WB_Data[6]      ; clock                         ; 11.037 ; 11.037 ; Fall       ; clock                         ;
;  WB_Data[7]      ; clock                         ; 11.900 ; 11.900 ; Fall       ; clock                         ;
;  WB_Data[8]      ; clock                         ; 11.821 ; 11.821 ; Fall       ; clock                         ;
;  WB_Data[9]      ; clock                         ; 12.056 ; 12.056 ; Fall       ; clock                         ;
;  WB_Data[10]     ; clock                         ; 11.506 ; 11.506 ; Fall       ; clock                         ;
;  WB_Data[11]     ; clock                         ; 11.585 ; 11.585 ; Fall       ; clock                         ;
;  WB_Data[12]     ; clock                         ; 12.837 ; 12.837 ; Fall       ; clock                         ;
;  WB_Data[13]     ; clock                         ; 12.318 ; 12.318 ; Fall       ; clock                         ;
;  WB_Data[14]     ; clock                         ; 12.339 ; 12.339 ; Fall       ; clock                         ;
;  WB_Data[15]     ; clock                         ; 11.805 ; 11.805 ; Fall       ; clock                         ;
;  WB_Data[16]     ; clock                         ; 13.067 ; 13.067 ; Fall       ; clock                         ;
;  WB_Data[17]     ; clock                         ; 12.986 ; 12.986 ; Fall       ; clock                         ;
;  WB_Data[18]     ; clock                         ; 13.315 ; 13.315 ; Fall       ; clock                         ;
;  WB_Data[19]     ; clock                         ; 12.973 ; 12.973 ; Fall       ; clock                         ;
;  WB_Data[20]     ; clock                         ; 13.388 ; 13.388 ; Fall       ; clock                         ;
;  WB_Data[21]     ; clock                         ; 13.558 ; 13.558 ; Fall       ; clock                         ;
;  WB_Data[22]     ; clock                         ; 13.222 ; 13.222 ; Fall       ; clock                         ;
;  WB_Data[23]     ; clock                         ; 13.497 ; 13.497 ; Fall       ; clock                         ;
;  WB_Data[24]     ; clock                         ; 14.340 ; 14.340 ; Fall       ; clock                         ;
;  WB_Data[25]     ; clock                         ; 13.998 ; 13.998 ; Fall       ; clock                         ;
;  WB_Data[26]     ; clock                         ; 14.567 ; 14.567 ; Fall       ; clock                         ;
;  WB_Data[27]     ; clock                         ; 14.588 ; 14.588 ; Fall       ; clock                         ;
;  WB_Data[28]     ; clock                         ; 14.100 ; 14.100 ; Fall       ; clock                         ;
;  WB_Data[29]     ; clock                         ; 15.117 ; 15.117 ; Fall       ; clock                         ;
;  WB_Data[30]     ; clock                         ; 15.046 ; 15.046 ; Fall       ; clock                         ;
;  WB_Data[31]     ; clock                         ; 15.393 ; 15.393 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 7.258  ; 7.258  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 7.258  ; 7.258  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.534  ; 6.534  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.220  ; 6.220  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.470  ; 6.470  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.706  ; 6.706  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.118  ; 6.118  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.259  ; 7.259  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 7.259  ; 7.259  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.534  ; 6.534  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.210  ; 6.210  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.599  ; 6.599  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.671  ; 6.671  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.006  ; 6.006  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.414  ; 6.414  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.613  ; 6.613  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.239  ; 6.239  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.630  ; 6.630  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.278  ; 6.278  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.981  ; 6.981  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.333  ; 6.333  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.505  ; 6.505  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 7.032  ; 7.032  ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 7.258  ; 7.258  ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 7.258  ; 7.258  ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.399  ; 6.399  ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.223  ; 6.223  ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.579  ; 6.579  ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.666  ; 6.666  ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.118  ; 6.118  ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.434  ; 6.434  ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.401  ; 6.401  ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.643  ; 6.643  ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.409  ; 6.409  ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.672  ; 6.672  ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.265  ; 6.265  ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.893  ; 6.893  ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.570  ; 6.570  ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.505  ; 6.505  ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 7.020  ; 7.020  ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.936  ; 6.936  ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.827  ; 6.827  ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.258  ; 6.258  ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.242  ; 6.242  ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.470  ; 6.470  ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.583  ; 6.583  ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.540  ; 6.540  ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 7.030  ; 7.030  ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.623  ; 6.623  ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.690  ; 6.690  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 16.768 ; 16.768 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.768 ; 16.768 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 15.901 ; 15.901 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 16.056 ; 16.056 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 15.952 ; 15.952 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 16.010 ; 16.010 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 15.907 ; 15.907 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 15.652 ; 15.652 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 15.635 ; 15.635 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 15.945 ; 15.945 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 16.361 ; 16.361 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 15.737 ; 15.737 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 16.178 ; 16.178 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 15.164 ; 15.164 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 15.126 ; 15.126 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 15.731 ; 15.731 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 15.498 ; 15.498 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 15.166 ; 15.166 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 15.288 ; 15.288 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 15.539 ; 15.539 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 15.752 ; 15.752 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 15.299 ; 15.299 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 15.737 ; 15.737 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 15.620 ; 15.620 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 15.672 ; 15.672 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 15.534 ; 15.534 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 15.805 ; 15.805 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 15.725 ; 15.725 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.021 ; 16.021 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 15.922 ; 15.922 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 15.569 ; 15.569 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 16.219 ; 16.219 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 15.441 ; 15.441 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.939  ; 6.939  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.327  ; 6.327  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.268  ; 6.268  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 5.908  ; 5.908  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.408  ; 6.408  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.939  ; 6.939  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.414  ; 6.414  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 7.020  ; 7.020  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.285  ; 6.285  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.981  ; 6.981  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.333  ; 6.333  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.535  ; 6.535  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 7.020  ; 7.020  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 7.074  ; 7.074  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.583  ; 6.583  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.540  ; 6.540  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 7.074  ; 7.074  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.613  ; 6.613  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.690  ; 6.690  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.809  ; 6.809  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.439  ; 6.439  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.809  ; 6.809  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.267  ; 6.267  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.252  ; 6.252  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.470  ; 6.470  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.682  ; 6.682  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.414  ; 6.414  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.613  ; 6.613  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.269  ; 6.269  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.682  ; 6.682  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.819 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 3.998 ; 3.998 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.084 ; 5.084 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.764 ; 4.764 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.659 ; 5.659 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.337 ; 5.337 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.958 ; 4.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 4.869 ; 4.869 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.818 ; 5.818 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.721 ; 5.721 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.074 ; 5.074 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.053 ; 5.053 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.706 ; 4.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.607 ; 4.607 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.626 ; 4.626 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.658 ; 4.658 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.577 ; 4.577 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.547 ; 4.547 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.441 ; 4.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.409 ; 4.409 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.323 ; 4.323 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.343 ; 4.343 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.619 ; 4.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.398 ; 4.398 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 3.998 ; 3.998 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.089 ; 4.089 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.426 ; 4.426 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.715 ; 4.715 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.049 ; 4.049 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.186 ; 4.186 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.706 ; 4.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.563 ; 4.563 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.113 ; 4.113 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.004 ; 4.004 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.908 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; WB_Data[*]       ; DivisorFrequencia:inst4|inst2 ; 4.861 ; 4.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[0]      ; DivisorFrequencia:inst4|inst2 ; 5.189 ; 5.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[1]      ; DivisorFrequencia:inst4|inst2 ; 5.144 ; 5.144 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[2]      ; DivisorFrequencia:inst4|inst2 ; 5.129 ; 5.129 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[3]      ; DivisorFrequencia:inst4|inst2 ; 6.219 ; 6.219 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[4]      ; DivisorFrequencia:inst4|inst2 ; 5.646 ; 5.646 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[5]      ; DivisorFrequencia:inst4|inst2 ; 6.465 ; 6.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[6]      ; DivisorFrequencia:inst4|inst2 ; 5.816 ; 5.816 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[7]      ; DivisorFrequencia:inst4|inst2 ; 5.841 ; 5.841 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[8]      ; DivisorFrequencia:inst4|inst2 ; 5.665 ; 5.665 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[9]      ; DivisorFrequencia:inst4|inst2 ; 5.899 ; 5.899 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[10]     ; DivisorFrequencia:inst4|inst2 ; 5.632 ; 5.632 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[11]     ; DivisorFrequencia:inst4|inst2 ; 5.343 ; 5.343 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[12]     ; DivisorFrequencia:inst4|inst2 ; 5.989 ; 5.989 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[13]     ; DivisorFrequencia:inst4|inst2 ; 5.359 ; 5.359 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[14]     ; DivisorFrequencia:inst4|inst2 ; 5.441 ; 5.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[15]     ; DivisorFrequencia:inst4|inst2 ; 4.861 ; 4.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[16]     ; DivisorFrequencia:inst4|inst2 ; 6.406 ; 6.406 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[17]     ; DivisorFrequencia:inst4|inst2 ; 5.546 ; 5.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[18]     ; DivisorFrequencia:inst4|inst2 ; 5.768 ; 5.768 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[19]     ; DivisorFrequencia:inst4|inst2 ; 5.385 ; 5.385 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[20]     ; DivisorFrequencia:inst4|inst2 ; 5.634 ; 5.634 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[21]     ; DivisorFrequencia:inst4|inst2 ; 5.466 ; 5.466 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[22]     ; DivisorFrequencia:inst4|inst2 ; 5.052 ; 5.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[23]     ; DivisorFrequencia:inst4|inst2 ; 5.095 ; 5.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[24]     ; DivisorFrequencia:inst4|inst2 ; 6.145 ; 6.145 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[25]     ; DivisorFrequencia:inst4|inst2 ; 5.331 ; 5.331 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[26]     ; DivisorFrequencia:inst4|inst2 ; 5.844 ; 5.844 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[27]     ; DivisorFrequencia:inst4|inst2 ; 5.142 ; 5.142 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[28]     ; DivisorFrequencia:inst4|inst2 ; 4.931 ; 4.931 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[29]     ; DivisorFrequencia:inst4|inst2 ; 5.687 ; 5.687 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[30]     ; DivisorFrequencia:inst4|inst2 ; 5.578 ; 5.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[31]     ; DivisorFrequencia:inst4|inst2 ; 5.471 ; 5.471 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.518 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.491 ; 4.491 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 5.800 ; 5.800 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 5.026 ; 5.026 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.001 ; 5.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 4.769 ; 4.769 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.787 ; 5.787 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.546 ; 5.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.762 ; 4.762 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.046 ; 5.046 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 4.981 ; 4.981 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.947 ; 5.947 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 6.014 ; 6.014 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.820 ; 5.820 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.551 ; 4.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 4.491 ; 4.491 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.088 ; 5.088 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 4.928 ; 4.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.196 ; 5.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 4.724 ; 4.724 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.906 ; 4.906 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.472 ; 5.472 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.478 ; 5.478 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.168 ; 5.168 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 4.936 ; 4.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.032 ; 5.032 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 4.899 ; 4.899 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.259 ; 5.259 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.089 ; 5.089 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 5.178 ; 5.178 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.382 ; 5.382 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.422 ; 5.422 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.436 ; 5.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.856 ; 4.856 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.819 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.908 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.518 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.087 ; 7.087 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 7.259 ; 7.259 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.399 ; 6.399 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.223 ; 6.223 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.604 ; 6.604 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.671 ; 6.671 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 5.986 ; 5.986 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.401 ; 6.401 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.239 ; 6.239 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.630 ; 6.630 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.278 ; 6.278 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.976 ; 6.976 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.570 ; 6.570 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.649 ; 6.649 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 7.032 ; 7.032 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.876 ; 6.876 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.819 ; 6.819 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.267 ; 6.267 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.262 ; 6.262 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.460 ; 6.460 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.563 ; 6.563 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.520 ; 6.520 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 7.074 ; 7.074 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 7.281 ; 7.281 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.327 ; 6.327 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.268 ; 6.268 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.939 ; 6.939 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 7.588 ; 7.588 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 6.837 ; 6.837 ; Fall       ; clock                         ;
; Link             ; clock                         ; 7.559 ; 7.559 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.044 ; 7.044 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.966 ; 6.966 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.791 ; 6.791 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.172 ; 7.172 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.220 ; 7.220 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.791 ; 6.791 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.134 ; 7.134 ; Fall       ; clock                         ;
; WB_Data[*]       ; clock                         ; 6.814 ; 6.814 ; Fall       ; clock                         ;
;  WB_Data[0]      ; clock                         ; 7.795 ; 7.795 ; Fall       ; clock                         ;
;  WB_Data[1]      ; clock                         ; 7.147 ; 7.147 ; Fall       ; clock                         ;
;  WB_Data[2]      ; clock                         ; 6.882 ; 6.882 ; Fall       ; clock                         ;
;  WB_Data[3]      ; clock                         ; 7.079 ; 7.079 ; Fall       ; clock                         ;
;  WB_Data[4]      ; clock                         ; 7.129 ; 7.129 ; Fall       ; clock                         ;
;  WB_Data[5]      ; clock                         ; 7.626 ; 7.626 ; Fall       ; clock                         ;
;  WB_Data[6]      ; clock                         ; 6.992 ; 6.992 ; Fall       ; clock                         ;
;  WB_Data[7]      ; clock                         ; 7.354 ; 7.354 ; Fall       ; clock                         ;
;  WB_Data[8]      ; clock                         ; 7.539 ; 7.539 ; Fall       ; clock                         ;
;  WB_Data[9]      ; clock                         ; 7.473 ; 7.473 ; Fall       ; clock                         ;
;  WB_Data[10]     ; clock                         ; 7.564 ; 7.564 ; Fall       ; clock                         ;
;  WB_Data[11]     ; clock                         ; 6.963 ; 6.963 ; Fall       ; clock                         ;
;  WB_Data[12]     ; clock                         ; 7.794 ; 7.794 ; Fall       ; clock                         ;
;  WB_Data[13]     ; clock                         ; 6.814 ; 6.814 ; Fall       ; clock                         ;
;  WB_Data[14]     ; clock                         ; 7.590 ; 7.590 ; Fall       ; clock                         ;
;  WB_Data[15]     ; clock                         ; 7.037 ; 7.037 ; Fall       ; clock                         ;
;  WB_Data[16]     ; clock                         ; 7.654 ; 7.654 ; Fall       ; clock                         ;
;  WB_Data[17]     ; clock                         ; 7.543 ; 7.543 ; Fall       ; clock                         ;
;  WB_Data[18]     ; clock                         ; 7.409 ; 7.409 ; Fall       ; clock                         ;
;  WB_Data[19]     ; clock                         ; 7.580 ; 7.580 ; Fall       ; clock                         ;
;  WB_Data[20]     ; clock                         ; 7.300 ; 7.300 ; Fall       ; clock                         ;
;  WB_Data[21]     ; clock                         ; 7.313 ; 7.313 ; Fall       ; clock                         ;
;  WB_Data[22]     ; clock                         ; 7.250 ; 7.250 ; Fall       ; clock                         ;
;  WB_Data[23]     ; clock                         ; 7.223 ; 7.223 ; Fall       ; clock                         ;
;  WB_Data[24]     ; clock                         ; 7.408 ; 7.408 ; Fall       ; clock                         ;
;  WB_Data[25]     ; clock                         ; 7.778 ; 7.778 ; Fall       ; clock                         ;
;  WB_Data[26]     ; clock                         ; 7.553 ; 7.553 ; Fall       ; clock                         ;
;  WB_Data[27]     ; clock                         ; 7.496 ; 7.496 ; Fall       ; clock                         ;
;  WB_Data[28]     ; clock                         ; 7.051 ; 7.051 ; Fall       ; clock                         ;
;  WB_Data[29]     ; clock                         ; 7.649 ; 7.649 ; Fall       ; clock                         ;
;  WB_Data[30]     ; clock                         ; 8.048 ; 8.048 ; Fall       ; clock                         ;
;  WB_Data[31]     ; clock                         ; 7.946 ; 7.946 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.534 ; 6.534 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.220 ; 6.220 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.470 ; 6.470 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.706 ; 6.706 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.006 ; 6.006 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 7.259 ; 7.259 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.534 ; 6.534 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.210 ; 6.210 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.599 ; 6.599 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.671 ; 6.671 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.006 ; 6.006 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.239 ; 6.239 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.630 ; 6.630 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.278 ; 6.278 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.981 ; 6.981 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.505 ; 6.505 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 7.032 ; 7.032 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.399 ; 6.399 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.223 ; 6.223 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.579 ; 6.579 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.666 ; 6.666 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.401 ; 6.401 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.409 ; 6.409 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.672 ; 6.672 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.265 ; 6.265 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.893 ; 6.893 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.570 ; 6.570 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.505 ; 6.505 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 7.020 ; 7.020 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.936 ; 6.936 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.827 ; 6.827 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.242 ; 6.242 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.470 ; 6.470 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.583 ; 6.583 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.540 ; 6.540 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 7.030 ; 7.030 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.690 ; 6.690 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.722 ; 6.722 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 9.059 ; 9.059 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.232 ; 8.232 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.722 ; 6.722 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.138 ; 7.138 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.282 ; 7.282 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.055 ; 7.055 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.137 ; 7.137 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 6.823 ; 6.823 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.293 ; 7.293 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.740 ; 7.740 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.778 ; 7.778 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 8.240 ; 8.240 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.282 ; 7.282 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.483 ; 7.483 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.857 ; 7.857 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.617 ; 7.617 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.080 ; 7.080 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.431 ; 7.431 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.412 ; 7.412 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.068 ; 8.068 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.120 ; 7.120 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.915 ; 7.915 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.698 ; 7.698 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 8.057 ; 8.057 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.594 ; 7.594 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.982 ; 7.982 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.856 ; 7.856 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.976 ; 7.976 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.309 ; 8.309 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.882 ; 7.882 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 8.408 ; 8.408 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 7.659 ; 7.659 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.327 ; 6.327 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.268 ; 6.268 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.939 ; 6.939 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.285 ; 6.285 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.285 ; 6.285 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.981 ; 6.981 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.535 ; 6.535 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 7.020 ; 7.020 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.540 ; 6.540 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.583 ; 6.583 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.540 ; 6.540 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 7.074 ; 7.074 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.690 ; 6.690 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.439 ; 6.439 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.809 ; 6.809 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.267 ; 6.267 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.470 ; 6.470 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.269 ; 6.269 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.269 ; 6.269 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.682 ; 6.682 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -26.017    ; -2.496 ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -26.017    ; -0.134 ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -13.465    ; -2.496 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -20458.1   ; -3.658 ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -19874.577 ; -0.134 ; N/A      ; N/A     ; -1024.000           ;
;  clock                         ; -583.523   ; -3.658 ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.419  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.907 ; 10.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.350  ; 9.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.589  ; 8.589  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.444 ; 10.444 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.645  ; 9.645  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.006  ; 9.006  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 8.730  ; 8.730  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.907 ; 10.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 10.435 ; 10.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.418  ; 9.418  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.383  ; 9.383  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.663  ; 8.663  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.330  ; 8.330  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.480  ; 8.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.489  ; 8.489  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.281  ; 8.281  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.253  ; 8.253  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.167  ; 8.167  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.096  ; 8.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.893  ; 7.893  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 7.920  ; 7.920  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.496  ; 8.496  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.951  ; 7.951  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.192  ; 7.192  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 7.437  ; 7.437  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.189  ; 8.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.719  ; 8.719  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.370  ; 7.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.633  ; 7.633  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.642  ; 8.642  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.418  ; 8.418  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.490  ; 7.490  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.249  ; 7.249  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.843  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; WB_Data[*]       ; DivisorFrequencia:inst4|inst2 ; 28.550 ; 28.550 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[0]      ; DivisorFrequencia:inst4|inst2 ; 26.872 ; 26.872 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[1]      ; DivisorFrequencia:inst4|inst2 ; 16.072 ; 16.072 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[2]      ; DivisorFrequencia:inst4|inst2 ; 16.840 ; 16.840 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[3]      ; DivisorFrequencia:inst4|inst2 ; 17.560 ; 17.560 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[4]      ; DivisorFrequencia:inst4|inst2 ; 17.956 ; 17.956 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[5]      ; DivisorFrequencia:inst4|inst2 ; 18.863 ; 18.863 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[6]      ; DivisorFrequencia:inst4|inst2 ; 18.020 ; 18.020 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[7]      ; DivisorFrequencia:inst4|inst2 ; 19.957 ; 19.957 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[8]      ; DivisorFrequencia:inst4|inst2 ; 19.830 ; 19.830 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[9]      ; DivisorFrequencia:inst4|inst2 ; 20.260 ; 20.260 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[10]     ; DivisorFrequencia:inst4|inst2 ; 19.232 ; 19.232 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[11]     ; DivisorFrequencia:inst4|inst2 ; 19.445 ; 19.445 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[12]     ; DivisorFrequencia:inst4|inst2 ; 22.142 ; 22.142 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[13]     ; DivisorFrequencia:inst4|inst2 ; 21.052 ; 21.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[14]     ; DivisorFrequencia:inst4|inst2 ; 21.179 ; 21.179 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[15]     ; DivisorFrequencia:inst4|inst2 ; 20.042 ; 20.042 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[16]     ; DivisorFrequencia:inst4|inst2 ; 22.723 ; 22.723 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[17]     ; DivisorFrequencia:inst4|inst2 ; 22.819 ; 22.819 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[18]     ; DivisorFrequencia:inst4|inst2 ; 23.435 ; 23.435 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[19]     ; DivisorFrequencia:inst4|inst2 ; 22.720 ; 22.720 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[20]     ; DivisorFrequencia:inst4|inst2 ; 23.738 ; 23.738 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[21]     ; DivisorFrequencia:inst4|inst2 ; 24.170 ; 24.170 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[22]     ; DivisorFrequencia:inst4|inst2 ; 23.458 ; 23.458 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[23]     ; DivisorFrequencia:inst4|inst2 ; 24.104 ; 24.104 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[24]     ; DivisorFrequencia:inst4|inst2 ; 25.910 ; 25.910 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[25]     ; DivisorFrequencia:inst4|inst2 ; 25.230 ; 25.230 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[26]     ; DivisorFrequencia:inst4|inst2 ; 26.500 ; 26.500 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[27]     ; DivisorFrequencia:inst4|inst2 ; 26.606 ; 26.606 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[28]     ; DivisorFrequencia:inst4|inst2 ; 25.618 ; 25.618 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[29]     ; DivisorFrequencia:inst4|inst2 ; 27.862 ; 27.862 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[30]     ; DivisorFrequencia:inst4|inst2 ; 27.669 ; 27.669 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[31]     ; DivisorFrequencia:inst4|inst2 ; 28.550 ; 28.550 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.743  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 31.282 ; 31.282 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 31.282 ; 31.282 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 29.592 ; 29.592 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 30.044 ; 30.044 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 29.751 ; 29.751 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 29.937 ; 29.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 29.819 ; 29.819 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 29.201 ; 29.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.251 ; 29.251 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 29.932 ; 29.932 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 30.694 ; 30.694 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 29.348 ; 29.348 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 30.325 ; 30.325 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 28.171 ; 28.171 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 28.128 ; 28.128 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 29.333 ; 29.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 28.973 ; 28.973 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 28.167 ; 28.167 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 28.494 ; 28.494 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 28.916 ; 28.916 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 29.464 ; 29.464 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 28.528 ; 28.528 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.436 ; 29.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 29.122 ; 29.122 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 29.262 ; 29.262 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.075 ; 29.075 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.523 ; 29.523 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 29.246 ; 29.246 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 30.009 ; 30.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.542 ; 29.542 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.141 ; 29.141 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 30.169 ; 30.169 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 28.800 ; 28.800 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.419  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.843  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.743  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.604 ; 14.604 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.988 ; 13.988 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.604 ; 14.604 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.357 ; 13.357 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.988 ; 13.988 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.985 ; 12.985 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.089 ; 11.089 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.532 ; 11.532 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 10.278 ; 10.278 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.294 ; 11.294 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.071 ; 11.071 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 10.863 ; 10.863 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.719 ; 10.719 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 12.332 ; 12.332 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.620 ; 11.620 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 12.477 ; 12.477 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 12.262 ; 12.262 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.876 ; 11.876 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 10.837 ; 10.837 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.305 ; 11.305 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.441 ; 11.441 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.353 ; 11.353 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 12.985 ; 12.985 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 10.865 ; 10.865 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.801 ; 10.801 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.088 ; 11.088 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.107 ; 11.107 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 14.819 ; 14.819 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 14.336 ; 14.336 ; Fall       ; clock                         ;
; Link             ; clock                         ; 15.863 ; 15.863 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.191 ; 14.191 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.690 ; 13.690 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.449 ; 14.449 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.347 ; 14.347 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.449 ; 14.449 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.695 ; 12.695 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.604 ; 14.604 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 16.458 ; 16.458 ; Fall       ; clock                         ;
; WB_Data[*]       ; clock                         ; 32.210 ; 32.210 ; Fall       ; clock                         ;
;  WB_Data[0]      ; clock                         ; 30.532 ; 30.532 ; Fall       ; clock                         ;
;  WB_Data[1]      ; clock                         ; 19.933 ; 19.933 ; Fall       ; clock                         ;
;  WB_Data[2]      ; clock                         ; 20.654 ; 20.654 ; Fall       ; clock                         ;
;  WB_Data[3]      ; clock                         ; 21.220 ; 21.220 ; Fall       ; clock                         ;
;  WB_Data[4]      ; clock                         ; 21.513 ; 21.513 ; Fall       ; clock                         ;
;  WB_Data[5]      ; clock                         ; 22.471 ; 22.471 ; Fall       ; clock                         ;
;  WB_Data[6]      ; clock                         ; 21.680 ; 21.680 ; Fall       ; clock                         ;
;  WB_Data[7]      ; clock                         ; 23.617 ; 23.617 ; Fall       ; clock                         ;
;  WB_Data[8]      ; clock                         ; 23.490 ; 23.490 ; Fall       ; clock                         ;
;  WB_Data[9]      ; clock                         ; 23.920 ; 23.920 ; Fall       ; clock                         ;
;  WB_Data[10]     ; clock                         ; 22.892 ; 22.892 ; Fall       ; clock                         ;
;  WB_Data[11]     ; clock                         ; 23.105 ; 23.105 ; Fall       ; clock                         ;
;  WB_Data[12]     ; clock                         ; 25.802 ; 25.802 ; Fall       ; clock                         ;
;  WB_Data[13]     ; clock                         ; 24.712 ; 24.712 ; Fall       ; clock                         ;
;  WB_Data[14]     ; clock                         ; 24.839 ; 24.839 ; Fall       ; clock                         ;
;  WB_Data[15]     ; clock                         ; 23.702 ; 23.702 ; Fall       ; clock                         ;
;  WB_Data[16]     ; clock                         ; 26.383 ; 26.383 ; Fall       ; clock                         ;
;  WB_Data[17]     ; clock                         ; 26.479 ; 26.479 ; Fall       ; clock                         ;
;  WB_Data[18]     ; clock                         ; 27.095 ; 27.095 ; Fall       ; clock                         ;
;  WB_Data[19]     ; clock                         ; 26.380 ; 26.380 ; Fall       ; clock                         ;
;  WB_Data[20]     ; clock                         ; 27.398 ; 27.398 ; Fall       ; clock                         ;
;  WB_Data[21]     ; clock                         ; 27.830 ; 27.830 ; Fall       ; clock                         ;
;  WB_Data[22]     ; clock                         ; 27.118 ; 27.118 ; Fall       ; clock                         ;
;  WB_Data[23]     ; clock                         ; 27.764 ; 27.764 ; Fall       ; clock                         ;
;  WB_Data[24]     ; clock                         ; 29.570 ; 29.570 ; Fall       ; clock                         ;
;  WB_Data[25]     ; clock                         ; 28.890 ; 28.890 ; Fall       ; clock                         ;
;  WB_Data[26]     ; clock                         ; 30.160 ; 30.160 ; Fall       ; clock                         ;
;  WB_Data[27]     ; clock                         ; 30.266 ; 30.266 ; Fall       ; clock                         ;
;  WB_Data[28]     ; clock                         ; 29.278 ; 29.278 ; Fall       ; clock                         ;
;  WB_Data[29]     ; clock                         ; 31.522 ; 31.522 ; Fall       ; clock                         ;
;  WB_Data[30]     ; clock                         ; 31.329 ; 31.329 ; Fall       ; clock                         ;
;  WB_Data[31]     ; clock                         ; 32.210 ; 32.210 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.364 ; 11.364 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.264 ; 11.264 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 12.970 ; 12.970 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.364 ; 11.364 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 10.689 ; 10.689 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.526 ; 11.526 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.081 ; 11.081 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 10.863 ; 10.863 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.570 ; 11.570 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.719 ; 10.719 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 12.337 ; 12.337 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 10.960 ; 10.960 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.327 ; 11.327 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 12.477 ; 12.477 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 12.969 ; 12.969 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.089 ; 11.089 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.506 ; 11.506 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.520 ; 11.520 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 10.565 ; 10.565 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.294 ; 11.294 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.071 ; 11.071 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.460 ; 11.460 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 11.199 ; 11.199 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.665 ; 11.665 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 10.709 ; 10.709 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 12.121 ; 12.121 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.327 ; 11.327 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 12.322 ; 12.322 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.891 ; 11.891 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 10.785 ; 10.785 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 10.817 ; 10.817 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.315 ; 11.315 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 11.461 ; 11.461 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 12.310 ; 12.310 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 11.542 ; 11.542 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.785 ; 11.785 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 34.942 ; 34.942 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.942 ; 34.942 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 33.252 ; 33.252 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 33.704 ; 33.704 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 33.411 ; 33.411 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.597 ; 33.597 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 33.479 ; 33.479 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 32.861 ; 32.861 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 32.911 ; 32.911 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 33.592 ; 33.592 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.354 ; 34.354 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 33.008 ; 33.008 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 33.985 ; 33.985 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 31.831 ; 31.831 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 31.788 ; 31.788 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 32.993 ; 32.993 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 32.633 ; 32.633 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 31.827 ; 31.827 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 32.154 ; 32.154 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 32.576 ; 32.576 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 33.124 ; 33.124 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 32.188 ; 32.188 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 33.096 ; 33.096 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 32.782 ; 32.782 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 32.922 ; 32.922 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 32.735 ; 32.735 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.183 ; 33.183 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 32.906 ; 32.906 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.669 ; 33.669 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 33.202 ; 33.202 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 32.801 ; 32.801 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 33.829 ; 33.829 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 32.460 ; 32.460 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 10.865 ; 10.865 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.801 ; 10.801 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.087 ; 10.087 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.088 ; 11.088 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.466 ; 12.466 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.107 ; 11.107 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.729 ; 10.729 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 12.337 ; 12.337 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 10.960 ; 10.960 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.357 ; 11.357 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 12.465 ; 12.465 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.461 ; 11.461 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.373 ; 11.373 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 12.382 ; 12.382 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 11.785 ; 11.785 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.866 ; 11.866 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.248 ; 11.248 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.866 ; 11.866 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.819 ; 10.819 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 10.827 ; 10.827 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.315 ; 11.315 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.081 ; 11.081 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.819 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 3.998 ; 3.998 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.084 ; 5.084 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.764 ; 4.764 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.659 ; 5.659 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.337 ; 5.337 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.958 ; 4.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 4.869 ; 4.869 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.818 ; 5.818 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.721 ; 5.721 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.074 ; 5.074 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.053 ; 5.053 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.706 ; 4.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.607 ; 4.607 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.626 ; 4.626 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.658 ; 4.658 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.577 ; 4.577 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.547 ; 4.547 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.441 ; 4.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.409 ; 4.409 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.323 ; 4.323 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.343 ; 4.343 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.619 ; 4.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.398 ; 4.398 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 3.998 ; 3.998 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.089 ; 4.089 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.426 ; 4.426 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.715 ; 4.715 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.049 ; 4.049 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.186 ; 4.186 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.706 ; 4.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.563 ; 4.563 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.113 ; 4.113 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.004 ; 4.004 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.908 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; WB_Data[*]       ; DivisorFrequencia:inst4|inst2 ; 4.861 ; 4.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[0]      ; DivisorFrequencia:inst4|inst2 ; 5.189 ; 5.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[1]      ; DivisorFrequencia:inst4|inst2 ; 5.144 ; 5.144 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[2]      ; DivisorFrequencia:inst4|inst2 ; 5.129 ; 5.129 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[3]      ; DivisorFrequencia:inst4|inst2 ; 6.219 ; 6.219 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[4]      ; DivisorFrequencia:inst4|inst2 ; 5.646 ; 5.646 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[5]      ; DivisorFrequencia:inst4|inst2 ; 6.465 ; 6.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[6]      ; DivisorFrequencia:inst4|inst2 ; 5.816 ; 5.816 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[7]      ; DivisorFrequencia:inst4|inst2 ; 5.841 ; 5.841 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[8]      ; DivisorFrequencia:inst4|inst2 ; 5.665 ; 5.665 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[9]      ; DivisorFrequencia:inst4|inst2 ; 5.899 ; 5.899 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[10]     ; DivisorFrequencia:inst4|inst2 ; 5.632 ; 5.632 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[11]     ; DivisorFrequencia:inst4|inst2 ; 5.343 ; 5.343 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[12]     ; DivisorFrequencia:inst4|inst2 ; 5.989 ; 5.989 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[13]     ; DivisorFrequencia:inst4|inst2 ; 5.359 ; 5.359 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[14]     ; DivisorFrequencia:inst4|inst2 ; 5.441 ; 5.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[15]     ; DivisorFrequencia:inst4|inst2 ; 4.861 ; 4.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[16]     ; DivisorFrequencia:inst4|inst2 ; 6.406 ; 6.406 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[17]     ; DivisorFrequencia:inst4|inst2 ; 5.546 ; 5.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[18]     ; DivisorFrequencia:inst4|inst2 ; 5.768 ; 5.768 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[19]     ; DivisorFrequencia:inst4|inst2 ; 5.385 ; 5.385 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[20]     ; DivisorFrequencia:inst4|inst2 ; 5.634 ; 5.634 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[21]     ; DivisorFrequencia:inst4|inst2 ; 5.466 ; 5.466 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[22]     ; DivisorFrequencia:inst4|inst2 ; 5.052 ; 5.052 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[23]     ; DivisorFrequencia:inst4|inst2 ; 5.095 ; 5.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[24]     ; DivisorFrequencia:inst4|inst2 ; 6.145 ; 6.145 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[25]     ; DivisorFrequencia:inst4|inst2 ; 5.331 ; 5.331 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[26]     ; DivisorFrequencia:inst4|inst2 ; 5.844 ; 5.844 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[27]     ; DivisorFrequencia:inst4|inst2 ; 5.142 ; 5.142 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[28]     ; DivisorFrequencia:inst4|inst2 ; 4.931 ; 4.931 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[29]     ; DivisorFrequencia:inst4|inst2 ; 5.687 ; 5.687 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[30]     ; DivisorFrequencia:inst4|inst2 ; 5.578 ; 5.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  WB_Data[31]     ; DivisorFrequencia:inst4|inst2 ; 5.471 ; 5.471 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.518 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.491 ; 4.491 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 5.800 ; 5.800 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 5.026 ; 5.026 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.001 ; 5.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 4.769 ; 4.769 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.787 ; 5.787 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.546 ; 5.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.762 ; 4.762 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.046 ; 5.046 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 4.981 ; 4.981 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.947 ; 5.947 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 6.014 ; 6.014 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.820 ; 5.820 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.551 ; 4.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 4.491 ; 4.491 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.088 ; 5.088 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 4.928 ; 4.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.196 ; 5.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 4.724 ; 4.724 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.906 ; 4.906 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.472 ; 5.472 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.478 ; 5.478 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.168 ; 5.168 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 4.936 ; 4.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.032 ; 5.032 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 4.899 ; 4.899 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.259 ; 5.259 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.089 ; 5.089 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 5.178 ; 5.178 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.382 ; 5.382 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.422 ; 5.422 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.436 ; 5.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.856 ; 4.856 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.819 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.908 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.518 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.087 ; 7.087 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 7.259 ; 7.259 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.399 ; 6.399 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.223 ; 6.223 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.604 ; 6.604 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.671 ; 6.671 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 5.986 ; 5.986 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.401 ; 6.401 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.239 ; 6.239 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.630 ; 6.630 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.278 ; 6.278 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.976 ; 6.976 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.570 ; 6.570 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.649 ; 6.649 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 7.032 ; 7.032 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.876 ; 6.876 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.819 ; 6.819 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.267 ; 6.267 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.262 ; 6.262 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.460 ; 6.460 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.563 ; 6.563 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.520 ; 6.520 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 7.074 ; 7.074 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 7.281 ; 7.281 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.327 ; 6.327 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.268 ; 6.268 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.939 ; 6.939 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 7.588 ; 7.588 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 6.837 ; 6.837 ; Fall       ; clock                         ;
; Link             ; clock                         ; 7.559 ; 7.559 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.044 ; 7.044 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.966 ; 6.966 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.791 ; 6.791 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.172 ; 7.172 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.220 ; 7.220 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.791 ; 6.791 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.134 ; 7.134 ; Fall       ; clock                         ;
; WB_Data[*]       ; clock                         ; 6.814 ; 6.814 ; Fall       ; clock                         ;
;  WB_Data[0]      ; clock                         ; 7.795 ; 7.795 ; Fall       ; clock                         ;
;  WB_Data[1]      ; clock                         ; 7.147 ; 7.147 ; Fall       ; clock                         ;
;  WB_Data[2]      ; clock                         ; 6.882 ; 6.882 ; Fall       ; clock                         ;
;  WB_Data[3]      ; clock                         ; 7.079 ; 7.079 ; Fall       ; clock                         ;
;  WB_Data[4]      ; clock                         ; 7.129 ; 7.129 ; Fall       ; clock                         ;
;  WB_Data[5]      ; clock                         ; 7.626 ; 7.626 ; Fall       ; clock                         ;
;  WB_Data[6]      ; clock                         ; 6.992 ; 6.992 ; Fall       ; clock                         ;
;  WB_Data[7]      ; clock                         ; 7.354 ; 7.354 ; Fall       ; clock                         ;
;  WB_Data[8]      ; clock                         ; 7.539 ; 7.539 ; Fall       ; clock                         ;
;  WB_Data[9]      ; clock                         ; 7.473 ; 7.473 ; Fall       ; clock                         ;
;  WB_Data[10]     ; clock                         ; 7.564 ; 7.564 ; Fall       ; clock                         ;
;  WB_Data[11]     ; clock                         ; 6.963 ; 6.963 ; Fall       ; clock                         ;
;  WB_Data[12]     ; clock                         ; 7.794 ; 7.794 ; Fall       ; clock                         ;
;  WB_Data[13]     ; clock                         ; 6.814 ; 6.814 ; Fall       ; clock                         ;
;  WB_Data[14]     ; clock                         ; 7.590 ; 7.590 ; Fall       ; clock                         ;
;  WB_Data[15]     ; clock                         ; 7.037 ; 7.037 ; Fall       ; clock                         ;
;  WB_Data[16]     ; clock                         ; 7.654 ; 7.654 ; Fall       ; clock                         ;
;  WB_Data[17]     ; clock                         ; 7.543 ; 7.543 ; Fall       ; clock                         ;
;  WB_Data[18]     ; clock                         ; 7.409 ; 7.409 ; Fall       ; clock                         ;
;  WB_Data[19]     ; clock                         ; 7.580 ; 7.580 ; Fall       ; clock                         ;
;  WB_Data[20]     ; clock                         ; 7.300 ; 7.300 ; Fall       ; clock                         ;
;  WB_Data[21]     ; clock                         ; 7.313 ; 7.313 ; Fall       ; clock                         ;
;  WB_Data[22]     ; clock                         ; 7.250 ; 7.250 ; Fall       ; clock                         ;
;  WB_Data[23]     ; clock                         ; 7.223 ; 7.223 ; Fall       ; clock                         ;
;  WB_Data[24]     ; clock                         ; 7.408 ; 7.408 ; Fall       ; clock                         ;
;  WB_Data[25]     ; clock                         ; 7.778 ; 7.778 ; Fall       ; clock                         ;
;  WB_Data[26]     ; clock                         ; 7.553 ; 7.553 ; Fall       ; clock                         ;
;  WB_Data[27]     ; clock                         ; 7.496 ; 7.496 ; Fall       ; clock                         ;
;  WB_Data[28]     ; clock                         ; 7.051 ; 7.051 ; Fall       ; clock                         ;
;  WB_Data[29]     ; clock                         ; 7.649 ; 7.649 ; Fall       ; clock                         ;
;  WB_Data[30]     ; clock                         ; 8.048 ; 8.048 ; Fall       ; clock                         ;
;  WB_Data[31]     ; clock                         ; 7.946 ; 7.946 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.534 ; 6.534 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.220 ; 6.220 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.470 ; 6.470 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.706 ; 6.706 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.006 ; 6.006 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 7.259 ; 7.259 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.534 ; 6.534 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.210 ; 6.210 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.599 ; 6.599 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.671 ; 6.671 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.006 ; 6.006 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.239 ; 6.239 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.630 ; 6.630 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.278 ; 6.278 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.981 ; 6.981 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.505 ; 6.505 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 7.032 ; 7.032 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.399 ; 6.399 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.223 ; 6.223 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.579 ; 6.579 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.666 ; 6.666 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.401 ; 6.401 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.409 ; 6.409 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.672 ; 6.672 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.265 ; 6.265 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.893 ; 6.893 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.570 ; 6.570 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.505 ; 6.505 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 7.020 ; 7.020 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.936 ; 6.936 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.827 ; 6.827 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.242 ; 6.242 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.470 ; 6.470 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.583 ; 6.583 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.540 ; 6.540 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 7.030 ; 7.030 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.690 ; 6.690 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.722 ; 6.722 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 9.059 ; 9.059 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.232 ; 8.232 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.722 ; 6.722 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.138 ; 7.138 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.282 ; 7.282 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.055 ; 7.055 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.137 ; 7.137 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 6.823 ; 6.823 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.293 ; 7.293 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.740 ; 7.740 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.778 ; 7.778 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 8.240 ; 8.240 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.282 ; 7.282 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.483 ; 7.483 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.857 ; 7.857 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.617 ; 7.617 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.080 ; 7.080 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.431 ; 7.431 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.412 ; 7.412 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.068 ; 8.068 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.120 ; 7.120 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.915 ; 7.915 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.698 ; 7.698 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 8.057 ; 8.057 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.594 ; 7.594 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.982 ; 7.982 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.856 ; 7.856 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.976 ; 7.976 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.309 ; 8.309 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.882 ; 7.882 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 8.408 ; 8.408 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 7.659 ; 7.659 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.327 ; 6.327 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.268 ; 6.268 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 5.908 ; 5.908 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.939 ; 6.939 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.285 ; 6.285 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.285 ; 6.285 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.981 ; 6.981 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.333 ; 6.333 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.535 ; 6.535 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 7.020 ; 7.020 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.540 ; 6.540 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.583 ; 6.583 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.540 ; 6.540 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 7.074 ; 7.074 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.690 ; 6.690 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.439 ; 6.439 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.809 ; 6.809 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.267 ; 6.267 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.470 ; 6.470 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.269 ; 6.269 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.414 ; 6.414 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.613 ; 6.613 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.269 ; 6.269 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.682 ; 6.682 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 101300   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 35750784 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2933867  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 101300   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 35750784 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2933867  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 217   ; 217   ;
; Unconstrained Output Port Paths ; 52407 ; 52407 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 07 19:01:55 2016
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.017
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.017    -19874.577 DivisorFrequencia:inst4|inst2 
    Info (332119):   -13.465      -583.523 clock 
Info (332146): Worst-case hold slack is -2.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.496        -3.658 clock 
    Info (332119):     0.520         0.000 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.576     -9061.529 DivisorFrequencia:inst4|inst2 
    Info (332119):    -5.975      -278.339 clock 
Info (332146): Worst-case hold slack is -1.529
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.529        -2.982 clock 
    Info (332119):    -0.134        -0.134 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Tue Jun 07 19:01:57 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


