============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Administrator
   Run Date =   Sat Aug  9 20:31:40 2025

   Run on =     PC-20230215EHPW
============================================================
PRJ-1412 : reset_run phy_1.
PRJ-1411 : launch_runs syn_1 -step read_design.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/lab_ex_6_tf_sdram_hdmi/pic_sdram_Runs/syn_1/pic_sdram_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/lab_ex_6_tf_sdram_hdmi/pic_sdram_Runs/phy_1/pic_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 3.420209s wall, 3.437500s user + 0.062500s system = 3.500000s CPU (102.3%)

PHY-1001 : Build lut bridge;  0.058645s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net U3/u2_ram/u1_init_ref/Sdr_clk will be routed on clock mesh
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock video_pll_m0/clk0_buf
PHY-1001 : net u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 33 feed throughs used by 18 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/lab_ex_6_tf_sdram_hdmi/pic_sdram_Runs/phy_1/pic_sdram_pr.db" in  4.232653s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (103.4%)

RUN-1004 : used memory is 590 MB, reserved memory is 533 MB, peak memory is 610 MB
