<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h' l='104' type='unsigned int llvm::MipsMCCodeEmitter::getBranchTargetOpValue1SImm16(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<def f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='257' ll='274' type='unsigned int llvm::MipsMCCodeEmitter::getBranchTargetOpValue1SImm16(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<use f='llvm/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc' l='4793' u='c' c='_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='254'>/// getBranchTargetOpValue1SImm16 - Return binary encoding of the branch
/// target operand. If the machine operand requires relocation,
/// record the relocation and return zero.</doc>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h' l='101'>// getBranchTargetOpValue1SImm16 - Return binary encoding of the branch
  // target operand. If the machine operand requires relocation,
  // record the relocation and return zero.</doc>
