

================================================================
== Synthesis Summary Report of 'output1'
================================================================
+ General Information: 
    * Date:           Thu Oct 14 17:30:58 2021
    * Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
    * Project:        Curs1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xq7a100t-cs324-1I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |  Modules  | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    |  & Loops  | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +-----------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ output1  |     -|  -7.30|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|   -|    -|
    +-----------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+

