#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-617-g5bb6c7f5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556cb2e77b10 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x556cb2e408d0_0 .var/i "file", 31 0;
v0x556cb2e409d0_0 .var/i "i", 31 0;
v0x556cb2de7f50_0 .net "sig_../toggle-re.aig_!Q", 0 0, L_0x556cb2df6e90;  1 drivers
v0x556cb2de7ff0_0 .net "sig_../toggle-re.aig_Q", 0 0, v0x556cb2e92690_0;  1 drivers
v0x556cb2dec970_0 .var "sig_../toggle-re.aig_clk", 0 0;
v0x556cb2deca60_0 .var "sig_../toggle-re.aig_enable", 0 0;
v0x556cb2decb20_0 .var "sig_../toggle-re.aig_reset", 0 0;
v0x556cb2decc30_0 .var "xorshift128_t", 31 0;
v0x556cb2dd56f0_0 .var "xorshift128_w", 31 0;
v0x556cb2dd57d0_0 .var "xorshift128_x", 31 0;
v0x556cb2dd58b0_0 .var "xorshift128_y", 31 0;
v0x556cb2dd5990_0 .var "xorshift128_z", 31 0;
S_0x556cb2e77ca0 .scope task, "../toggle-re.aig_print_header" "../toggle-re.aig_print_header" 2 78, 2 78 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_header ;
    %vpi_call 2 80 "$fdisplay", v0x556cb2e408d0_0, "#OUT#" {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x556cb2e408d0_0, "#OUT#   A   sig_../toggle-re.aig_enable " {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x556cb2e408d0_0, "#OUT#   B   sig_../toggle-re.aig_reset " {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x556cb2e408d0_0, "#OUT#   C   sig_../toggle-re.aig_clk " {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x556cb2e408d0_0, "#OUT#   D   sig_../toggle-re.aig_!Q " {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x556cb2e408d0_0, "#OUT#   E   sig_../toggle-re.aig_Q " {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x556cb2e408d0_0, "#OUT#" {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x556cb2e408d0_0, "#OUT# AB C DE" {0 0 0};
    %end;
S_0x556cb2e88a30 .scope task, "../toggle-re.aig_print_status" "../toggle-re.aig_print_status" 2 72, 2 72 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_status ;
    %load/vec4 v0x556cb2deca60_0;
    %load/vec4 v0x556cb2decb20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556cb2dec970_0;
    %load/vec4 v0x556cb2de7f50_0;
    %load/vec4 v0x556cb2de7ff0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 74 "$fdisplay", v0x556cb2e408d0_0, "#OUT# %b %b %b %t %d", S<2,vec4,u2>, S<1,vec4,u1>, S<0,vec4,u2>, $time, v0x556cb2e409d0_0 {3 0 0};
    %end;
S_0x556cb2e88c10 .scope task, "../toggle-re.aig_reset" "../toggle-re.aig_reset" 2 38, 2 38 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cb2deca60_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cb2decb20_0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cb2dec970_0, 6;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556cb2dec970_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cb2dec970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556cb2deca60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556cb2decb20_0, 4;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556cb2dec970_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cb2dec970_0, 0;
    %delay 0, 0;
    %end;
S_0x556cb2e8a8b0 .scope task, "../toggle-re.aig_test" "../toggle-re.aig_test" 2 91, 2 91 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_test ;
    %vpi_call 2 93 "$fdisplay", v0x556cb2e408d0_0, "#OUT#\012#OUT# ==== ../toggle-re.aig  ====" {0 0 0};
    %fork TD_testbench...\/toggle\x2Dre.aig_reset, S_0x556cb2e88c10;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cb2e409d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x556cb2e409d0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x556cb2e409d0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_header, S_0x556cb2e77ca0;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_data, S_0x556cb2e765a0;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_clock, S_0x556cb2e8aa90;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_status, S_0x556cb2e88a30;
    %join;
    %load/vec4 v0x556cb2e409d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cb2e409d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x556cb2e8aa90 .scope task, "../toggle-re.aig_update_clock" "../toggle-re.aig_update_clock" 2 65, 2 65 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_clock ;
    %fork TD_testbench.xorshift128, S_0x556cb2e406f0;
    %join;
    %load/vec4 v0x556cb2dec970_0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556cb2dd56f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %xor;
    %store/vec4 v0x556cb2dec970_0, 0, 1;
    %end;
S_0x556cb2e765a0 .scope task, "../toggle-re.aig_update_data" "../toggle-re.aig_update_data" 2 55, 2 55 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x556cb2e406f0;
    %join;
    %load/vec4 v0x556cb2dd57d0_0;
    %load/vec4 v0x556cb2dd58b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556cb2dd5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556cb2dd56f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x556cb2deca60_0, 2;
    %fork TD_testbench.xorshift128, S_0x556cb2e406f0;
    %join;
    %load/vec4 v0x556cb2dd57d0_0;
    %load/vec4 v0x556cb2dd58b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556cb2dd5990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556cb2dd56f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x556cb2decb20_0, 4;
    %delay 100, 0;
    %end;
S_0x556cb2e76780 .scope module, "uut_../toggle-re.aig" "../toggle-re.aig" 2 30, 3 3 0, S_0x556cb2e77b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "!Q";
    .port_info 4 /INPUT 1 "enable";
v0x556cb2e50520_0 .net "!Q", 0 0, L_0x556cb2df6e90;  alias, 1 drivers
v0x556cb2e50610_0 .net "Q", 0 0, v0x556cb2e92690_0;  alias, 1 drivers
v0x556cb2e506d0_0 .net "clk", 0 0, v0x556cb2dec970_0;  1 drivers
v0x556cb2e507a0_0 .net "enable", 0 0, v0x556cb2deca60_0;  1 drivers
v0x556cb2e50890_0 .net "n1_inv", 0 0, L_0x556cb2df6d80;  1 drivers
v0x556cb2e51e60_0 .net "n4", 0 0, L_0x556cb2e4e4d0;  1 drivers
v0x556cb2e51f50_0 .net "n4_inv", 0 0, L_0x556cb2e82300;  1 drivers
v0x556cb2e52040_0 .net "n5", 0 0, L_0x556cb2df6a50;  1 drivers
v0x556cb2e52130_0 .net "n5_inv", 0 0, L_0x556cb2e3ac90;  1 drivers
v0x556cb2de7cb0_0 .net "n6", 0 0, L_0x556cb2df6c70;  1 drivers
v0x556cb2de7da0_0 .net "n7", 0 0, L_0x556cb2df6b60;  1 drivers
v0x556cb2de7e90_0 .net "reset", 0 0, v0x556cb2decb20_0;  1 drivers
S_0x556cb2e95d30 .scope module, "Q_reg" "$dff" 3 95, 4 1638 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x556cb2ec8180 .param/l "CLK_POLARITY" 0 4 1641, C4<1>;
P_0x556cb2ec81c0 .param/l "WIDTH" 0 4 1640, C4<00000000000000000000000000000001>;
L_0x7fb2a148f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x556cb2e55f10 .functor XNOR 1, v0x556cb2dec970_0, L_0x7fb2a148f018, C4<0>, C4<0>;
v0x556cb2e64d80_0 .net "CLK", 0 0, v0x556cb2dec970_0;  alias, 1 drivers
v0x556cb2e925b0_0 .net "D", 0 0, L_0x556cb2df6b60;  alias, 1 drivers
v0x556cb2e92690_0 .var "Q", 0 0;
v0x556cb2e8d090_0 .net/2u *"_s0", 0 0, L_0x7fb2a148f018;  1 drivers
v0x556cb2e8d170_0 .net "pos_clk", 0 0, L_0x556cb2e55f10;  1 drivers
E_0x556cb2e7d5a0 .event posedge, v0x556cb2e8d170_0;
S_0x556cb2e8d300 .scope module, "_0_" "$and" 3 22, 4 124 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x556cb2e7bfe0 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x556cb2e7c020 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x556cb2e7c060 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x556cb2e7c0a0 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x556cb2e7c0e0 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x556cb2e7b420_0 .net "A", 0 0, v0x556cb2e92690_0;  alias, 1 drivers
v0x556cb2e7b530_0 .net "B", 0 0, v0x556cb2deca60_0;  alias, 1 drivers
v0x556cb2e7c340_0 .net "Y", 0 0, L_0x556cb2e4e4d0;  alias, 1 drivers
S_0x556cb2e7b240 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x556cb2e8d300;
 .timescale 0 0;
L_0x556cb2e4e4d0 .functor AND 1, v0x556cb2e92690_0, v0x556cb2deca60_0, C4<1>, C4<1>;
S_0x556cb2df6330 .scope module, "_1_" "$and" 3 33, 4 124 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x556cb2df6540 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x556cb2df6580 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x556cb2df65c0 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x556cb2df6600 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x556cb2df6640 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x556cb2e3efc0_0 .net "A", 0 0, L_0x556cb2df6e90;  alias, 1 drivers
v0x556cb2e3f0c0_0 .net "B", 0 0, L_0x556cb2df6d80;  alias, 1 drivers
v0x556cb2e3f1a0_0 .net "Y", 0 0, L_0x556cb2df6a50;  alias, 1 drivers
S_0x556cb2e4de90 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x556cb2df6330;
 .timescale 0 0;
L_0x556cb2df6a50 .functor AND 1, L_0x556cb2df6e90, L_0x556cb2df6d80, C4<1>, C4<1>;
S_0x556cb2e3fb30 .scope module, "_2_" "$and" 3 44, 4 124 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x556cb2e3fd10 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x556cb2e3fd50 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x556cb2e3fd90 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x556cb2e3fdd0 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x556cb2e3fe10 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x556cb2ddbb20_0 .net "A", 0 0, L_0x556cb2e3ac90;  alias, 1 drivers
v0x556cb2db4ab0_0 .net "B", 0 0, L_0x556cb2e82300;  alias, 1 drivers
v0x556cb2db4b90_0 .net "Y", 0 0, L_0x556cb2df6c70;  alias, 1 drivers
S_0x556cb2ddb940 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x556cb2e3fb30;
 .timescale 0 0;
L_0x556cb2df6c70 .functor AND 1, L_0x556cb2e3ac90, L_0x556cb2e82300, C4<1>, C4<1>;
S_0x556cb2db4d00 .scope module, "_3_" "$and" 3 55, 4 124 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x556cb2e3d850 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x556cb2e3d890 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x556cb2e3d8d0 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x556cb2e3d910 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x556cb2e3d950 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x556cb2e3e610_0 .net "A", 0 0, L_0x556cb2df6c70;  alias, 1 drivers
v0x556cb2e3e720_0 .net "B", 0 0, v0x556cb2decb20_0;  alias, 1 drivers
v0x556cb2e379e0_0 .net "Y", 0 0, L_0x556cb2df6b60;  alias, 1 drivers
S_0x556cb2e3e430 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x556cb2db4d00;
 .timescale 0 0;
L_0x556cb2df6b60 .functor AND 1, L_0x556cb2df6c70, v0x556cb2decb20_0, C4<1>, C4<1>;
S_0x556cb2e37b40 .scope module, "_4_" "$not" 3 64, 4 42 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x556cb2d98d70 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x556cb2d98db0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x556cb2d98df0 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x556cb2e39060_0 .net "A", 0 0, v0x556cb2deca60_0;  alias, 1 drivers
v0x556cb2e21270_0 .net "Y", 0 0, L_0x556cb2df6d80;  alias, 1 drivers
S_0x556cb2e38e60 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x556cb2e37b40;
 .timescale 0 0;
L_0x556cb2df6d80 .functor NOT 1, v0x556cb2deca60_0, C4<0>, C4<0>, C4<0>;
S_0x556cb2e21380 .scope module, "_5_" "$not" 3 72, 4 42 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x556cb2d98ca0 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x556cb2d98ce0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x556cb2d98d20 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x556cb2e3b510_0 .net "A", 0 0, v0x556cb2e92690_0;  alias, 1 drivers
v0x556cb2e3b640_0 .net "Y", 0 0, L_0x556cb2df6e90;  alias, 1 drivers
S_0x556cb2e3b310 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x556cb2e21380;
 .timescale 0 0;
L_0x556cb2df6e90 .functor NOT 1, v0x556cb2e92690_0, C4<0>, C4<0>, C4<0>;
S_0x556cb2e459c0 .scope module, "_6_" "$not" 3 80, 4 42 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x556cb2e45ba0 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x556cb2e45be0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x556cb2e45c20 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x556cb2e47850_0 .net "A", 0 0, L_0x556cb2e4e4d0;  alias, 1 drivers
v0x556cb2e47960_0 .net "Y", 0 0, L_0x556cb2e82300;  alias, 1 drivers
S_0x556cb2e47650 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x556cb2e459c0;
 .timescale 0 0;
L_0x556cb2e82300 .functor NOT 1, L_0x556cb2e4e4d0, C4<0>, C4<0>, C4<0>;
S_0x556cb2e497e0 .scope module, "_7_" "$not" 3 88, 4 42 0, S_0x556cb2e76780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x556cb2e499c0 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x556cb2e49a00 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x556cb2e49a40 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x556cb2e10ed0_0 .net "A", 0 0, L_0x556cb2df6a50;  alias, 1 drivers
v0x556cb2e10fe0_0 .net "Y", 0 0, L_0x556cb2e3ac90;  alias, 1 drivers
S_0x556cb2e10d20 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x556cb2e497e0;
 .timescale 0 0;
L_0x556cb2e3ac90 .functor NOT 1, L_0x556cb2df6a50, C4<0>, C4<0>, C4<0>;
S_0x556cb2e406f0 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x556cb2e77b10;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x556cb2dd57d0_0;
    %load/vec4 v0x556cb2dd57d0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x556cb2decc30_0, 0, 32;
    %load/vec4 v0x556cb2dd58b0_0;
    %store/vec4 v0x556cb2dd57d0_0, 0, 32;
    %load/vec4 v0x556cb2dd5990_0;
    %store/vec4 v0x556cb2dd58b0_0, 0, 32;
    %load/vec4 v0x556cb2dd56f0_0;
    %store/vec4 v0x556cb2dd5990_0, 0, 32;
    %load/vec4 v0x556cb2dd56f0_0;
    %load/vec4 v0x556cb2dd56f0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x556cb2decc30_0;
    %xor;
    %load/vec4 v0x556cb2decc30_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x556cb2dd56f0_0, 0, 32;
    %end;
    .scope S_0x556cb2e95d30;
T_7 ;
    %wait E_0x556cb2e7d5a0;
    %load/vec4 v0x556cb2e925b0_0;
    %assign/vec4 v0x556cb2e92690_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556cb2e76780;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cb2e92690_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x556cb2e77b10;
T_9 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x556cb2dd57d0_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x556cb2dd58b0_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x556cb2dd5990_0, 0, 32;
    %pushi/vec4 1559746897, 0, 32;
    %store/vec4 v0x556cb2dd56f0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x556cb2e77b10;
T_10 ;
    %vpi_func 2 107 "$fopen" 32, "toggle-re_out_syn0" {0 0 0};
    %store/vec4 v0x556cb2e408d0_0, 0, 32;
    %fork TD_testbench...\/toggle\x2Dre.aig_test, S_0x556cb2e8a8b0;
    %join;
    %vpi_call 2 109 "$fclose", v0x556cb2e408d0_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "toggle-re_tb.v";
    "toggle-re_syn0.v";
    "/home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v";
