vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/tx_shift_register.v
source_file = 1, tx_shift_register_block.bdf
source_file = 1, module_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/shift_register_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/db/tx_shift_register.cbx.xml
design_name = tx_shift_register
instance = comp, \data_in[0]~I , data_in[0], tx_shift_register, 1
instance = comp, \data_in[6]~I , data_in[6], tx_shift_register, 1
instance = comp, \data_in[7]~I , data_in[7], tx_shift_register, 1
instance = comp, \data_in[10]~I , data_in[10], tx_shift_register, 1
instance = comp, \clk~I , clk, tx_shift_register, 1
instance = comp, \clk~clkctrl , clk~clkctrl, tx_shift_register, 1
instance = comp, \shift~I , shift, tx_shift_register, 1
instance = comp, \data_in[1]~I , data_in[1], tx_shift_register, 1
instance = comp, \data_in[2]~I , data_in[2], tx_shift_register, 1
instance = comp, \data_in[3]~I , data_in[3], tx_shift_register, 1
instance = comp, \data_in[4]~I , data_in[4], tx_shift_register, 1
instance = comp, \data_in[8]~I , data_in[8], tx_shift_register, 1
instance = comp, \load~I , load, tx_shift_register, 1
instance = comp, \n_data[10]~11 , n_data[10]~11, tx_shift_register, 1
instance = comp, \reset_n~I , reset_n, tx_shift_register, 1
instance = comp, \reset_n~clkctrl , reset_n~clkctrl, tx_shift_register, 1
instance = comp, \p_data[10] , p_data[10], tx_shift_register, 1
instance = comp, \data_in[9]~I , data_in[9], tx_shift_register, 1
instance = comp, \n_data[9]~10 , n_data[9]~10, tx_shift_register, 1
instance = comp, \p_data[1]~0 , p_data[1]~0, tx_shift_register, 1
instance = comp, \p_data[9] , p_data[9], tx_shift_register, 1
instance = comp, \n_data[8]~9 , n_data[8]~9, tx_shift_register, 1
instance = comp, \p_data[8] , p_data[8], tx_shift_register, 1
instance = comp, \n_data[7]~8 , n_data[7]~8, tx_shift_register, 1
instance = comp, \p_data[7] , p_data[7], tx_shift_register, 1
instance = comp, \n_data[6]~7 , n_data[6]~7, tx_shift_register, 1
instance = comp, \p_data[6] , p_data[6], tx_shift_register, 1
instance = comp, \data_in[5]~I , data_in[5], tx_shift_register, 1
instance = comp, \n_data[5]~6 , n_data[5]~6, tx_shift_register, 1
instance = comp, \p_data[5] , p_data[5], tx_shift_register, 1
instance = comp, \n_data[4]~5 , n_data[4]~5, tx_shift_register, 1
instance = comp, \p_data[4] , p_data[4], tx_shift_register, 1
instance = comp, \n_data[3]~4 , n_data[3]~4, tx_shift_register, 1
instance = comp, \p_data[3] , p_data[3], tx_shift_register, 1
instance = comp, \n_data[2]~3 , n_data[2]~3, tx_shift_register, 1
instance = comp, \p_data[2] , p_data[2], tx_shift_register, 1
instance = comp, \n_data[1]~2 , n_data[1]~2, tx_shift_register, 1
instance = comp, \p_data[1] , p_data[1], tx_shift_register, 1
instance = comp, \n_data[0]~0 , n_data[0]~0, tx_shift_register, 1
instance = comp, \n_data[0]~1 , n_data[0]~1, tx_shift_register, 1
instance = comp, \p_data[0] , p_data[0], tx_shift_register, 1
instance = comp, \txData~I , txData, tx_shift_register, 1
