<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFD_RV32ICInstr.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RV32IMACFD_RV32ICInstr.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h_source.html">RV32IMACFDFuncs.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RV32IMACFD_RV32ICInstr.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RV32IMACFD__RV32ICInstr_8cpp__incl.png" border="0" usemap="#_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32ICInstr_8cpp" alt=""/></div>
<map name="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32ICInstr_8cpp" id="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32ICInstr_8cpp">
<area shape="rect" title=" " alt="" coords="2362,5,2673,61"/>
<area shape="rect" href="RV32IMACFDArch_8h.html" title=" " alt="" coords="1733,109,1883,136"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html" title=" " alt="" coords="2648,259,2805,285"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1745,184,1871,211"/>
<area shape="rect" title=" " alt="" coords="2601,647,2652,673"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="277,341,416,367"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="920,423,1085,449"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="3031,341,3151,367"/>
<area shape="rect" href="RV32IMACFDGDBCore_8h.html" title=" " alt="" coords="1249,259,1428,285"/>
<area shape="rect" title=" " alt="" coords="1787,572,1829,599"/>
<area shape="rect" title=" " alt="" coords="1044,647,1103,673"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1325,423,1451,449"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="1282,333,1451,375"/>
<area shape="rect" title=" " alt="" coords="2766,423,2879,449"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="1899,341,2008,367"/>
<area shape="rect" title=" " alt="" coords="2042,423,2177,449"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1605,341,1755,367"/>
<area shape="rect" title=" " alt="" coords="2527,341,2689,367"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection...." alt="" coords="2083,259,2216,285"/>
<area shape="rect" title=" " alt="" coords="905,572,948,599"/>
<area shape="rect" title=" " alt="" coords="818,572,881,599"/>
<area shape="rect" title=" " alt="" coords="719,572,793,599"/>
<area shape="rect" title=" " alt="" coords="2037,647,2117,673"/>
<area shape="rect" title=" " alt="" coords="1111,572,1233,599"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="1381,497,1480,524"/>
<area shape="rect" title=" " alt="" coords="1309,572,1395,599"/>
<area shape="rect" title=" " alt="" coords="972,572,1036,599"/>
<area shape="rect" title=" " alt="" coords="1420,572,1479,599"/>
<area shape="rect" title=" " alt="" coords="1503,572,1579,599"/>
<area shape="rect" href="config_8h.html" title="contains defines to configure ETISS. this file is generated from config.h.in and may not be modified ..." alt="" coords="1603,572,1711,599"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="1854,572,1989,599"/>
<area shape="rect" title=" " alt="" coords="23,423,89,449"/>
<area shape="rect" title=" " alt="" coords="113,423,180,449"/>
<area shape="rect" title=" " alt="" coords="204,423,279,449"/>
<area shape="rect" title=" " alt="" coords="303,423,390,449"/>
<area shape="rect" title=" " alt="" coords="1483,423,1642,449"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="649,423,799,449"/>
<area shape="rect" title=" " alt="" coords="1161,423,1231,449"/>
<area shape="rect" title=" " alt="" coords="2313,647,2391,673"/>
<area shape="rect" href="Fault_8h.html" title="contains the fault container class that stores triggers and actions for fault injection" alt="" coords="567,497,702,524"/>
<area shape="rect" title=" " alt="" coords="726,497,799,524"/>
<area shape="rect" title=" " alt="" coords="474,572,561,599"/>
<area shape="rect" title=" " alt="" coords="585,572,644,599"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="2271,423,2393,449"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="2093,497,2294,524"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="2279,341,2401,367"/>
<area shape="rect" href="PTEFormat_8h.html" title=" " alt="" coords="2267,572,2437,599"/>
<area shape="rect" href="PTEFormatBuilder_8h.html" title=" " alt="" coords="2370,497,2585,524"/>
<area shape="rect" title=" " alt="" coords="2987,423,3053,449"/>
<area shape="rect" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="2764,341,3007,367"/>
</map>
</div>
</div>
<p><a href="RV32IMACFD__RV32ICInstr_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">ETISS_ARCH_STATIC_FN_ONLY</a></td></tr>
<tr class="memdesc:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generated on Mon, 09 May 2022 22:10:34 +0200.  <a href="RV32IMACFD__RV32ICInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">More...</a><br /></td></tr>
<tr class="separator:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a846417d1ddc136701301ddb092939932"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a846417d1ddc136701301ddb092939932">caddi4spn_rd_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;caddi4spn&quot;,(uint16_t) 0x00,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);imm+=R_imm_2.read(ba)&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADDI4SPN\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(imm) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(imm)+&quot;;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);imm+=R_imm_2.read(ba)&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;std::stringstream ss;ss&lt;&lt; &quot;caddi4spn&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a846417d1ddc136701301ddb092939932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade688f3b6642455461fce058c60e0a96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#ade688f3b6642455461fce058c60e0a96">clw_rd_uimm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;clw&quot;,(uint16_t) 0x4000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLW\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = (etiss_int32)(mem_val_0);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3;std::stringstream ss;ss&lt;&lt; &quot;clw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | uimm=&quot;+std::to_string(uimm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ade688f3b6642455461fce058c60e0a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa272f91cdec87c6a4c75fd37c76266b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#aa272f91cdec87c6a4c75fd37c76266b3">csw_rs2_uimm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csw&quot;,(uint16_t) 0xc000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSW\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3;std::stringstream ss;ss&lt;&lt; &quot;csw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | uimm=&quot;+std::to_string(uimm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aa272f91cdec87c6a4c75fd37c76266b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59618c9511d033248c15355af282526f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a59618c9511d033248c15355af282526f">caddi_imm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;caddi&quot;,(uint16_t) 0x01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADDI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((rs1 % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((imm)&lt;&lt;(2)) &gt;&gt;(2)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;caddi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a59618c9511d033248c15355af282526f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b6cdc8c542d53442ac2c6ee90a8d7b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a39b6cdc8c542d53442ac2c6ee90a8d7b">cnop_nzimm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cnop&quot;,(uint16_t) 0x01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_0(6, 2);nzimm+=R_nzimm_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(12, 12);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CNOP\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_0(6, 2);nzimm+=R_nzimm_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(12, 12);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;cnop&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [nzimm=&quot;+std::to_string(nzimm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a39b6cdc8c542d53442ac2c6ee90a8d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6d93136e444a2fa199458577c60c5e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#aff6d93136e444a2fa199458577c60c5e">cjal_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cjal&quot;,(uint16_t) 0x2001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJAL\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(1U)+&quot;] = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11;std::stringstream ss;ss&lt;&lt; &quot;cjal&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aff6d93136e444a2fa199458577c60c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dba3e80018fbc4e0b371bf322c41524"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a0dba3e80018fbc4e0b371bf322c41524">cli_imm_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cli&quot;,(uint16_t) 0x4001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((imm)&lt;&lt;(2)) &gt;&gt;(2)))+&quot;;\n&quot;;} partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;cli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0dba3e80018fbc4e0b371bf322c41524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611cafef35d2ef9e942675e8b5cb4e1c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a611cafef35d2ef9e942675e8b5cb4e1c">clui_imm_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;clui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);imm+=R_imm_17.read(ba)&lt;&lt; 17;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLUI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(imm==0U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((imm)&lt;&lt;(14)) &gt;&gt;(14)))+&quot;;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);imm+=R_imm_17.read(ba)&lt;&lt; 17;std::stringstream ss;ss&lt;&lt; &quot;clui&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a611cafef35d2ef9e942675e8b5cb4e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ad80d3021407af77447f366a7dcb6f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a68ad80d3021407af77447f366a7dcb6f">caddi16sp_nzimm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;caddi16sp&quot;,(uint16_t) 0x6101,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(2, 2);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_7(4, 3);nzimm+=R_nzimm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_6(5, 5);nzimm+=R_nzimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_4(6, 6);nzimm+=R_nzimm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_9(12, 12);nzimm+=R_nzimm_9.read(ba)&lt;&lt; 9;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADDI16SP\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(nzimm) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((nzimm)&lt;&lt;(6)) &gt;&gt;(6)))+&quot;;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(2, 2);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_7(4, 3);nzimm+=R_nzimm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_6(5, 5);nzimm+=R_nzimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_4(6, 6);nzimm+=R_nzimm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_9(12, 12);nzimm+=R_nzimm_9.read(ba)&lt;&lt; 9;std::stringstream ss;ss&lt;&lt; &quot;caddi16sp&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [nzimm=&quot;+std::to_string(nzimm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a68ad80d3021407af77447f366a7dcb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6914c45d2f4c3de11154e69f634a9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#afe6914c45d2f4c3de11154e69f634a9b">__reserved_clui_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;__reserved_clui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//__reserved_clui\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;__reserved_clui&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:afe6914c45d2f4c3de11154e69f634a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a5cd8de39fbfd06382a5605ff02465"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a05a5cd8de39fbfd06382a5605ff02465">csrli_shamt_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csrli&quot;,(uint16_t) 0x8001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSRLI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;csrli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [shamt=&quot;+std::to_string(shamt)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a05a5cd8de39fbfd06382a5605ff02465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3e7e895aedd2cd71bcdc5c936ac709"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a8d3e7e895aedd2cd71bcdc5c936ac709">csrai_shamt_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csrai&quot;,(uint16_t) 0x8401,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSRAI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(shamt) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = ((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;])) &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} else { <a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = ((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;])) &gt;&gt; 64U;\n&quot;;} } partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;csrai&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [shamt=&quot;+std::to_string(shamt)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a8d3e7e895aedd2cd71bcdc5c936ac709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa23c0d6f229ee474ded52f790d4221d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#aaa23c0d6f229ee474ded52f790d4221d">candi_imm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;candi&quot;,(uint16_t) 0x8801,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CANDI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] &amp; &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((imm)&lt;&lt;(2)) &gt;&gt;(2)))+&quot;;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;candi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aaa23c0d6f229ee474ded52f790d4221d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6307196c6551ddc97161238abe9626a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#ad6307196c6551ddc97161238abe9626a">csub_rs2_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csub&quot;,(uint16_t) 0x8c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSUB\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] - *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;csub&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ad6307196c6551ddc97161238abe9626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f68f4e31e2c80affb3e5bb952dd7fc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a7f68f4e31e2c80affb3e5bb952dd7fc9">cxor_rs2_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cxor&quot;,(uint16_t) 0x8c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CXOR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] ^ *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cxor&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a7f68f4e31e2c80affb3e5bb952dd7fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cda0db4fe7967f7563fa67d7db1dccd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a5cda0db4fe7967f7563fa67d7db1dccd">cor_rs2_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cor&quot;,(uint16_t) 0x8c41,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//COR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] | *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cor&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a5cda0db4fe7967f7563fa67d7db1dccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26a4711569f69705201935fbe7b6cc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#af26a4711569f69705201935fbe7b6cc9">cand_rs2_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cand&quot;,(uint16_t) 0x8c61,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CAND\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] &amp; *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cand&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:af26a4711569f69705201935fbe7b6cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1053e5127b339ee59d35d4cb9d17a8a5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a1053e5127b339ee59d35d4cb9d17a8a5">cj_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cj&quot;,(uint16_t) 0xa001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJ\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11;std::stringstream ss;ss&lt;&lt; &quot;cj&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a1053e5127b339ee59d35d4cb9d17a8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3a7296419d345867d6fd3229dce22e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a3b3a7296419d345867d6fd3229dce22e">cbeqz_imm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cbeqz&quot;,(uint16_t) 0xc001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CBEQZ\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] == 0U) {\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(7)) &gt;&gt;(7)))+&quot;;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+2)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8;std::stringstream ss;ss&lt;&lt; &quot;cbeqz&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a3b3a7296419d345867d6fd3229dce22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c3ae065757e6df805e59db59be0d46"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a86c3ae065757e6df805e59db59be0d46">cbnez_imm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cbnez&quot;,(uint16_t) 0xe001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CBNEZ\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] != 0U) {\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(7)) &gt;&gt;(7)))+&quot;;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+2)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8;std::stringstream ss;ss&lt;&lt; &quot;cbnez&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a86c3ae065757e6df805e59db59be0d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c9fe4c39af9a597aef0254fe4dbbae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a47c9fe4c39af9a597aef0254fe4dbbae">cslli_nzuimm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cslli&quot;,(uint16_t) 0x02,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzuimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzuimm_0(6, 2);nzuimm+=R_nzuimm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSLLI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(nzuimm) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt;&lt; &quot;+std::to_string(nzuimm)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzuimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzuimm_0(6, 2);nzuimm+=R_nzuimm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cslli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [nzuimm=&quot;+std::to_string(nzuimm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a47c9fe4c39af9a597aef0254fe4dbbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee320e1f6dae74ab87169158cf33f21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#acee320e1f6dae74ab87169158cf33f21">clwsp_uimm_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;clwsp&quot;,(uint16_t) 0x4002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);uimm+=R_uimm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLWSP\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;etiss_int32 res = mem_val_0;\n&quot;;if(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);uimm+=R_uimm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;clwsp&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [uimm=&quot;+std::to_string(uimm)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:acee320e1f6dae74ab87169158cf33f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08b3f88b20d2d35c5026a6e25154819"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#aa08b3f88b20d2d35c5026a6e25154819">cmv_rs2_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cmv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CMV\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cmv&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aa08b3f88b20d2d35c5026a6e25154819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e7af538306148e470360c808f900a1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a73e7af538306148e470360c808f900a1">cjr_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cjr&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(rs1) { partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &amp; -2U;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cjr&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a73e7af538306148e470360c808f900a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4d11717d1957a683aaf2a5990f23e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a3c4d11717d1957a683aaf2a5990f23e6">__reserved_cmv_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;__reserved_cmv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//__reserved_cmv\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;__reserved_cmv&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a3c4d11717d1957a683aaf2a5990f23e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c342bd4389c7e588e302790c8c95af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a92c342bd4389c7e588e302790c8c95af">cadd_rs2_rd</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cadd&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADD\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U)+&quot;] + *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cadd&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a92c342bd4389c7e588e302790c8c95af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f8c9a2d5540c87d441daffb231c939"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a96f8c9a2d5540c87d441daffb231c939">cjalr_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cjalr&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJALR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 new_pc = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(1U)+&quot;] = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = new_pc &amp; -2U;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;cjalr&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a96f8c9a2d5540c87d441daffb231c939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66d489b606be3e3e345853e54c322c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#ab66d489b606be3e3e345853e54c322c4">cebreak_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cebreak&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CEBREAK\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_CPUFINISHED;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;cebreak&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ab66d489b606be3e3e345853e54c322c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3355a66fce0a5f36802c53c49df6324a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a3355a66fce0a5f36802c53c49df6324a">cswsp_rs2_uimm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cswsp&quot;,(uint16_t) 0xc002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSWSP\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;std::stringstream ss;ss&lt;&lt; &quot;cswsp&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | uimm=&quot;+std::to_string(uimm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a3355a66fce0a5f36802c53c49df6324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962d33adcfe243ccc68bb9ff543cbd7f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32ICInstr_8cpp.html#a962d33adcfe243ccc68bb9ff543cbd7f">dii_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;dii&quot;,(uint16_t) 0x00,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//DII\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;dii&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a962d33adcfe243ccc68bb9ff543cbd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6ef25a5438ef06eb72dc1bacfe9b1296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef25a5438ef06eb72dc1bacfe9b1296">&#9670;&nbsp;</a></span>ETISS_ARCH_STATIC_FN_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETISS_ARCH_STATIC_FN_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generated on Mon, 09 May 2022 22:10:34 +0200. </p>
<p>This file contains the instruction behavior models of the RV32IC instruction set for the <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> core architecture. </p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFD__RV32ICInstr_8cpp_source.html#l00010">10</a> of file <a class="el" href="RV32IMACFD__RV32ICInstr_8cpp_source.html">RV32IMACFD_RV32ICInstr.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="afe6914c45d2f4c3de11154e69f634a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6914c45d2f4c3de11154e69f634a9b">&#9670;&nbsp;</a></span>__reserved_clui_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> __reserved_clui_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;__reserved_clui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//__reserved_clui\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;__reserved_clui&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4d11717d1957a683aaf2a5990f23e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4d11717d1957a683aaf2a5990f23e6">&#9670;&nbsp;</a></span>__reserved_cmv_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> __reserved_cmv_(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;__reserved_cmv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//__reserved_cmv\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;__reserved_cmv&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a92c342bd4389c7e588e302790c8c95af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c342bd4389c7e588e302790c8c95af">&#9670;&nbsp;</a></span>cadd_rs2_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cadd_rs2_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cadd&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADD\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U)+&quot;] + *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cadd&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a68ad80d3021407af77447f366a7dcb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ad80d3021407af77447f366a7dcb6f">&#9670;&nbsp;</a></span>caddi16sp_nzimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> caddi16sp_nzimm(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;caddi16sp&quot;,(uint16_t) 0x6101,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(2, 2);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_7(4, 3);nzimm+=R_nzimm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_6(5, 5);nzimm+=R_nzimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_4(6, 6);nzimm+=R_nzimm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_9(12, 12);nzimm+=R_nzimm_9.read(ba)&lt;&lt; 9; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADDI16SP\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(nzimm) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((nzimm)&lt;&lt;(6)) &gt;&gt;(6)))+&quot;;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(2, 2);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_7(4, 3);nzimm+=R_nzimm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_6(5, 5);nzimm+=R_nzimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_4(6, 6);nzimm+=R_nzimm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_9(12, 12);nzimm+=R_nzimm_9.read(ba)&lt;&lt; 9; std::stringstream ss; ss&lt;&lt; &quot;caddi16sp&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [nzimm=&quot;+std::to_string(nzimm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a846417d1ddc136701301ddb092939932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846417d1ddc136701301ddb092939932">&#9670;&nbsp;</a></span>caddi4spn_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> caddi4spn_rd_imm(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;caddi4spn&quot;,(uint16_t) 0x00,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);imm+=R_imm_2.read(ba)&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADDI4SPN\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(imm) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(imm)+&quot;;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);imm+=R_imm_2.read(ba)&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4; std::stringstream ss; ss&lt;&lt; &quot;caddi4spn&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a59618c9511d033248c15355af282526f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59618c9511d033248c15355af282526f">&#9670;&nbsp;</a></span>caddi_imm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> caddi_imm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;caddi&quot;,(uint16_t) 0x01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CADDI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((rs1 % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((imm)&lt;&lt;(2)) &gt;&gt;(2)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;caddi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af26a4711569f69705201935fbe7b6cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26a4711569f69705201935fbe7b6cc9">&#9670;&nbsp;</a></span>cand_rs2_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cand_rs2_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cand&quot;,(uint16_t) 0x8c61,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CAND\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] &amp; *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cand&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa23c0d6f229ee474ded52f790d4221d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa23c0d6f229ee474ded52f790d4221d">&#9670;&nbsp;</a></span>candi_imm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> candi_imm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;candi&quot;,(uint16_t) 0x8801,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CANDI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] &amp; &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((imm)&lt;&lt;(2)) &gt;&gt;(2)))+&quot;;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;candi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b3a7296419d345867d6fd3229dce22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3a7296419d345867d6fd3229dce22e">&#9670;&nbsp;</a></span>cbeqz_imm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cbeqz_imm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cbeqz&quot;,(uint16_t) 0xc001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CBEQZ\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] == 0U) {\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(7)) &gt;&gt;(7)))+&quot;;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+2)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8; std::stringstream ss; ss&lt;&lt; &quot;cbeqz&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a86c3ae065757e6df805e59db59be0d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c3ae065757e6df805e59db59be0d46">&#9670;&nbsp;</a></span>cbnez_imm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cbnez_imm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cbnez&quot;,(uint16_t) 0xe001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CBNEZ\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] != 0U) {\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(7)) &gt;&gt;(7)))+&quot;;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+2)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);imm+=R_imm_6.read(ba)&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);imm+=R_imm_3.read(ba)&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);imm+=R_imm_8.read(ba)&lt;&lt; 8; std::stringstream ss; ss&lt;&lt; &quot;cbnez&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab66d489b606be3e3e345853e54c322c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66d489b606be3e3e345853e54c322c4">&#9670;&nbsp;</a></span>cebreak_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cebreak_(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cebreak&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CEBREAK\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_CPUFINISHED;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;cebreak&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1053e5127b339ee59d35d4cb9d17a8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1053e5127b339ee59d35d4cb9d17a8a5">&#9670;&nbsp;</a></span>cj_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cj_imm(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cj&quot;,(uint16_t) 0xa001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJ\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11; std::stringstream ss; ss&lt;&lt; &quot;cj&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aff6d93136e444a2fa199458577c60c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6d93136e444a2fa199458577c60c5e">&#9670;&nbsp;</a></span>cjal_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cjal_imm(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cjal&quot;,(uint16_t) 0x2001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJAL\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(1U)+&quot;] = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);imm+=R_imm_7.read(ba)&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);imm+=R_imm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);imm+=R_imm_10.read(ba)&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);imm+=R_imm_8.read(ba)&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);imm+=R_imm_4.read(ba)&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);imm+=R_imm_11.read(ba)&lt;&lt; 11; std::stringstream ss; ss&lt;&lt; &quot;cjal&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a96f8c9a2d5540c87d441daffb231c939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f8c9a2d5540c87d441daffb231c939">&#9670;&nbsp;</a></span>cjalr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cjalr_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cjalr&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJALR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 new_pc = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;];\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(1U)+&quot;] = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = new_pc &amp; -2U;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cjalr&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e7af538306148e470360c808f900a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e7af538306148e470360c808f900a1">&#9670;&nbsp;</a></span>cjr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cjr_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cjr&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CJR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(rs1) { partInit.code()+=&quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &amp; -2U;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cjr&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dba3e80018fbc4e0b371bf322c41524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dba3e80018fbc4e0b371bf322c41524">&#9670;&nbsp;</a></span>cli_imm_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cli_imm_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cli&quot;,(uint16_t) 0x4001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((imm)&lt;&lt;(2)) &gt;&gt;(2)))+&quot;;\n&quot;;} partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;cli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a611cafef35d2ef9e942675e8b5cb4e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611cafef35d2ef9e942675e8b5cb4e1c">&#9670;&nbsp;</a></span>clui_imm_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> clui_imm_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;clui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);imm+=R_imm_17.read(ba)&lt;&lt; 17; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLUI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(imm==0U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((imm)&lt;&lt;(14)) &gt;&gt;(14)))+&quot;;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);imm+=R_imm_17.read(ba)&lt;&lt; 17; std::stringstream ss; ss&lt;&lt; &quot;clui&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ade688f3b6642455461fce058c60e0a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade688f3b6642455461fce058c60e0a96">&#9670;&nbsp;</a></span>clw_rd_uimm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> clw_rd_uimm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;clw&quot;,(uint16_t) 0x4000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLW\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = (etiss_int32)(mem_val_0);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3; std::stringstream ss; ss&lt;&lt; &quot;clw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | uimm=&quot;+std::to_string(uimm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acee320e1f6dae74ab87169158cf33f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee320e1f6dae74ab87169158cf33f21">&#9670;&nbsp;</a></span>clwsp_uimm_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> clwsp_uimm_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;clwsp&quot;,(uint16_t) 0x4002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);uimm+=R_uimm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CLWSP\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;etiss_int32 res = mem_val_0;\n&quot;;if(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} else { partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);uimm+=R_uimm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;clwsp&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [uimm=&quot;+std::to_string(uimm)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa08b3f88b20d2d35c5026a6e25154819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08b3f88b20d2d35c5026a6e25154819">&#9670;&nbsp;</a></span>cmv_rs2_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cmv_rs2_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cmv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CMV\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cmv&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a39b6cdc8c542d53442ac2c6ee90a8d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39b6cdc8c542d53442ac2c6ee90a8d7b">&#9670;&nbsp;</a></span>cnop_nzimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cnop_nzimm(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cnop&quot;,(uint16_t) 0x01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_0(6, 2);nzimm+=R_nzimm_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(12, 12);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CNOP\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_0(6, 2);nzimm+=R_nzimm_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzimm_5(12, 12);nzimm+=R_nzimm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;cnop&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [nzimm=&quot;+std::to_string(nzimm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cda0db4fe7967f7563fa67d7db1dccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cda0db4fe7967f7563fa67d7db1dccd">&#9670;&nbsp;</a></span>cor_rs2_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cor_rs2_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cor&quot;,(uint16_t) 0x8c41,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//COR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] | *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cor&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c9fe4c39af9a597aef0254fe4dbbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c9fe4c39af9a597aef0254fe4dbbae">&#9670;&nbsp;</a></span>cslli_nzuimm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cslli_nzuimm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cslli&quot;,(uint16_t) 0x02,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzuimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzuimm_0(6, 2);nzuimm+=R_nzuimm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSLLI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(nzuimm) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt;&lt; &quot;+std::to_string(nzuimm)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> nzuimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_nzuimm_0(6, 2);nzuimm+=R_nzuimm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cslli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [nzuimm=&quot;+std::to_string(nzuimm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d3e7e895aedd2cd71bcdc5c936ac709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3e7e895aedd2cd71bcdc5c936ac709">&#9670;&nbsp;</a></span>csrai_shamt_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrai_shamt_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csrai&quot;,(uint16_t) 0x8401,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSRAI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;if(shamt) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = ((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;])) &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} else { <a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = ((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;])) &gt;&gt; 64U;\n&quot;;} } partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;csrai&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [shamt=&quot;+std::to_string(shamt)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a05a5cd8de39fbfd06382a5605ff02465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a5cd8de39fbfd06382a5605ff02465">&#9670;&nbsp;</a></span>csrli_shamt_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrli_shamt_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csrli&quot;,(uint16_t) 0x8001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSRLI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;csrli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [shamt=&quot;+std::to_string(shamt)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6307196c6551ddc97161238abe9626a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6307196c6551ddc97161238abe9626a">&#9670;&nbsp;</a></span>csub_rs2_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csub_rs2_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csub&quot;,(uint16_t) 0x8c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSUB\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] - *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;csub&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa272f91cdec87c6a4c75fd37c76266b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa272f91cdec87c6a4c75fd37c76266b3">&#9670;&nbsp;</a></span>csw_rs2_uimm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csw_rs2_uimm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;csw&quot;,(uint16_t) 0xc000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSW\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1+8U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);uimm+=R_uimm_2.read(ba)&lt;&lt; 2;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);uimm+=R_uimm_3.read(ba)&lt;&lt; 3; std::stringstream ss; ss&lt;&lt; &quot;csw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | uimm=&quot;+std::to_string(uimm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3355a66fce0a5f36802c53c49df6324a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3355a66fce0a5f36802c53c49df6324a">&#9670;&nbsp;</a></span>cswsp_rs2_uimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cswsp_rs2_uimm(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cswsp&quot;,(uint16_t) 0xc002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);uimm+=R_uimm_2.read(ba)&lt;&lt; 2; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CSWSP\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(2U)+&quot;] + &quot;+std::to_string(uimm)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);uimm+=R_uimm_6.read(ba)&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);uimm+=R_uimm_2.read(ba)&lt;&lt; 2; std::stringstream ss; ss&lt;&lt; &quot;cswsp&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | uimm=&quot;+std::to_string(uimm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f68f4e31e2c80affb3e5bb952dd7fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f68f4e31e2c80affb3e5bb952dd7fc9">&#9670;&nbsp;</a></span>cxor_rs2_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> cxor_rs2_rd(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;cxor&quot;,(uint16_t) 0x8c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//CXOR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U)+&quot;] ^ *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2+8U)+&quot;];\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;cxor&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rs2=&quot;+std::to_string(rs2)+&quot; | rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a962d33adcfe243ccc68bb9ff543cbd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962d33adcfe243ccc68bb9ff543cbd7f">&#9670;&nbsp;</a></span>dii_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> dii_(<a class="el" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>, &quot;dii&quot;,(uint16_t) 0x00,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//DII\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+2U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;dii&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:21 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
