{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "11",
                "@year": "2023",
                "@timestamp": "2023-07-11T23:10:09.000009-04:00",
                "@month": "07"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2023",
                "@month": "01"
            }
        },
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Chulalongkorn University"},
                            {"$": "Department of Electrical Engineering"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "@affiliation-instance-id": "OB2BibRecID-948956287-de7b7eb1bbf4f90b497f75670d56e5fb-1",
                        "ce:source-text": "Chulalongkorn University, Department of Electrical Engineering, Bangkok, Thailand",
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Norawit",
                            "preferred-name": {
                                "ce:given-name": "Norawit",
                                "ce:initials": "N.",
                                "ce:surname": "Kietthanakorn",
                                "ce:indexed-name": "Kietthanakorn N."
                            },
                            "@seq": "1",
                            "@author-instance-id": "OB2BibRecID-948956287-2a4e2c40e341f6ea391bba7c06ac9d66-1",
                            "ce:initials": "N.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Kietthanakorn",
                            "@auid": "58355292600",
                            "ce:indexed-name": "Kietthanakorn N."
                        },
                        {
                            "ce:given-name": "Ratchanon",
                            "preferred-name": {
                                "ce:given-name": "Ratchanon",
                                "ce:initials": "R.",
                                "ce:surname": "Leung-On",
                                "ce:indexed-name": "Leung-On R."
                            },
                            "@seq": "2",
                            "@author-instance-id": "OB2BibRecID-948956287-93743f83e4c5b89afa8c84d34866c8d2-1",
                            "ce:initials": "R.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Leung-On",
                            "@auid": "58353980900",
                            "ce:indexed-name": "Leung-On R."
                        },
                        {
                            "ce:given-name": "Boonchuay",
                            "preferred-name": {
                                "ce:given-name": "Boonchuay",
                                "ce:initials": "B.",
                                "ce:surname": "Supmonchai",
                                "ce:indexed-name": "Supmonchai B."
                            },
                            "@seq": "3",
                            "@author-instance-id": "OB2BibRecID-948956287-77d1897c3718267d0dd2e411a58bcddb-1",
                            "ce:initials": "B.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Supmonchai",
                            "@auid": "7801353815",
                            "ce:indexed-name": "Supmonchai B."
                        }
                    ]
                },
                "citation-title": "Design and Implementation of a FIX Protocol Offload Engine for SET Market Data",
                "abstracts": "© 2023 IEEE.This paper presents the design of a FIX protocol offload engine for SET market data processing. To achieve low latency, parallel and pipelining concepts are utilized wherever possible. Our design is implemented through VHDL code on an Intel MAX10 board at 125-MHz based clock with 1 GbE network. The results show that the Rx module can achieve a maximum decoding latency of 4.032 μ s and a constant processing delay of 26 clock cycles after a FIX market data was received while the Tx module achieves a maximum latency of 3.98 μs for generating a FIX market data request. Moreover, the T x/Rx module has an ability to encode/decode 8-digit ASCII values. The latency of the design can be further improved using a higher data width or greater gigabit ethernet environment.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "FIX protocol",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Market data processor",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=10126135",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "Proceeding - 2023 International Electrical Engineering Congress, iEECON 2023",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {"pagerange": {
                        "@first": "387",
                        "@last": "390"
                    }},
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9798350332360",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "2023 International Electrical Engineering Congress, iEECON 2023",
                            "conforganization": "Mahasarakham University and Electrical Engineering Academic Association (EEAT)",
                            "confcatnumber": "CFP2302X-ART",
                            "confseriestitle": "International Electrical Engineering Congress",
                            "conflocation": {
                                "venue": "Deevana Krabi Resort",
                                "@country": "tha",
                                "city": "Krabi"
                            },
                            "confcode": "188952",
                            "confdate": {
                                "enddate": {
                                    "@day": "10",
                                    "@year": "2023",
                                    "@month": "03"
                                },
                                "startdate": {
                                    "@day": "08",
                                    "@year": "2023",
                                    "@month": "03"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "Proceeding - 2023 International Electrical Engineering Congress, iEECON 2023",
                    "publicationdate": {
                        "year": "2023",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "2023"
                        }
                    },
                    "sourcetitle-abbrev": "Proceeding - Int. Electr. Eng. Congr., iEECON",
                    "@country": "usa",
                    "issuetitle": "Proceeding - 2023 International Electrical Engineering Congress, iEECON 2023",
                    "publicationyear": {"@first": "2023"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "@srcid": "21101160691"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1707"},
                            {"$": "2102"},
                            {"$": "2208"},
                            {"$": "3105"},
                            {"$": "1702"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "714.2",
                                "classification-description": "Semiconductor Devices and Integrated Circuits"
                            },
                            {
                                "classification-code": "721.2",
                                "classification-description": "Logic Elements"
                            },
                            {
                                "classification-code": "723.2",
                                "classification-description": "Data Processing and Image Processing"
                            },
                            {
                                "classification-code": "943.3",
                                "classification-description": "Special Purpose Instruments"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "COMP"},
                            {"$": "ENER"},
                            {"$": "ENGI"},
                            {"$": "PHYS"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2023 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "24",
                    "@year": "2023",
                    "@timestamp": "BST 08:05:08",
                    "@month": "06"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "641609919",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "948956287",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20232514280623",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20231736996",
                            "@idtype": "REAXYSCAR"
                        },
                        {
                            "$": "20232306183",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85162944628",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85162944628",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/iEECON56657.2023.10127033"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "20",
                "reference": [
                    {
                        "ref-fulltext": "S. Cohen and L. Szpruch, \"A limit order book model for latency arbitrage,\" Math Finan Econ 6, p. 211\u2013227, 2012.",
                        "@reference-instance-id": "OB2BibRecID-948956287-799b6a238024ded4a1723038d196b435-1",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "A limit order book model for latency arbitrage"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84865490785",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "6"},
                                "pagerange": {
                                    "@first": "211",
                                    "@last": "227"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Cohen",
                                    "ce:indexed-name": "Cohen S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Szpruch",
                                    "ce:indexed-name": "Szpruch L."
                                }
                            ]},
                            "ref-sourcetitle": "Math Finan Econ"
                        },
                        "ce:source-text": "S. Cohen and L. Szpruch, \"A limit order book model for latency arbitrage,\" Math Finan Econ 6, p. 211\u2013227, 2012."
                    },
                    {
                        "ref-fulltext": "M. Aquilina and P. O'Neill, \"Big bucks from small change,\" FCA Insight, 27 January 2020. [Online]. Available: https://www.fca.org.uk/insight/big-bucks-small-change. [Accessed 11 September 2020].",
                        "@reference-instance-id": "OB2BibRecID-948956287-d038627b0aa68783e6214cc708eb399e-2",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.fca.org.uk/insight/big-bucks-small-change",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Big bucks from small change"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85121199347",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "27 January Online. Available: Accessed 11 September 2020",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Aquilina",
                                    "ce:indexed-name": "Aquilina M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "O'Neill",
                                    "ce:indexed-name": "O'Neill P."
                                }
                            ]},
                            "ref-sourcetitle": "FCA Insight"
                        },
                        "ce:source-text": "M. Aquilina and P. O'Neill, \"Big bucks from small change,\" FCA Insight, 27 January 2020. [Online]. Available: https://www.fca.org.uk/insight/big-bucks-small-change. [Accessed 11 September 2020]."
                    },
                    {
                        "ref-fulltext": "K. Khashanah, I. Florescu and S. Yang, \"High-Frequency Trading: A White Paper,\" Investor Responsibility Research Center Institute, 2014.",
                        "@reference-instance-id": "OB2BibRecID-948956287-0032a1c918fcc9df10c63ad7cbbd425c-3",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "High-Frequency Trading: A White Paper"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85162956752",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Center Institute",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Khashanah",
                                    "ce:indexed-name": "Khashanah K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Florescu",
                                    "ce:indexed-name": "Florescu I."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yang",
                                    "ce:indexed-name": "Yang S."
                                }
                            ]},
                            "ref-sourcetitle": "Investor Responsibility Research"
                        },
                        "ce:source-text": "K. Khashanah, I. Florescu and S. Yang, \"High-Frequency Trading: A White Paper,\" Investor Responsibility Research Center Institute, 2014."
                    },
                    {
                        "ref-fulltext": "\"Field Programmable Gate Array (FPGA),\" Xilinx, 2020. [Online]. Available: https://www.xilinx.com/products/silicondevices/fpga/what-is-anfpga.html. [Accessed 11 September 2020].",
                        "@reference-instance-id": "OB2BibRecID-948956287-0f39104d011daef2ba734d08cbd5e649-4",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/products/silicondevices/fpga/what-is-anfpga.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85091884722",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, Online. Available: Accessed 11 September 2020",
                            "ref-sourcetitle": "Field Programmable Gate Array (FPGA)"
                        },
                        "ce:source-text": "\"Field Programmable Gate Array (FPGA),\" Xilinx, 2020. [Online]. Available: https://www.xilinx.com/products/silicondevices/fpga/what-is-anfpga.html. [Accessed 11 September 2020]."
                    },
                    {
                        "ref-fulltext": "\"In Pursuit of Ultra-Low Latency: FPGA in High-Frequency Trading,\" Velvetech, 9 September 2020. [Online]. Available: https://www.velvetech.com/blog/fpga-in-highfrequency-trading/. [Accessed 11 September 2020].",
                        "@reference-instance-id": "OB2BibRecID-948956287-69ac873d3f8c5d48727c27492862ca43-5",
                        "@id": "5",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.velvetech.com/blog/fpga-in-highfrequency-trading/",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Pursuit of Ultra-Low Latency: FPGA in High-Frequency Trading"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85163012240",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "9 September 2020. Online. Available: Accessed 11 September 2020",
                            "ref-sourcetitle": "Velvetech"
                        },
                        "ce:source-text": "\"In Pursuit of Ultra-Low Latency: FPGA in High-Frequency Trading,\" Velvetech, 9 September 2020. [Online]. Available: https://www.velvetech.com/blog/fpga-in-highfrequency-trading/. [Accessed 11 September 2020]."
                    },
                    {
                        "ref-fulltext": "\"FPGAs in the Financial Services Industry,\" EnterpriseAI, 6 November 2017. [Online]. Available: https://www.enterpriseai.news/2017/11/06/fpgas-financial-servicesindustry/. [Accessed 11 September 2020].",
                        "@reference-instance-id": "OB2BibRecID-948956287-ade1da399cd97c3f96c537696859dc27-6",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.enterpriseai.news/2017/11/06/fpgas-financial-servicesindustry/",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "FPGAs in the Financial Services Industry"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85162996772",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "6 November Online. Available: Accessed 11 September 2020",
                            "ref-sourcetitle": "EnterpriseAI"
                        },
                        "ce:source-text": "\"FPGAs in the Financial Services Industry,\" EnterpriseAI, 6 November 2017. [Online]. Available: https://www.enterpriseai.news/2017/11/06/fpgas-financial-servicesindustry/. [Accessed 11 September 2020]."
                    },
                    {
                        "ref-fulltext": "Y. Dou, Y. Zhou and X. Bo, \"An accelerator for decoding market data based on FPGA\", J. Circuits Syst. Comput, vol. 28, 2019.",
                        "@reference-instance-id": "OB2BibRecID-948956287-4c241703ee0c9109b9a04f1b90fb1b96-7",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-title": {"ref-titletext": "An accelerator for decoding market data based on FPGA"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85048684594",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "28"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Dou",
                                    "ce:indexed-name": "Dou Y."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhou",
                                    "ce:indexed-name": "Zhou Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Bo",
                                    "ce:indexed-name": "Bo X."
                                }
                            ]},
                            "ref-sourcetitle": "J. Circuits Syst. Comput"
                        },
                        "ce:source-text": "Y. Dou, Y. Zhou and X. Bo, \"An accelerator for decoding market data based on FPGA\", J. Circuits Syst. Comput, vol. 28, 2019."
                    },
                    {
                        "ref-fulltext": "Q. Tang, L. Jiang, M. Su and Q. Dai, \"A pipelined market data processing architecture to overcome financial data dependency,\" in 2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC), Las Vegas, 2016.",
                        "@reference-instance-id": "OB2BibRecID-948956287-fa9efdc149c34f2b14464b898335a4ab-8",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "A pipelined market data processing architecture to overcome financial data dependency"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85013392291",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Las Vegas",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Tang",
                                    "ce:indexed-name": "Tang Q."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Jiang",
                                    "ce:indexed-name": "Jiang L."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Su",
                                    "ce:indexed-name": "Su M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Dai",
                                    "ce:indexed-name": "Dai Q."
                                }
                            ]},
                            "ref-sourcetitle": "2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)"
                        },
                        "ce:source-text": "Q. Tang, L. Jiang, M. Su and Q. Dai, \"A pipelined market data processing architecture to overcome financial data dependency,\" in 2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC), Las Vegas, 2016."
                    },
                    {
                        "ref-fulltext": "U. Langenbach, A. Berthe, B. Traskov, S. Weide, K. Hofmann and P. Gregorius, \"A 10 GbE TCP/IP hardware stack as part of a protocol acceleration platform,\" the 2013 IEEE Third International Conference on Consumer Electronics Berlin (ICCE-Berlin), Berlin, 2013.",
                        "@reference-instance-id": "OB2BibRecID-948956287-b326a124360fdfc7cfa2a936ee8bb887-9",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "A 10 GbE TCP/IP hardware stack as part of a protocol acceleration platform"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84893629260",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Berlin",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "U.",
                                    "@_fa": "true",
                                    "ce:surname": "Langenbach",
                                    "ce:indexed-name": "Langenbach U."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Berthe",
                                    "ce:indexed-name": "Berthe A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Traskov",
                                    "ce:indexed-name": "Traskov B."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Weide",
                                    "ce:indexed-name": "Weide S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Hofmann",
                                    "ce:indexed-name": "Hofmann K."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Gregorius",
                                    "ce:indexed-name": "Gregorius P."
                                }
                            ]},
                            "ref-sourcetitle": "the 2013 IEEE Third International Conference on Consumer Electronics Berlin (ICCE-Berlin)"
                        },
                        "ce:source-text": "U. Langenbach, A. Berthe, B. Traskov, S. Weide, K. Hofmann and P. Gregorius, \"A 10 GbE TCP/IP hardware stack as part of a protocol acceleration platform,\" the 2013 IEEE Third International Conference on Consumer Electronics Berlin (ICCE-Berlin), Berlin, 2013."
                    },
                    {
                        "ref-fulltext": "L. Ding, P. Kang, W. Yin and L. Wang, \"Hardware TCP Offload Engine based on 10-Gbps Ethernet for low-latency network communication,\" 2016 International Conference on Field-Programmable Technology (FPT), Xi'an, 2016.",
                        "@reference-instance-id": "OB2BibRecID-948956287-fc168060084e489f2fafbef1ade76f84-10",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Hardware TCP Offload Engine based on 10-Gbps Ethernet for low-latency network communication"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85021390789",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xi'an",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Ding",
                                    "ce:indexed-name": "Ding L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Kang",
                                    "ce:indexed-name": "Kang P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Yin",
                                    "ce:indexed-name": "Yin W."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang L."
                                }
                            ]},
                            "ref-sourcetitle": "2016 International Conference on Field-Programmable Technology (FPT)"
                        },
                        "ce:source-text": "L. Ding, P. Kang, W. Yin and L. Wang, \"Hardware TCP Offload Engine based on 10-Gbps Ethernet for low-latency network communication,\" 2016 International Conference on Field-Programmable Technology (FPT), Xi'an, 2016."
                    },
                    {
                        "ref-fulltext": "FIX Trading Community, \"FIX Session Layer,\" 23 June 2020. [Online]. Available: https://www.fixtrading.org/standards/fix-session-layer/. [Accessed 30 October 2020].",
                        "@reference-instance-id": "OB2BibRecID-948956287-c1b94c24b8f49d055b165aa769c17344-11",
                        "@id": "11",
                        "ref-info": {
                            "ref-website": {
                                "websitename": "FIX Trading Community",
                                "ce:e-address": {
                                    "$": "https://www.fixtrading.org/standards/fix-session-layer/",
                                    "@type": "email"
                                }
                            },
                            "refd-itemidlist": {"itemid": {
                                "$": "85162979421",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "23 June 2020. Online. Available: Accessed 30 October 2020",
                            "ref-sourcetitle": "FIX Session Layer"
                        },
                        "ce:source-text": "FIX Trading Community, \"FIX Session Layer,\" 23 June 2020. [Online]. Available: https://www.fixtrading.org/standards/fix-session-layer/. [Accessed 30 October 2020]."
                    },
                    {
                        "ref-fulltext": "OnixS, \"FIXT 1.1: Session Protocol \u2013 FIX Dictionary,\" 2020. [Online]. Available: https://www.onixs.biz/fixdictionary/fixt1.1/section_session_protocol.html.[Accessed 2020 Ociober 30]",
                        "@reference-instance-id": "OB2BibRecID-948956287-3d5305b63cebac00390207d3515a10c9-12",
                        "@id": "12",
                        "ref-info": {
                            "ref-website": {
                                "websitename": "OnixS",
                                "ce:e-address": {
                                    "$": "https://www.onixs.biz/fixdictionary/fixt1.1/section_session_protocol.html",
                                    "@type": "email"
                                }
                            },
                            "refd-itemidlist": {"itemid": {
                                "$": "85162947711",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "2020"}},
                            "ref-text": "Online. Available: Accessed 2020 Ociober 30",
                            "ref-sourcetitle": "FIXT 1.1: Session Protocol \u2013 FIX Dictionary"
                        },
                        "ce:source-text": "OnixS, \"FIXT 1.1: Session Protocol \u2013 FIX Dictionary,\" 2020. [Online]. Available: https://www.onixs.biz/fixdictionary/fixt1.1/section_session_protocol.html.[Accessed 2020 Ociober 30]"
                    },
                    {
                        "ref-fulltext": "J. Kurose and K. Ross, Computer Networking: A Top-down Approach, 6, Ed., Pearson, 2013, pp. 35-39.",
                        "@reference-instance-id": "OB2BibRecID-948956287-7a17c0f7d8b15e53f51bf8f5fa439a38-13",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85089134706",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "6"},
                                "pagerange": {
                                    "@first": "35",
                                    "@last": "39"
                                }
                            },
                            "ref-text": "Pearson",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Kurose",
                                    "ce:indexed-name": "Kurose J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Ross",
                                    "ce:indexed-name": "Ross K."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Networking: A Top-down Approach"
                        },
                        "ce:source-text": "J. Kurose and K. Ross, Computer Networking: A Top-down Approach, 6, Ed., Pearson, 2013, pp. 35-39."
                    },
                    {
                        "ref-fulltext": "D. E. Comer, \"Segments, Streams, and Sequence Numbers,\" in Internetworking with TCP/IP Volumn One, New Jersey, Prentice Hall, 2000, p. 219.",
                        "@reference-instance-id": "OB2BibRecID-948956287-86cc54ce5c68e8bcb99250ea7eb5dfa5-14",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "Segments, Streams, and Sequence Numbers"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85163018529",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "219"}},
                            "ref-text": "New Jersey, Prentice Hall",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "D.E.",
                                "@_fa": "true",
                                "ce:surname": "Comer",
                                "ce:indexed-name": "Comer D.E."
                            }]},
                            "ref-sourcetitle": "Internetworking with TCP/IP Volumn One"
                        },
                        "ce:source-text": "D. E. Comer, \"Segments, Streams, and Sequence Numbers,\" in Internetworking with TCP/IP Volumn One, New Jersey, Prentice Hall, 2000, p. 219."
                    },
                    {
                        "ref-fulltext": "I. Crisan, B. Banchiu and T. Ahmed, \"Simple Digital Calculator Implementing A Simple Digital Calculator Using An FPGA,\" 2015.",
                        "@reference-instance-id": "OB2BibRecID-948956287-5d16cab8973818744991baa1f35cdaa8-15",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85162945334",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Crisan",
                                    "ce:indexed-name": "Crisan I."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Banchiu",
                                    "ce:indexed-name": "Banchiu B."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Ahmed",
                                    "ce:indexed-name": "Ahmed T."
                                }
                            ]},
                            "ref-sourcetitle": "Simple Digital Calculator Implementing A Simple Digital Calculator Using An FPGA"
                        },
                        "ce:source-text": "I. Crisan, B. Banchiu and T. Ahmed, \"Simple Digital Calculator Implementing A Simple Digital Calculator Using An FPGA,\" 2015."
                    },
                    {
                        "ref-fulltext": "Abdulla Parosh Aziz et al., \"Efficient handling of string-number conversion,\" the 41stACM SIGPLAN Conference on Programming Language Design and Implementation, London, UK, 2020.",
                        "@reference-instance-id": "OB2BibRecID-948956287-d315c533f52c734bc5ed5304c58009c2-16",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-title": {"ref-titletext": "Efficient handling of string-number conversion"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85086823180",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "London, UK",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "A.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Aziz",
                                    "ce:indexed-name": "Aziz A.P."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "the 41stACM SIGPLAN Conference on Programming Language Design and Implementation"
                        },
                        "ce:source-text": "Abdulla Parosh Aziz et al., \"Efficient handling of string-number conversion,\" the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, London, UK, 2020."
                    },
                    {
                        "ref-fulltext": "S. Nadarajah and A. K. Gupta, \"Characterizations of the Beta,\" Communications in Statistics - Theory and Methods, vol. 33, no. 12, pp. 2941-2957, 2004.",
                        "@reference-instance-id": "OB2BibRecID-948956287-41cf4f3b16cffb410492e9d177e05e31-17",
                        "@id": "17",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "Characterizations of the Beta"},
                            "refd-itemidlist": {"itemid": {
                                "$": "11444259911",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "33",
                                    "@issue": "12"
                                },
                                "pagerange": {
                                    "@first": "2941",
                                    "@last": "2957"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Nadarajah",
                                    "ce:indexed-name": "Nadarajah S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.K.",
                                    "@_fa": "true",
                                    "ce:surname": "Gupta",
                                    "ce:indexed-name": "Gupta A.K."
                                }
                            ]},
                            "ref-sourcetitle": "Communications in Statistics - Theory and Methods"
                        },
                        "ce:source-text": "S. Nadarajah and A. K. Gupta, \"Characterizations of the Beta,\" Communications in Statistics - Theory and Methods, vol. 33, no. 12, pp. 2941-2957, 2004."
                    },
                    {
                        "ref-fulltext": "AUTOSAR, \"Acceptance Test Specification of TCP communication,\" 31 October 2015. [Online]. Available: https://www.autosar.org/fileadmin/user_upload/standards/tests/11/AUTOSAR_ATS_TCP.pdf. [Accessed March 2021].",
                        "@reference-instance-id": "OB2BibRecID-948956287-10549d865d2842c741db1f771e37aed1-18",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {
                                "websitename": "AUTOSAR",
                                "ce:e-address": {
                                    "$": "https://www.autosar.org/fileadmin/user_upload/standards/tests/11/AUTOSAR_ATS_TCP.pdf",
                                    "@type": "email"
                                }
                            },
                            "refd-itemidlist": {"itemid": {
                                "$": "85162949372",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "31 October Online. Available: Accessed March 2021",
                            "ref-sourcetitle": "Acceptance Test Specification of TCP communication"
                        },
                        "ce:source-text": "AUTOSAR, \"Acceptance Test Specification of TCP communication,\" 31 October 2015. [Online]. Available: https://www.autosar.org/fileadmin/user_upload/standards/tests/11/AUTOSAR_ATS_TCP.pdf. [Accessed March 2021]."
                    },
                    {
                        "ref-fulltext": "J. Postel, \"The TCP Maximum Segment Size and Related Topics,\" November 1983. [Online]. Available: https://tools.ietf.org/html/rfc879#section-3. [Accessed 6 May 2021].",
                        "@reference-instance-id": "OB2BibRecID-948956287-84061d233f15303588205af049456a97-19",
                        "@id": "19",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1983"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://tools.ietf.org/html/rfc879#section-3",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "0012557290",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "November Online. Available: Accessed 6 May 2021",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Postel",
                                "ce:indexed-name": "Postel J."
                            }]},
                            "ref-sourcetitle": "The TCP Maximum Segment Size and Related Topics"
                        },
                        "ce:source-text": "J. Postel, \"The TCP Maximum Segment Size and Related Topics,\" November 1983. [Online]. Available: https://tools.ietf.org/html/rfc879#section-3. [Accessed 6 May 2021]."
                    },
                    {
                        "ref-fulltext": "FIX Trading Community, \"FIX Session Layer Test Cases,\" 23 June 2020. [Online]. Available: https://www.fixtrading.org/packages/fix-session-layer-test-cases/. [Accessed March 2021].",
                        "@reference-instance-id": "OB2BibRecID-948956287-ab1eddb2d1e99d1daf7bd85cfdacb8f4-20",
                        "@id": "20",
                        "ref-info": {
                            "ref-website": {
                                "websitename": "FIX Trading Community",
                                "ce:e-address": {
                                    "$": "https://www.fixtrading.org/packages/fix-session-layer-test-cases/",
                                    "@type": "email"
                                }
                            },
                            "refd-itemidlist": {"itemid": {
                                "$": "85162999831",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "23 June 2020. Online. Available: Accessed March 2021",
                            "ref-sourcetitle": "FIX Session Layer Test Cases"
                        },
                        "ce:source-text": "FIX Trading Community, \"FIX Session Layer Test Cases,\" 23 June 2020. [Online]. Available: https://www.fixtrading.org/packages/fix-session-layer-test-cases/. [Accessed March 2021]."
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85162944628",
        "dc:description": "This paper presents the design of a FIX protocol offload engine for SET market data processing. To achieve low latency, parallel and pipelining concepts are utilized wherever possible. Our design is implemented through VHDL code on an Intel MAX10 board at 125-MHz based clock with 1 GbE network. The results show that the Rx module can achieve a maximum decoding latency of 4.032 μ s and a constant processing delay of 26 clock cycles after a FIX market data was received while the Tx module achieves a maximum latency of 3.98 μs for generating a FIX market data request. Moreover, the T x/Rx module has an ability to encode/decode 8-digit ASCII values. The latency of the design can be further improved using a higher data width or greater gigabit ethernet environment.",
        "prism:coverDate": "2023-01-01",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85162944628",
        "subtypeDescription": "Conference Paper",
        "dc:creator": {"author": [{
            "ce:given-name": "Norawit",
            "preferred-name": {
                "ce:given-name": "Norawit",
                "ce:initials": "N.",
                "ce:surname": "Kietthanakorn",
                "ce:indexed-name": "Kietthanakorn N."
            },
            "@seq": "1",
            "ce:initials": "N.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Kietthanakorn",
            "@auid": "58355292600",
            "author-url": "https://api.elsevier.com/content/author/author_id/58355292600",
            "ce:indexed-name": "Kietthanakorn N."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85162944628"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85162944628&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85162944628&origin=inward"
            }
        ],
        "prism:isbn": "9798350332360",
        "prism:publicationName": "Proceeding - 2023 International Electrical Engineering Congress, iEECON 2023",
        "source-id": "21101160691",
        "citedby-count": "0",
        "subtype": "cp",
        "prism:pageRange": "387-390",
        "dc:title": "Design and Implementation of a FIX Protocol Offload Engine for SET Market Data",
        "prism:endingPage": "390",
        "openaccess": "0",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/iEECON56657.2023.10127033",
        "prism:startingPage": "387",
        "publishercopyright": "© 2023 IEEE.",
        "dc:identifier": "SCOPUS_ID:85162944628",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Clock cycles",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Data processors",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Design and implementations",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "FIX Protocols",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Low latency",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Market data",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Market data processing",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Market data processor",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Processing delay",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Protocol offload",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "FIX protocol"
        },
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "Market data processor"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Computer Vision and Pattern Recognition",
            "@code": "1707",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Energy Engineering and Power Technology",
            "@code": "2102",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Instrumentation",
            "@code": "3105",
            "@abbrev": "PHYS"
        },
        {
            "@_fa": "true",
            "$": "Artificial Intelligence",
            "@code": "1702",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Norawit",
            "preferred-name": {
                "ce:given-name": "Norawit",
                "ce:initials": "N.",
                "ce:surname": "Kietthanakorn",
                "ce:indexed-name": "Kietthanakorn N."
            },
            "@seq": "1",
            "ce:initials": "N.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Kietthanakorn",
            "@auid": "58355292600",
            "author-url": "https://api.elsevier.com/content/author/author_id/58355292600",
            "ce:indexed-name": "Kietthanakorn N."
        },
        {
            "ce:given-name": "Ratchanon",
            "preferred-name": {
                "ce:given-name": "Ratchanon",
                "ce:initials": "R.",
                "ce:surname": "Leung-On",
                "ce:indexed-name": "Leung-On R."
            },
            "@seq": "2",
            "ce:initials": "R.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Leung-On",
            "@auid": "58353980900",
            "author-url": "https://api.elsevier.com/content/author/author_id/58353980900",
            "ce:indexed-name": "Leung-On R."
        },
        {
            "ce:given-name": "Boonchuay",
            "preferred-name": {
                "ce:given-name": "Boonchuay",
                "ce:initials": "B.",
                "ce:surname": "Supmonchai",
                "ce:indexed-name": "Supmonchai B."
            },
            "@seq": "3",
            "ce:initials": "B.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Supmonchai",
            "@auid": "7801353815",
            "author-url": "https://api.elsevier.com/content/author/author_id/7801353815",
            "ce:indexed-name": "Supmonchai B."
        }
    ]}
}}