0.7
2020.1
May 27 2020
20:09:33
C:/Bachelor1/i2c/LA_i2c_nILA/LogicAnalyzer.sim/sim_1/synth/timing/xsim/tb_i2c_main_time_synth.v,1612952034,verilog,,,,debouncer;glbl;i2c_main,,,,,,,,
C:/Bachelor1/i2c/LA_i2c_nILA/LogicAnalyzer.srcs/sim_1/new/tb_i2c_main.vhd,1612904361,vhdl,,,,tb_i2c_main,,,,,,,,
