WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1276718 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1276718 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 20994406 heartbeat IPC: 0.4763 cumulative IPC: 0.2536 (Simulation time: 00 hr 05 min 01 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 19717689 cumulative IPC: 0.2536 (Simulation time: 00 hr 05 min 01 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 19717689 cumulative IPC: 0.2536 (Simulation time: 00 hr 05 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2536 instructions: 5000000 cycles: 19717689
CPU 0 Branch Prediction Accuracy: 95.7% MPKI: 9.256 Average ROB Occupancy at Mispredict: 53.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.112
BRANCH_INDIRECT: 0.001
BRANCH_CONDITIONAL: 9.13
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.0024
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     325334 HIT:     155512 MISS:     169822
LLC LOAD         ACCESS:     195043 HIT:      52330 MISS:     142713
LLC RFO          ACCESS:      45783 HIT:      19734 MISS:      26049
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      83200 HIT:      83197 MISS:          3
LLC TRANSLATION  ACCESS:       1308 HIT:        251 MISS:       1057
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 784.3 cycles
cpu0_DTLB TOTAL        ACCESS:    1090829 HIT:    1036443 MISS:      54386
cpu0_DTLB LOAD         ACCESS:    1090829 HIT:    1036443 MISS:      54386
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.88 cycles
cpu0_ITLB TOTAL        ACCESS:        519 HIT:        500 MISS:         19
cpu0_ITLB LOAD         ACCESS:        519 HIT:        500 MISS:         19
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL        ACCESS:    1248330 HIT:     553406 MISS:     694924
cpu0_L1D LOAD         ACCESS:     940774 HIT:     380963 MISS:     559811
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     303281 HIT:     170615 MISS:     132666
cpu0_L1D TRANSLATION  ACCESS:       4275 HIT:       1828 MISS:       2447
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.6 cycles
cpu0_L1I TOTAL        ACCESS:        609 HIT:        462 MISS:        147
cpu0_L1I LOAD         ACCESS:        609 HIT:        462 MISS:        147
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 269.5 cycles
cpu0_L2C TOTAL        ACCESS:     403276 HIT:     161137 MISS:     242139
cpu0_L2C LOAD         ACCESS:     244807 HIT:      49764 MISS:     195043
cpu0_L2C RFO          ACCESS:      51428 HIT:       5645 MISS:      45783
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104696 HIT:     104691 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:       2345 HIT:       1037 MISS:       1308
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 570.8 cycles
cpu0_STLB TOTAL        ACCESS:      34823 HIT:      30535 MISS:       4288
cpu0_STLB LOAD         ACCESS:      34823 HIT:      30535 MISS:       4288
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 493.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      45657
  ROW_BUFFER_MISS:     124109
 AVG DBUS CONGESTED CYCLE: 3.945
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3407
  FULL:      56325
