@I [HLS-0] Workspace /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1 opened at Sun Sep 27 16:30:38 CDT 2015
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 6.1e-05Total elapsed time: 0.216 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 3.9e-05Total elapsed time: 0.217 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000202Total elapsed time: 0.217 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.0001Total elapsed time: 0.217 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000134Total elapsed time: 0.218 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000122Total elapsed time: 0.218 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.6e-05Total elapsed time: 0.218 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000863Total elapsed time: 0.218 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.6e-05Total elapsed time: 0.218 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.2e-05Total elapsed time: 0.218 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 7e-05Total elapsed time: 0.218 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 5.8e-05Total elapsed time: 0.218 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002613Total elapsed time: 0.220 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000427Total elapsed time: 0.221 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000324Total elapsed time: 0.221 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.2e-05Total elapsed time: 0.223 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 7e-05Total elapsed time: 0.223 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 6.6e-05Total elapsed time: 0.223 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00024Total elapsed time: 0.223 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000365Total elapsed time: 0.223 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001476Total elapsed time: 0.224 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8e-05Total elapsed time: 0.224 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 7e-06Total elapsed time: 0.224 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 1.5e-05Total elapsed time: 0.224 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 3e-06Total elapsed time: 0.224 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.008314Total elapsed time: 0.225 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000698Total elapsed time: 0.226 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000261Total elapsed time: 0.227 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001298Total elapsed time: 0.228 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00201Total elapsed time: 0.231 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004473Total elapsed time: 0.236 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00663Total elapsed time: 0.236 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006207Total elapsed time: 0.242 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005191Total elapsed time: 0.248 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.069918Total elapsed time: 0.320 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000474Total elapsed time: 0.330 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001131Total elapsed time: 0.331 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000372Total elapsed time: 0.338 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02255Total elapsed time: 0.343 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001987Total elapsed time: 0.345 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.5e-05Total elapsed time: 0.345 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.115397Total elapsed time: 0.345 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 7.1e-05Total elapsed time: 0.346 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.116484Total elapsed time: 0.346 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.116577Total elapsed time: 0.346 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 6e-06Total elapsed time: 0.346 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001638Total elapsed time: 0.348 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000105Total elapsed time: 0.351 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.9e-05Total elapsed time: 0.352 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 6.6e-05Total elapsed time: 0.352 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000254Total elapsed time: 0.352 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000328Total elapsed time: 0.352 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001403Total elapsed time: 0.353 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001747Total elapsed time: 0.353 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.009142Total elapsed time: 0.355 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000955Total elapsed time: 0.357 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001056Total elapsed time: 0.357 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 5e-06Total elapsed time: 0.359 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 6e-06Total elapsed time: 0.359 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 4e-06Total elapsed time: 0.360 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 1.2e-05Total elapsed time: 0.360 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 3e-06Total elapsed time: 0.360 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.00182Total elapsed time: 0.361 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 3e-06Total elapsed time: 0.361 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 4e-06Total elapsed time: 0.361 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.001059Total elapsed time: 0.362 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.004671Total elapsed time: 0.362 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 2e-06Total elapsed time: 0.362 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 7e-06Total elapsed time: 0.362 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 2e-06Total elapsed time: 0.362 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.144584Total elapsed time: 0.362 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 4e-06Total elapsed time: 0.363 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 5e-06Total elapsed time: 0.363 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 4e-06Total elapsed time: 0.364 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 1.1e-05Total elapsed time: 0.364 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 2e-06Total elapsed time: 0.364 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.00151Total elapsed time: 0.364 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 3e-06Total elapsed time: 0.365 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 4e-06Total elapsed time: 0.365 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.000901Total elapsed time: 0.365 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.003082Total elapsed time: 0.366 sec.
@I [HLS-100] Command "create_clock -period 10 -name default "
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.000646Total elapsed time: 0.366 sec.
@I [HLS-100] Command "source ./hls_demo/solution1/directives.tcl "
@I [HLS-100] Command "set_directive_interface -mode ap_fifo adder_top a "
@I [HLS-100] Command 'set_directive_interface' returned 0; elapsed 0.000128Total elapsed time: 0.366 sec.
@I [HLS-100] Command "set_directive_array_partition -type cyclic -factor 10 -dim 1 adder_top arrayA "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0.0001Total elapsed time: 0.367 sec.
@I [HLS-100] Command "set_directive_array_partition -type cyclic -factor 10 -dim 1 adder_top arrayB "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 0.000132Total elapsed time: 0.368 sec.
@I [HLS-100] Command "set_directive_array_partition -type cyclic -factor 10 -dim 1 adder_top arrayC "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 7.9e-05Total elapsed time: 0.368 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000697Total elapsed time: 0.368 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'hls_demo/.settings/adder.c' ... 
@0 [HLS-0] Analyzing design file 'hls_demo/.settings/adder.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "hls_demo/.settings/adder.c"  -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 7.3e-05Total elapsed time: 0.422 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "hls_demo/.settings/adder.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireda 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredarrayA cyclic=positionBoolean0type factor=10 dim=1 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredarrayB cyclic=positionBoolean0type factor=10 dim=1 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredarrayC cyclic=positionBoolean0type factor=10 dim=1 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 8.5e-05Total elapsed time: 0.468 sec.
@I [HLS-0] Marker-Pragma convertor: /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c.ap-line.c /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.1/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c.ap-line.c"  -m "adder_top" -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c.ap-cdt.c" -c --pp --directive /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/solution1.directive --source /home/parallels/source_code/ECE_527_testing_code/hls_demo/.settings/adder.c --error /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS MuxnS" --ca --gf --df --pd --p2d /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db --sd --scff /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pp.0.c.ap-cdt.c /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pragma.0.c /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.5e-05Total elapsed time: 1.356 sec.
@I [HLS-0] CDT processor time: 0 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.g.bc"
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.4e-05Total elapsed time: 1.458 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.1/lnx64/lib -lm_basic -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder.g.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.1/lnx64/lib -lm_basic -o "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 1.3e-05Total elapsed time: 1.547 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top adder_top  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.0.bc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 5.7e-05Total elapsed time: 1.595 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.1.bc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.g.1.bc to /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db -type-info -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -fs-prep-check-ap-stream -fs-prep-legalize-global -fs-prep-legalize-stream-variable  -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce    -group-axi-access    -simplifycfg -dce -loop-delete  -norm-name  /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.1.bc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-501] Unrolling loop 'loop_add' (hls_demo/.settings/adder.c:23) in function 'adder_top' partially with a factor of 10.
@I [XFORM-101] Partitioning array 'arrayA' (hls_demo/.settings/adder.c:10) in dimension 1 with a cyclic factor 10.
@I [XFORM-101] Partitioning array 'arrayB' (hls_demo/.settings/adder.c:11) in dimension 1 with a cyclic factor 10.
@I [XFORM-101] Partitioning array 'arrayC' (hls_demo/.settings/adder.c:12) in dimension 1 with a cyclic factor 10.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 8e-05Total elapsed time: 2.15 sec.
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -scalar-propagation  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.2.bc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0.000177Total elapsed time: 2.241 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 0.624022Total elapsed time: 2.261 sec.
@I [HLS-111] Elapsed time: 0.973802 seconds; current memory usage: 56.7 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 0.666546Total elapsed time: 2.261 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'adder_top' ...
@0 [HLS-0] Synthesizing 'adder_top' ...
@I [HLS-100] Command "ap_set_top_model adder_top "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 5.7e-05Total elapsed time: 2.262 sec.
@I [HLS-100] Command "get_model_list adder_top -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 2.6e-05Total elapsed time: 2.262 sec.
@I [HLS-100] Command "preproc_iomode -model adder_top "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0.000149Total elapsed time: 2.262 sec.
@I [HLS-100] Command "get_model_list adder_top -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 1.4e-05Total elapsed time: 2.263 sec.
@I [HLS-0] Model list for configure: adder_top
@I [HLS-0] Configuring Module : adder_top ...
@I [HLS-100] Command "set_default_model adder_top "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 2.6e-05Total elapsed time: 2.263 sec.
@I [HLS-100] Command "apply_spec_resource_limit adder_top "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 4.1e-05Total elapsed time: 2.263 sec.
@I [HLS-0] Model list for preprocess: adder_top
@I [HLS-0] Preprocessing Module: adder_top ...
@I [HLS-100] Command "set_default_model adder_top "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 1.6e-05Total elapsed time: 2.263 sec.
@I [HLS-100] Command "cdfg_preprocess -model adder_top "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.005387Total elapsed time: 2.268 sec.
@I [HLS-100] Command "rtl_gen_preprocess adder_top "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.00043Total elapsed time: 2.269 sec.
@I [HLS-0] Model list for synthesis: adder_top
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'adder_top' 
@0 [HLS-0] -- Scheduling module 'adder_top' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model adder_top "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 2e-05Total elapsed time: 2.269 sec.
@I [HLS-100] Command "schedule -model adder_top "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop_add'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'loop_write'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.150177Total elapsed time: 2.422 sec.
@I [HLS-111] Elapsed time: 0.158129 seconds; current memory usage: 58.1 MB.
@I [HLS-100] Command "report -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.009304Total elapsed time: 2.432 sec.
@I [HLS-100] Command "db_write -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.017033Total elapsed time: 2.449 sec.
@I [HLS-0] Finish scheduling adder_top.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'adder_top' 
@0 [HLS-0] -- Exploring micro-architecture for module 'adder_top' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model adder_top "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 3.3e-05Total elapsed time: 2.450 sec.
@I [HLS-100] Command "bind -model adder_top "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=adder_top
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.031727Total elapsed time: 2.482 sec.
@I [HLS-111] Elapsed time: 0.058947 seconds; current memory usage: 59.2 MB.
@I [HLS-100] Command "report -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.039581Total elapsed time: 2.522 sec.
@I [HLS-100] Command "db_write -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.020393Total elapsed time: 2.543 sec.
@I [HLS-0] Finish binding adder_top.
@I [HLS-100] Command "get_model_list adder_top -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 5.8e-05Total elapsed time: 2.543 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess adder_top "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.000411Total elapsed time: 2.544 sec.
@I [HLS-0] Model list for RTL generation: adder_top
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'adder_top' 
@0 [HLS-0] -- Generating RTL for module 'adder_top' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model adder_top -vendor xilinx -mg_file /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'adder_top/a' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'adder_top/b' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'adder_top/c' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'adder_top/n' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'adder_top' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'adder_top_mux_10to1_sel32_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'adder_top_urem_10ns_5ns_10_14': 1 instance(s).
@I [RTGEN-100] Generating core module 'adder_top_urem_10ns_5ns_10_14_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'adder_top'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.060549Total elapsed time: 2.607 sec.
@I [HLS-111] Elapsed time: 0.122104 seconds; current memory usage: 61.1 MB.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00022Total elapsed time: 2.607 sec.
@I [HLS-100] Command "gen_rtl adder_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/syn/systemc/adder_top -synmodules adder_top "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.00416Total elapsed time: 2.612 sec.
@I [HLS-100] Command "gen_rtl adder_top -istop -style xilinx -f -lang vhdl -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/syn/vhdl/adder_top "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.018621Total elapsed time: 2.631 sec.
@I [HLS-100] Command "gen_rtl adder_top -istop -style xilinx -f -lang vlog -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/syn/verilog/adder_top "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.0198Total elapsed time: 2.651 sec.
@I [HLS-100] Command "export_constraint_db -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 6.7e-05Total elapsed time: 2.651 sec.
@I [HLS-100] Command "report -model adder_top -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.031529Total elapsed time: 2.684 sec.
@I [HLS-100] Command "gen_tb_info adder_top -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top -p /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.000281Total elapsed time: 2.684 sec.
@I [HLS-100] Command "report -model adder_top -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/syn/report/adder_top_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.020239Total elapsed time: 2.705 sec.
@I [HLS-100] Command "report -model adder_top -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/syn/report/adder_top_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.015556Total elapsed time: 2.720 sec.
@I [HLS-100] Command "report -model adder_top -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.060675Total elapsed time: 2.782 sec.
@I [HLS-100] Command "db_write -model adder_top -o /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.037315Total elapsed time: 2.820 sec.
@I [HLS-100] Command "sc_get_clocks adder_top "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 1.2e-05Total elapsed time: 2.864 sec.
@I [HLS-100] Command "sc_get_portdomain adder_top "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 3e-06Total elapsed time: 2.864 sec.
@I [HLS-0] Model list for RTL component generation: adder_top
@I [HLS-0] Handling components in module [adder_top] ... 
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.compgen.tcl "
@I [HLS-0] Found component adder_top_urem_10ns_5ns_10_14_seq.
@I [HLS-0] Append model adder_top_urem_10ns_5ns_10_14_seq
@I [HLS-0] Found component adder_top_urem_10ns_5ns_10_14.
@I [HLS-0] Append model adder_top_urem_10ns_5ns_10_14
@I [HLS-0] Found component adder_top_mux_10to1_sel32_32_1.
@I [HLS-0] Append model adder_top_mux_10to1_sel32_32_1
@I [HLS-0] Found component adder_top_arrayA_0.
@I [HLS-0] Append model adder_top_arrayA_0
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000451Total elapsed time: 2.866 sec.
@I [HLS-0] Append model adder_top
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: adder_top_urem_10ns_5ns_10_14_seq adder_top_urem_10ns_5ns_10_14 adder_top_mux_10to1_sel32_32_1 adder_top_arrayA_0 adder_top
@I [HLS-0] To file: write model adder_top_urem_10ns_5ns_10_14_seq
@I [HLS-0] To file: write model adder_top_urem_10ns_5ns_10_14
@I [HLS-0] To file: write model adder_top_mux_10to1_sel32_32_1
@I [HLS-0] To file: write model adder_top_arrayA_0
@I [HLS-0] To file: write model adder_top
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.000396Total elapsed time: 2.867 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000131Total elapsed time: 2.869 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000415Total elapsed time: 2.870 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000789Total elapsed time: 2.870 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000178Total elapsed time: 2.870 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000476Total elapsed time: 2.871 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 5.8e-05Total elapsed time: 2.871 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.3e-05Total elapsed time: 2.871 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000793Total elapsed time: 2.872 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000329Total elapsed time: 2.873 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001481Total elapsed time: 2.874 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002038Total elapsed time: 2.876 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.0043Total elapsed time: 2.881 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006472Total elapsed time: 2.881 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00583Total elapsed time: 2.887 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00546Total elapsed time: 2.892 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.066475Total elapsed time: 2.960 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.022612Total elapsed time: 2.983 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002283Total elapsed time: 2.985 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000101Total elapsed time: 2.986 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.112464Total elapsed time: 2.986 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.5e-05Total elapsed time: 2.987 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.113813Total elapsed time: 2.987 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.113898Total elapsed time: 2.987 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001068Total elapsed time: 2.988 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001163Total elapsed time: 2.988 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000105Total elapsed time: 2.988 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.8e-05Total elapsed time: 2.989 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9.6e-05Total elapsed time: 2.989 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/.autopilot/db/adder_top.compgen.tcl "
@I [RTMG-282] Generating pipelined core: 'adder_top_urem_10ns_5ns_10_14_seq_div'
@I [RTMG-282] Generating pipelined core: 'adder_top_urem_10ns_5ns_10_14_div'
@I [RTMG-278] Implementing memory 'adder_top_arrayA_0_ram' using block RAMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.033493Total elapsed time: 3.23 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'adder_top'.
@I [WVHDL-304] Generating RTL VHDL for 'adder_top'.
@I [WVLOG-307] Generating RTL Verilog for 'adder_top'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 0.753949Total elapsed time: 3.28 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 1.42062Total elapsed time: 3.28 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 1.57414Total elapsed time: 3.28 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.005622Total elapsed time: 3.34 sec.
