

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s'
================================================================
* Date:           Sun Dec 10 17:37:18 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.221 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148| 1.480 us | 1.480 us |  148|  148|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SoftmaxArrayLoop  |      146|      146|        27|          8|          8|    16|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      1|       0|    862|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      38|    483|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    339|    -|
|Register         |        0|      -|     924|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     962|   1716|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  38|  483|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                                 |                                                           |        0|      0|  38|  483|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table2_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2    |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table3_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_485_p2                      |     *    |      1|  0|   7|          17|          18|
    |i_fu_548_p2                        |     +    |      0|  0|  15|           5|           1|
    |p_Val2_12_fu_1476_p2               |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_1462_p2                   |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_733_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_788_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_843_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_898_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_953_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1008_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1063_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_678_p2               |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_761_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_816_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_871_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_926_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_981_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1036_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1091_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_706_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage2_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op303          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op60           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1494_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_592_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_620_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_598_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_604_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_644_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_658_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_586_p2              |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln196_fu_542_p2               |   icmp   |      0|  0|  11|           5|           6|
    |or_ln340_1_fu_779_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_834_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_889_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_944_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_999_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1054_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1109_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1512_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_724_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln340_10_fu_1300_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1334_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1368_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1528_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1164_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1198_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1232_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1266_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1125_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_1172_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1206_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1240_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1274_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1308_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1342_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1376_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1536_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1133_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_615_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_626_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_634_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_639_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_650_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_610_p3              |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_664_p3                  |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_1180_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1214_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1248_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1282_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1316_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1350_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1384_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1544_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1141_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_767_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_822_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_877_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_932_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_987_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1042_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1097_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1500_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_773_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_828_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_883_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_938_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_993_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1048_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1103_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1506_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_712_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_718_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_755_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_810_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_865_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_920_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_975_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1030_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1085_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1488_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_700_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      1|  0| 862|         398|         763|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter3                                                          |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_478_p4                                                     |   9|          2|    5|         10|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table2_address0                                                              |  44|          9|   10|         90|
    |grp_fu_485_p0                                                                    |  44|          9|   17|        153|
    |grp_fu_485_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_x_V_offset  |  15|          3|    5|         15|
    |i_0_reg_474                                                                      |   9|          2|    5|         10|
    |res_V_data_0_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 339|         73|   78|        377|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_1650                                                            |  16|   0|   16|          0|
    |data_array_1_V_reg_1656                                                            |  16|   0|   16|          0|
    |data_array_2_V_reg_1662                                                            |  16|   0|   16|          0|
    |data_array_3_V_reg_1668                                                            |  16|   0|   16|          0|
    |data_array_4_V_reg_1674                                                            |  16|   0|   16|          0|
    |data_array_5_V_reg_1680                                                            |  16|   0|   16|          0|
    |data_array_6_V_reg_1686                                                            |  16|   0|   16|          0|
    |data_array_7_V_reg_1692                                                            |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_1763                                                             |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_1763_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_0_V_fu_340                                                                 |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_1774                                                             |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_1774_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_1_V_fu_336                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_1785                                                             |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_1785_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_2_V_fu_332                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_1796                                                             |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_1796_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_3_V_fu_328                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_1807                                                             |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_1807_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_4_V_fu_324                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_1817                                                             |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_1817_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_5_V_fu_320                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_1827                                                             |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_1827_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_6_V_fu_316                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_1837                                                             |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_1837_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_7_V_fu_312                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_474                                                                        |   5|   0|    5|          0|
    |i_reg_1645                                                                         |   5|   0|    5|          0|
    |icmp_ln1496_1_reg_1703                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1708                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1713                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_1698                                                               |   1|   0|    1|          0|
    |icmp_ln196_reg_1641                                                                |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_1859                                                             |  18|   0|   18|          0|
    |p_Val2_1_reg_1848                                                                  |  18|   0|   18|          0|
    |p_Val2_9_reg_1842                                                                  |  18|   0|   18|          0|
    |sext_ln241_reg_1864                                                                |  26|   0|   26|          0|
    |tmp_data_0_V_reg_1869                                                              |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1874                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1879                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1884                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1889                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1894                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1899                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1904                                                              |  16|   0|   16|          0|
    |x_max_V_reg_1718                                                                   |  16|   0|   16|          0|
    |y_V_1_reg_1728                                                                     |  10|   0|   10|          0|
    |y_V_2_reg_1733                                                                     |  10|   0|   10|          0|
    |y_V_3_reg_1738                                                                     |  10|   0|   10|          0|
    |y_V_4_reg_1743                                                                     |  10|   0|   10|          0|
    |y_V_5_reg_1748                                                                     |  10|   0|   10|          0|
    |y_V_6_reg_1753                                                                     |  10|   0|   10|          0|
    |y_V_7_reg_1758                                                                     |  10|   0|   10|          0|
    |icmp_ln196_reg_1641                                                                |  64|  32|    1|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 924|  32|  861|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

