Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  5 17:26:14 2021
| Host         : LAPTOP-OT7UM52C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VLC_timing_summary_routed.rpt -pb VLC_timing_summary_routed.pb -rpx VLC_timing_summary_routed.rpx -warn_on_violation
| Design       : VLC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (68)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: S[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (68)
-------------------------------------
 There are 68 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.910        0.000                      0                    1           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          5.910        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.910ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 S[1]
                            (input port)
  Destination:            Y[31]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.090ns  (logic 5.396ns (38.299%)  route 8.694ns (61.701%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  S_IBUF[1]_inst/O
                         net (fo=64, routed)          4.395     5.329    S_IBUF[1]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.453 r  Y_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     5.453    Y_reg[7]_i_5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.003 r  Y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.003    Y_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.117 r  Y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    Y_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.231 r  Y_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.240    Y_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.354 r  Y_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.354    Y_reg[19]_i_2_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.468 r  Y_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.468    Y_reg[23]_i_2_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.582 r  Y_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.582    Y_reg[27]_i_2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.895 r  Y_OBUF[31]_inst_i_4/O[3]
                         net (fo=1, routed)           0.583     7.478    p_3_in[31]
    SLICE_X55Y31         LUT5 (Prop_lut5_I4_O)        0.306     7.784 r  Y_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.706    11.490    Y_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.600    14.090 r  Y_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.090    Y[31]
    K2                                                                r  Y[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  5.910    





