\hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff}{}\doxysection{v8\+::internal\+::wasm\+::liftoff Namespace Reference}
\label{namespacev8_1_1internal_1_1wasm_1_1liftoff}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1liftoff_1_1CacheStatePreservingTempRegisters}{Cache\+State\+Preserving\+Temp\+Registers}}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
 \}
\item 
enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1f}{Shift\+Direction}} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}{k\+Left}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}{k\+Right}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2d5fde1d924910a2a01ecd8e70a87c28}{k\+Left}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2dd2b017192f8a09367d48c7648213c9}{k\+Right}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14}{Shift\+Direction}} \+: bool \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}{k\+Left}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}{k\+Right}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14a2d5fde1d924910a2a01ecd8e70a87c28}{k\+Left}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14a2dd2b017192f8a09367d48c7648213c9}{k\+Right}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154}{Shift\+Sign}} \+: bool \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154a52c0e4f472cd0c011e4f63c6fa9b55c3}{k\+Signed}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154a0b04c4794c6c58dae84b686c82b03959}{k\+Unsigned}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
 \}
\item 
enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}{Div\+Or\+Rem}} \+: uint8\+\_\+t \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{k\+Rem}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{k\+Rem}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{k\+Exchange}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}{Div\+Or\+Rem}} \+: uint8\+\_\+t \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{k\+Rem}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{k\+Rem}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{k\+Max}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{Get\+Stack\+Slot}} (\mbox{\hyperlink{classint}{int}} offset)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835}{Get\+Half\+Stack\+Slot}} (\mbox{\hyperlink{classint}{int}} offset, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_aeee2188c3cfca80eddc438d983ce1ae0}{Reg\+Pair\+Half}} half)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4}{Get\+Instance\+Data\+Operand}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, int32\+\_\+t offset\+\_\+imm, unsigned shift\+\_\+amount=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{Calculate\+Actual\+Address}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr\+\_\+reg, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} result\+\_\+reg=\mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\+\_\+reg}})
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a194349c16c4333a7ff8c6fa14b9e0447}{Make\+Unsigned}} (\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register, Register, SBit, Condition) op, void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op\+\_\+with\+\_\+carry$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae5475a670ec8711a4423f2b405ac5095}{I64\+Binop}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op, void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op\+\_\+with\+\_\+carry$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a68de027480f7a57f736cd3209d6638f9}{I64\+BinopI}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, int64\+\_\+t imm)
\item 
{\footnotesize template$<$void(\+Macro\+Assembler\+::$\ast$)(\+Register, Register, Register, Register, Register) op, bool is\+\_\+left\+\_\+shift$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a31f1666048ca688e73024cf25bc67738}{I64\+Shiftop}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} amount)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_ab0d89e84b22ac2942b273362f8f2e371}{Float\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}{Get\+Float\+Register}} (\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} reg)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Simd128Register}{Simd128\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a912812ceac52bc2b20365f74f7812add}{Get\+Simd128\+Register}} (\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} reg)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Simd128Register}{Simd128\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{Get\+Simd128\+Register}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} reg)
\item 
{\footnotesize template$<$typename Register\+Type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32de6d89ccfb34453f693da153c01d62}{Emit\+Float\+Min\+Or\+Max}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, Register\+Type dst, Register\+Type lhs, Register\+Type rhs, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}} min\+\_\+or\+\_\+max)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a79dade142d70bbf4af62046bd8455a34}{Ensure\+No\+Alias}} (\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} reg, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} must\+\_\+not\+\_\+alias, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afb6a243a345c492880c8155dcd79e480}{S128\+Narrow\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{namespacev8_1_1internal_a9096af544696b89a3dcdc04d371bcc33}{Neon\+Data\+Type}} dt, \mbox{\hyperlink{namespacev8_1_1internal_a9096af544696b89a3dcdc04d371bcc33}{Neon\+Data\+Type}} sdt, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a73e9e697bccd068e7c63c0035d2ce8e8}{F64x2\+Compare}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0ecba5b44024d8add4d50d38bd3bb8af}{Store}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4}{Load}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} src, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d}{Mask\+From\+Neon\+Data\+Type}} (\mbox{\hyperlink{namespacev8_1_1internal_a9096af544696b89a3dcdc04d371bcc33}{Neon\+Data\+Type}} dt)
\item 
{\footnotesize template$<$Shift\+Direction dir = k\+Left, Neon\+Data\+Type dt, Neon\+Size sz$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a05a8728964a34c1f9d391243c99e51}{Emit\+Simd\+Shift}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs)
\item 
{\footnotesize template$<$Shift\+Direction dir, Neon\+Data\+Type dt$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0916f8150ebbaf94c3ee6816279ed313}{Emit\+Simd\+Shift\+Immediate}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, int32\+\_\+t rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}{Emit\+Any\+True}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aaad63bfcfad4dfc066e235d1fb8aaa24}{Load\+Internal}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, int32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LoadType}{Load\+Type}} type, uint32\+\_\+t $\ast$protected\+\_\+load\+\_\+pc=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} needs\+\_\+shift=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}})
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}{Atomic\+Op32}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegList}{Liftoff\+Reg\+List}} pinned, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$load)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$\mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}})(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}($\ast$op)(\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}))
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a67c1e82677289ec29615daebc8cd81c6}{Add}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af235e0902cf4fbd4131a93f64a84552d}{Sub}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab4890d575215a42aa89598b56f9082bd}{And}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a24872df7f8d6cca2dfa5d306274d315e}{Or}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc68fba13d62f020ba376f9d5a806de}{Xor}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac9db9305895095093f18131d6572030d}{Exchange}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aefb78ac7a34d30dbf9f1a65c9af4428e}{Atomic\+Binop32}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}} type, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}($\ast$op)(\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}))
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7fda6cb417993bac3b94468da891b10c}{Atomic\+Op64}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, std\+::optional$<$ \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} $>$ result, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}($\ast$op)(\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}))
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af92bdfb1116d30cd8f659107a06d33a9}{I64\+Store}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afda2e73a351df9fe2527dd84964acf13}{Atomic\+I64\+Compare\+Exchange}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr\+\_\+reg, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} expected, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} new\+\_\+value, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff7ad3119ac971e6314c6cad66476a1b}{Generate\+Pop\+Cnt}} (\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch2)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{CPURegister}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad88e1577a411da643a6496d14d4c630b}{Get\+Reg\+From\+Type}} (const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \&reg, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegList}{CPUReg\+List}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af58ebd4a5ffc4087b6c4af70107c524a}{Pad\+Reg\+List}} (\mbox{\hyperlink{namespacev8_1_1internal_a56a42bc7828cb67b2ccd0904fcad6608}{Reg\+List}} list)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegList}{CPUReg\+List}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_abdc5c3c83e6850b36831348cedee858b}{Pad\+VReg\+List}} (\mbox{\hyperlink{namespacev8_1_1internal_a7dc86e9c8e4597463b77ea1314736a34}{Double\+Reg\+List}} list)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{CPURegister}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a8d80824317a74f5b2d78780b6b8568}{Acquire\+By\+Type}} (\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
{\footnotesize template$<$typename T $>$ }\\\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0123343b3d976c0d41ff8be3e6a3a7c4}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, \mbox{\hyperlink{classT}{T}} offset\+\_\+imm, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}, unsigned shift\+\_\+amount=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab3b5376ab6d034dd50546524469340e2}{Get\+Effective\+Address}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}})
\item 
{\footnotesize template$<$Shift\+Direction dir, Shift\+Sign sign = Shift\+Sign\+::k\+Signed$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7946cf877834afeda2a6778bc05b104c}{Emit\+Simd\+Shift}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs, \mbox{\hyperlink{namespacev8_1_1internal_a9f778b896fb5601a4a510cbbd7540383}{Vector\+Format}} \mbox{\hyperlink{namespacev8_1_1internal_af373c5445f93f44aba5e30e0323486dc}{format}})
\item 
{\footnotesize template$<$Vector\+Format format, Shift\+Sign sign$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a34a036066ea4d62e159cd39a6a4bc05e}{Emit\+Simd\+Shift\+Right\+Immediate}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} lhs, int32\+\_\+t rhs)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a084fd0767147eff64fea7d1257f3cc70}{Emit\+All\+True}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{namespacev8_1_1internal_a9f778b896fb5601a4a510cbbd7540383}{Vector\+Format}} \mbox{\hyperlink{namespacev8_1_1internal_af373c5445f93f44aba5e30e0323486dc}{format}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{CPURegister}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a58deecb3e6ab68ff694b5e3b027b9eb1}{Load\+To\+Register}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps, const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&src)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08}{Store\+To\+Memory}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} dst, const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&src)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a11dd34c442c3e5ab7eb819fa55975642}{Calculate\+Actual\+Address}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} \&temps, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr\+\_\+reg, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1749754b32e6d79b2ebac63e7cac94c7}{Atomic\+Binop}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}} type, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} op)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} base, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classint}{int}} offset\+\_\+imm)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff73ea33dca7e6455c75446bc081153d}{Load}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} base, int32\+\_\+t offset, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}{Store}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} base, int32\+\_\+t offset, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}{push}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} reg, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind, \mbox{\hyperlink{classint}{int}} padding=0)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8672b11e6544edbbbdc72e89a58b6df0}{Sign\+Extend\+I32\+To\+I64}} (\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} reg)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea}{Get\+Tmp\+Byte\+Register}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} candidate)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a639828202ed386be3256a91b1aabcf9b}{Move\+Stack\+Value}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, const \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \&src, const \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \&dst)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af964037673c226d12ab7deac5d1b2515}{Atomic\+Add\+Or\+Sub\+Or\+Exchange32}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} binop, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}} type)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a079013109b86c6614b04dae6538f54a7}{Atomic\+Binop32}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} op, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}} type)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad7b6a5e9e8ae0cb0db939106e8028f95}{Atomic\+Binop64}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} op, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac45b65ccaedc9092408a22b851ed7582}{Emit\+Commutative\+Bin\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, int32\+\_\+t) op$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1d3c348a3b01ecef7697bb9b42ac0132}{Emit\+Commutative\+Bin\+Op\+Imm}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, int32\+\_\+t imm)
\item 
{\footnotesize template$<$bool is\+\_\+signed, Div\+Or\+Rem div\+\_\+or\+\_\+rem$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae7835fb7659cd408cdc03fb7f9c68f40}{Emit\+Int32\+Div\+Or\+Rem}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$trap\+\_\+div\+\_\+by\+\_\+zero, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$trap\+\_\+div\+\_\+unrepresentable)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac1ccb4ef0a65aa93e65360de2bc827af}{Emit\+Shift\+Operation}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} amount, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$emit\+\_\+shift)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}))
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op, void(\+Assembler\+::$\ast$)(\+Register, Register) op\+\_\+with\+\_\+carry$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a00d7265233a703a60436d47a22bf06de}{Op\+With\+Carry}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, const Immediate \&) op, void(\+Assembler\+::$\ast$)(\+Register, int32\+\_\+t) op\+\_\+with\+\_\+carry$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_acd212ae4995110954cd8b7a04d9e6e2e}{Op\+With\+CarryI}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, int64\+\_\+t imm)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3}{Pair\+Contains}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} pair, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} reg)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664}{Replace\+In\+Pair}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} pair, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} old\+\_\+reg, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} new\+\_\+reg)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a705a12be42f1c67619185e71d2382f4c}{Emit64\+Bit\+Shift\+Operation}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} amount, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Macro\+Assembler\+::$\ast$emit\+\_\+shift)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}))
\item 
{\footnotesize template$<$typename type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae4bd3ea5f74470901b29024bb68e24e5}{Emit\+Float\+Min\+Or\+Max}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} rhs, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}} min\+\_\+or\+\_\+max)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ada3b00db6e327bbdb00dee673a90ea53}{Convert\+Float\+To\+Int\+And\+Back}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} converted\+\_\+back, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegList}{Liftoff\+Reg\+List}} pinned)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d704191dd872d98b6467c070672012c}{Emit\+Truncate\+Float\+To\+Int}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$trap)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2fb6a094cfbdaf03e29e77c7bf5245a0}{Emit\+Sat\+Truncate\+Float\+To\+Int}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} src)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae}{setcc\+\_\+32\+\_\+no\+\_\+spill}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp\+\_\+byte\+\_\+reg)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a80e3e8c5c0858f16e39428cf1d65f1f0}{setcc\+\_\+32}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae129820b32e5fa64e0d428c2a994dae2}{cond\+\_\+make\+\_\+unsigned}} (\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Double\+Register, Double\+Register) cmp\+\_\+op$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a57ddb424a9c0e833b511dbb7fbef7e26}{Emit\+Float\+Set\+Cond}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae80305a2109b4a454cd4b3144c0a8dac}{Emit\+Simd\+Commutative\+Bin\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs, std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$ feature=std\+::nullopt)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9649a3076933cb5068ca1a4001b526}{Emit\+Simd\+Non\+Commutative\+Bin\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} rhs, std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$ feature=std\+::nullopt)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op, uint8\+\_\+t width$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563}{Emit\+Simd\+Shift\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} operand, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{structv8_1_1internal_1_1count}{count}})
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, uint8\+\_\+t) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, uint8\+\_\+t) sse\+\_\+op, uint8\+\_\+t width$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ba29866cb6fd6cccdd9c02db5c847d5}{Emit\+Simd\+Shift\+Op\+Imm}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} operand, int32\+\_\+t \mbox{\hyperlink{structv8_1_1internal_1_1count}{count}})
\item 
{\footnotesize template$<$void(\+Shared\+Macro\+Assembler\+Base\+::$\ast$)(\+XMMRegister, XMMRegister) pcmp$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa93c12dc71e276c0e89bdd30b4bf7f0a}{Emit\+All\+True}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$ feature=std\+::nullopt)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af7b4c6f1229767a03fa0c80f33a9252c}{I32x4\+Ext\+Mul\+Helper}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} low, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\+\_\+signed}})
\item 
{\footnotesize template$<$typename T $>$ }\\\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a157a9ec408d9767713eda49aa4910e}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, \mbox{\hyperlink{classT}{T}} offset\+\_\+imm, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}, unsigned shift\+\_\+amount=0)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42bdfc75f5562fa965c6d5ab06aa5b2c}{Store}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4}{push}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} reg, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a9fc59a9c005ed3e250ca231fbb4458a4}{FPUCondition}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae2c054ced716a935125e7ada23e6c738}{Condition\+To\+Condition\+Cmp\+FPU}} (\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} condition, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} $\ast$predicate)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a443f0917304c8012289b9523f59b96d5}{Emit\+All\+True}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{namespacev8_1_1internal_a626bf64d100008639e62811ef49b695e}{MSABranch\+DF}} msa\+\_\+branch\+\_\+df)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3c0aeb41eaf7d3cc3fdd970100c15837}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}, unsigned shift\+\_\+amount=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af175f84e1d73a8f505de6ade93340790}{Get\+Stack\+Slot}} (uint32\+\_\+t offset)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_addf316e265738c96d1fa6a7a60df6756}{Store\+To\+Memory}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} dst, const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch2)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af2f6bfd23a52453d2ed8b621cd3ea66f}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, unsigned shift\+\_\+amount=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_addca56c0e4ac70449d241cc5858f7cf9}{Ensure\+No\+Alias}} (\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} reg, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} must\+\_\+not\+\_\+alias, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$temps)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a56aabd324d6a12a83c87baf8fe6b70db}{Calculate\+Actual\+Address}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} \&temps, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr\+\_\+reg, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} result\+\_\+reg=\mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\+\_\+reg}})
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9e70ae654bfbc7bee5e847e829d17c72}{Atomic\+Binop64}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}} type, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}} op)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c}{Is\+Reg\+In\+Reg\+Pair}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} pair, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} reg)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a62cf99ca8db0e0ded65e3f740e6b8112}{Emit64\+Bit\+Shift\+Operation}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} amount, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Macro\+Assembler\+::$\ast$emit\+\_\+shift)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}))
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a132e256316e090d0467a0b20e1d0c564}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}, unsigned shift\+\_\+amount=0)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5e79b2e501f872c10f0f5f799722ddc7}{Store\+To\+Memory}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} dst, const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae436ea276b34261aaad1d800f9871901}{Get\+Mem\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{namespacev8_1_1internal_a8b882fe3d9799fb8638e068978574d60}{Scale\+Factor}} scale\+\_\+factor=\mbox{\hyperlink{namespacev8_1_1internal_ad062ccc55d6b3a92f3d004481233ef48a5ea24a9c35e0127c467633897f707029}{times\+\_\+1}})
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae834e6ea7e40c1993bd3b9de2a64bbb0}{Load\+From\+Stack}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a45a81b15716cf112e06a575bc2c216ff}{Store\+To\+Memory}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} src, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}} kind)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa39802e69f81532fdaefdf9e9a9ffc22}{Store\+To\+Memory}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} dst, const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&src)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1c7eff5519a4950ed03a21ea2cb1115e}{Atomic\+Binop}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$lasm, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$opl)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$opq)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}), \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst\+\_\+addr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} result, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}} type, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} i64\+\_\+offset)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op, void(\+Assembler\+::$\ast$)(\+Register, Register) mov$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa2e9018ff520c6caa34df8cca082cd76}{Emit\+Commutative\+Bin\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Immediate) op, void(\+Assembler\+::$\ast$)(\+Register, Register) mov$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a35399a3e8def09afde32b7c3dfa56dc7}{Emit\+Commutative\+Bin\+Op\+Imm}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, int32\+\_\+t imm)
\item 
{\footnotesize template$<$typename type , Div\+Or\+Rem div\+\_\+or\+\_\+rem$>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a93f71325f9001e257098fb5f725b32}{Emit\+Int\+Div\+Or\+Rem}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$trap\+\_\+div\+\_\+by\+\_\+zero, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$trap\+\_\+div\+\_\+unrepresentable)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aceea2b1db00ef0462cd7058b882bf0aa}{Convert\+Float\+To\+Int\+And\+Back}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} converted\+\_\+back)
\item 
{\footnotesize template$<$typename src\+\_\+type $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad5fb352aafab518c77677011ac453dbc}{Emit\+Sat\+Truncate\+Float\+To\+UInt64}} (\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} src)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
constexpr int32\+\_\+t \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9d09d5ad187c43ec72afa1aa84afc652}{k\+Patch\+Instructions\+Required}} = 3
\item 
constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae36b5a92de1655749a9b92ba8e7941d8}{k\+Half\+Stack\+Slot\+Size}} = \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_ab68dce19070853e0707abd4f767fd04d}{Liftoff\+Assembler\+::k\+Stack\+Slot\+Size}} $>$$>$ 1
\item 
static constexpr \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegList}{Liftoff\+Reg\+List}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}{k\+Byte\+Regs}}
\item 
constexpr \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{k\+Scratch\+Double\+Reg}} = xmm7
\item 
constexpr \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_abfac21c6f172a1f7ea739191eaa149bd}{k\+Scratch\+Double\+Reg2}} = xmm0
\item 
constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab9a1f4c6a2d0218fe390a6715ec4e8b3}{k\+Sub\+Sp\+Size}} = 6
\item 
constexpr int32\+\_\+t \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4e2c88a1b277edff4d5512cea33585d7}{k\+Low\+Word\+Offset}} = 0
\item 
constexpr int32\+\_\+t \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a199a8905e6ad71cd77470c2dfdce9039}{k\+High\+Word\+Offset}} = 4
\item 
constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0190ce9fd95671b3d0e5c29930540424}{k\+Scratch\+Register2}} = \mbox{\hyperlink{namespacev8_1_1internal_ab9a366b114762fc880a39cf87d6ad94b}{r11}}
\item 
constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ab8538520579e39cb56c092a04507c8}{k\+Instance\+Data\+Operand}}
\item 
constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a409f416d91bd9b39a951ce75b58ee8cf}{k\+OSRTarget\+Slot}} = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{Get\+Stack\+Slot}}(k\+OSRTarget\+Offset)
\end{DoxyCompactItemize}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Binop@{Binop}}
\index{Binop@{Binop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Binop}{Binop}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\end{DoxyEnumFields}


Definition at line 871 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{871 \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{kAdd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{kSub}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{kAnd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{kOr}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{kXor}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{kExchange}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Binop@{Binop}}
\index{Binop@{Binop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Binop}{Binop}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\end{DoxyEnumFields}


Definition at line 851 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{851 \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{kAdd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{kSub}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{kAnd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{kOr}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{kXor}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{kExchange}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Binop@{Binop}}
\index{Binop@{Binop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Binop}{Binop}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\end{DoxyEnumFields}


Definition at line 502 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{502 \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{kAdd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{kSub}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{kAnd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{kOr}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{kXor}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{kExchange}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Binop@{Binop}}
\index{Binop@{Binop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Binop}{Binop}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAdd@{kAdd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAdd@{kAdd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}} 
k\+Add&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kSub@{kSub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSub@{kSub}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}} 
k\+Sub&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kAnd@{kAnd}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kAnd@{kAnd}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}} 
k\+And&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOr@{kOr}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOr@{kOr}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}} 
k\+Or&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kXor@{kXor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kXor@{kXor}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}} 
k\+Xor&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kExchange@{kExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kExchange@{kExchange}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}} 
k\+Exchange&\\
\hline

\end{DoxyEnumFields}


Definition at line 496 of file liftoff-\/assembler-\/riscv64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{496 \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{kAdd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{kSub}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{kAnd}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{kOr}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{kXor}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{kExchange}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!DivOrRem@{DivOrRem}}
\index{DivOrRem@{DivOrRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{DivOrRem}{DivOrRem}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}{v8\+::internal\+::wasm\+::liftoff\+::\+Div\+Or\+Rem}} \+: uint8\+\_\+t\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kDiv@{kDiv}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kDiv@{kDiv}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}} 
k\+Div&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRem@{kRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRem@{kRem}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}} 
k\+Rem&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kDiv@{kDiv}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kDiv@{kDiv}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}} 
k\+Div&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRem@{kRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRem@{kRem}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}} 
k\+Rem&\\
\hline

\end{DoxyEnumFields}


Definition at line 1575 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1575 : uint8\_t \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{kDiv}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{kRem}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!DivOrRem@{DivOrRem}}
\index{DivOrRem@{DivOrRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{DivOrRem}{DivOrRem}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}{v8\+::internal\+::wasm\+::liftoff\+::\+Div\+Or\+Rem}} \+: uint8\+\_\+t\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kDiv@{kDiv}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kDiv@{kDiv}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}} 
k\+Div&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRem@{kRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRem@{kRem}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}} 
k\+Rem&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kDiv@{kDiv}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kDiv@{kDiv}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}} 
k\+Div&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRem@{kRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRem@{kRem}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}} 
k\+Rem&\\
\hline

\end{DoxyEnumFields}


Definition at line 1289 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1289 : uint8\_t \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{kDiv}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{kRem}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MinOrMax@{MinOrMax}}
\index{MinOrMax@{MinOrMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MinOrMax}{MinOrMax}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{v8\+::internal\+::wasm\+::liftoff\+::\+Min\+Or\+Max}} \+: uint8\+\_\+t\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\end{DoxyEnumFields}


Definition at line 204 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{204 : uint8\_t \{ \mbox{\hyperlink{namespacev8_1_1internal_abf6dff08d97c252c213af747725fc140a8fbc2f6c44a6d70550df79903eb57d48}{kMin}}, \mbox{\hyperlink{namespacev8_1_1internal_abf6dff08d97c252c213af747725fc140aa0b1ac8aae6b1cfbbe89085c642b3b4b}{kMax}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MinOrMax@{MinOrMax}}
\index{MinOrMax@{MinOrMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MinOrMax}{MinOrMax}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{v8\+::internal\+::wasm\+::liftoff\+::\+Min\+Or\+Max}} \+: uint8\+\_\+t\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\end{DoxyEnumFields}


Definition at line 2155 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2155 : uint8\_t \{ \mbox{\hyperlink{namespacev8_1_1internal_abf6dff08d97c252c213af747725fc140a8fbc2f6c44a6d70550df79903eb57d48}{kMin}}, \mbox{\hyperlink{namespacev8_1_1internal_abf6dff08d97c252c213af747725fc140aa0b1ac8aae6b1cfbbe89085c642b3b4b}{kMax}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MinOrMax@{MinOrMax}}
\index{MinOrMax@{MinOrMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MinOrMax}{MinOrMax}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{v8\+::internal\+::wasm\+::liftoff\+::\+Min\+Or\+Max}} \+: uint8\+\_\+t\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMin@{kMin}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMin@{kMin}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}} 
k\+Min&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kMax@{kMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kMax@{kMax}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}} 
k\+Max&\\
\hline

\end{DoxyEnumFields}


Definition at line 1757 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1757 : uint8\_t \{ \mbox{\hyperlink{namespacev8_1_1internal_abf6dff08d97c252c213af747725fc140a8fbc2f6c44a6d70550df79903eb57d48}{kMin}}, \mbox{\hyperlink{namespacev8_1_1internal_abf6dff08d97c252c213af747725fc140aa0b1ac8aae6b1cfbbe89085c642b3b4b}{kMax}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1f}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1f}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ShiftDirection@{ShiftDirection}}
\index{ShiftDirection@{ShiftDirection}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ShiftDirection}{ShiftDirection}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1f}{v8\+::internal\+::wasm\+::liftoff\+::\+Shift\+Direction}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kLeft@{kLeft}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kLeft@{kLeft}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}} 
k\+Left&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRight@{kRight}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRight@{kRight}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}} 
k\+Right&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kLeft@{kLeft}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kLeft@{kLeft}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2d5fde1d924910a2a01ecd8e70a87c28}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2d5fde1d924910a2a01ecd8e70a87c28}} 
k\+Left&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRight@{kRight}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRight@{kRight}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2dd2b017192f8a09367d48c7648213c9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2dd2b017192f8a09367d48c7648213c9}} 
k\+Right&\\
\hline

\end{DoxyEnumFields}


Definition at line 377 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{377 \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}{kLeft}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}{kRight}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ShiftDirection@{ShiftDirection}}
\index{ShiftDirection@{ShiftDirection}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ShiftDirection}{ShiftDirection}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1f}{v8\+::internal\+::wasm\+::liftoff\+::\+Shift\+Direction}} \+: \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kLeft@{kLeft}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kLeft@{kLeft}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}} 
k\+Left&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRight@{kRight}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRight@{kRight}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}} 
k\+Right&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kLeft@{kLeft}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kLeft@{kLeft}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14a2d5fde1d924910a2a01ecd8e70a87c28}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14a2d5fde1d924910a2a01ecd8e70a87c28}} 
k\+Left&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kRight@{kRight}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kRight@{kRight}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14a2dd2b017192f8a09367d48c7648213c9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14a2dd2b017192f8a09367d48c7648213c9}} 
k\+Right&\\
\hline

\end{DoxyEnumFields}


Definition at line 139 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{139 : \textcolor{keywordtype}{bool} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}{kLeft}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}{kRight}} \};}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ShiftSign@{ShiftSign}}
\index{ShiftSign@{ShiftSign}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ShiftSign}{ShiftSign}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154}{v8\+::internal\+::wasm\+::liftoff\+::\+Shift\+Sign}} \+: \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kSigned@{kSigned}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSigned@{kSigned}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154a52c0e4f472cd0c011e4f63c6fa9b55c3}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154a52c0e4f472cd0c011e4f63c6fa9b55c3}} 
k\+Signed&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kUnsigned@{kUnsigned}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kUnsigned@{kUnsigned}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154a0b04c4794c6c58dae84b686c82b03959}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac75ab9c383e63f9a73c97ec8d9c6e154a0b04c4794c6c58dae84b686c82b03959}} 
k\+Unsigned&\\
\hline

\end{DoxyEnumFields}


Definition at line 141 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{141 : \textcolor{keywordtype}{bool} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a940a3ca2a54b3003a92dcdd5841515e5a9f6edf82f7d27d7290e6a7febe8de16b}{kSigned}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a940a3ca2a54b3003a92dcdd5841515e5a539919394e671a637892cd25df5a6bd2}{kUnsigned}} \};}

\end{DoxyCode}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a8d80824317a74f5b2d78780b6b8568}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a8d80824317a74f5b2d78780b6b8568}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AcquireByType@{AcquireByType}}
\index{AcquireByType@{AcquireByType}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AcquireByType()}{AcquireByType()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{CPURegister}} v8\+::internal\+::wasm\+::liftoff\+::\+Acquire\+By\+Type (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 84 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{85                                                  \{}
\DoxyCodeLine{86   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{87     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{88       \textcolor{keywordflow}{return} temps-\/>AcquireW();}
\DoxyCodeLine{89     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{90     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{91     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{92       \textcolor{keywordflow}{return} temps-\/>AcquireX();}
\DoxyCodeLine{93     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{94       \textcolor{keywordflow}{return} temps-\/>AcquireS();}
\DoxyCodeLine{95     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{96       \textcolor{keywordflow}{return} temps-\/>AcquireD();}
\DoxyCodeLine{97     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{98       \textcolor{keywordflow}{return} temps-\/>AcquireQ();}
\DoxyCodeLine{99     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{100       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{101   \}}
\DoxyCodeLine{102 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+D(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+Q(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+S(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+W(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, and v8\+::internal\+::\+UNREACHABLE().



Referenced by Load\+To\+Register().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a8d80824317a74f5b2d78780b6b8568_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a8d80824317a74f5b2d78780b6b8568_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a67c1e82677289ec29615daebc8cd81c6}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a67c1e82677289ec29615daebc8cd81c6}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Add@{Add}}
\index{Add@{Add}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Add()}{Add()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Add (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1091 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1092                               \{}
\DoxyCodeLine{1093   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} add(dst, lhs, rhs);}
\DoxyCodeLine{1094 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Add(), and Calculate\+Actual\+Address().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a67c1e82677289ec29615daebc8cd81c6_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab4890d575215a42aa89598b56f9082bd}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab4890d575215a42aa89598b56f9082bd}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!And@{And}}
\index{And@{And}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{And()}{And()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+And (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1101 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1102                               \{}
\DoxyCodeLine{1103   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} and\_(dst, lhs, rhs);}
\DoxyCodeLine{1104 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::\+Advance\+Bytecode\+Offset\+Or\+Return(), v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Arch\+Instruction(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+And(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Call\+Check\+Stack\+Guard\+State(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Check\+Bit\+In\+Table(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Check\+Character\+After\+And(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Check\+Not\+Character\+After\+And(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Check\+Not\+Character\+After\+Minus\+And(), v8\+::internal\+::\+Builtins\+::\+Generate\+\_\+\+Call(), v8\+::internal\+::\+Builtins\+::\+Generate\+\_\+\+Call\+Function(), v8\+::internal\+::\+Builtins\+::\+Generate\+\_\+\+Call\+Or\+Construct\+Forward\+Varargs(), v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process(), v8\+::internal\+::anonymous\+\_\+namespace\{builtins-\/riscv.\+cc\}\+::\+Reset\+Feedback\+Vector\+Osr\+Urgency(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Smi\+Tst().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab4890d575215a42aa89598b56f9082bd_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af964037673c226d12ab7deac5d1b2515}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af964037673c226d12ab7deac5d1b2515}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicAddOrSubOrExchange32@{AtomicAddOrSubOrExchange32}}
\index{AtomicAddOrSubOrExchange32@{AtomicAddOrSubOrExchange32}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicAddOrSubOrExchange32()}{AtomicAddOrSubOrExchange32()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Add\+Or\+Sub\+Or\+Exchange32 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}}}]{binop,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}}}]{type }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 853 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{857                                                                                \{}
\DoxyCodeLine{858   \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}});}
\DoxyCodeLine{859   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(!\mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cache\_state()-\/>is\_used(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}));}
\DoxyCodeLine{860   \textcolor{keywordtype}{bool} is\_64\_bit\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value\_type() == \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_aee8b7f805fa662ae4ed159f8072bea5f}{kWasmI64}};}
\DoxyCodeLine{861 }
\DoxyCodeLine{862   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} value\_reg = is\_64\_bit\_op ? \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low\_gp() : \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp();}
\DoxyCodeLine{863   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} result\_reg = is\_64\_bit\_op ? \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low\_gp() : \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp();}
\DoxyCodeLine{864 }
\DoxyCodeLine{865   \textcolor{keywordtype}{bool} is\_byte\_store = \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.size() == 1;}
\DoxyCodeLine{866   LiftoffRegList pinned\{dst\_addr, value\_reg\};}
\DoxyCodeLine{867   \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(offset\_reg);}
\DoxyCodeLine{868 }
\DoxyCodeLine{869   \textcolor{comment}{// Ensure that \{value\_reg\} is a valid register.}}
\DoxyCodeLine{870   \textcolor{keywordflow}{if} (is\_byte\_store \&\& !\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}{liftoff::kByteRegs}}.has(value\_reg)) \{}
\DoxyCodeLine{871     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} safe\_value\_reg =}
\DoxyCodeLine{872         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}{liftoff::kByteRegs}}.MaskOut(pinned)).gp();}
\DoxyCodeLine{873     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(safe\_value\_reg, value\_reg);}
\DoxyCodeLine{874     value\_reg = safe\_value\_reg;}
\DoxyCodeLine{875   \}}
\DoxyCodeLine{876 }
\DoxyCodeLine{877   Operand dst\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}{liftoff::MemOperand}}(dst\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{878   \textcolor{keywordflow}{if} (binop == kSub) \{}
\DoxyCodeLine{879     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} neg(value\_reg);}
\DoxyCodeLine{880   \}}
\DoxyCodeLine{881   \textcolor{keywordflow}{if} (binop != kExchange) \{}
\DoxyCodeLine{882     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{883   \}}
\DoxyCodeLine{884   \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{885     \textcolor{keywordflow}{case} StoreType::kI64Store8:}
\DoxyCodeLine{886     \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{887       \textcolor{keywordflow}{if} (binop == kExchange) \{}
\DoxyCodeLine{888         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xchg\_b(value\_reg, dst\_op);}
\DoxyCodeLine{889       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{890         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xadd\_b(dst\_op, value\_reg);}
\DoxyCodeLine{891       \}}
\DoxyCodeLine{892       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movzx\_b(result\_reg, value\_reg);}
\DoxyCodeLine{893       \textcolor{keywordflow}{break};}
\DoxyCodeLine{894     \textcolor{keywordflow}{case} StoreType::kI64Store16:}
\DoxyCodeLine{895     \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{896       \textcolor{keywordflow}{if} (binop == kExchange) \{}
\DoxyCodeLine{897         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xchg\_w(value\_reg, dst\_op);}
\DoxyCodeLine{898       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{899         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xadd\_w(dst\_op, value\_reg);}
\DoxyCodeLine{900       \}}
\DoxyCodeLine{901       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movzx\_w(result\_reg, value\_reg);}
\DoxyCodeLine{902       \textcolor{keywordflow}{break};}
\DoxyCodeLine{903     \textcolor{keywordflow}{case} StoreType::kI64Store32:}
\DoxyCodeLine{904     \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{905       \textcolor{keywordflow}{if} (binop == kExchange) \{}
\DoxyCodeLine{906         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xchg(value\_reg, dst\_op);}
\DoxyCodeLine{907       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{908         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xadd(dst\_op, value\_reg);}
\DoxyCodeLine{909       \}}
\DoxyCodeLine{910       \textcolor{keywordflow}{if} (value\_reg != result\_reg) \{}
\DoxyCodeLine{911         \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(result\_reg, value\_reg);}
\DoxyCodeLine{912       \}}
\DoxyCodeLine{913       \textcolor{keywordflow}{break};}
\DoxyCodeLine{914     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{915       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{916   \}}
\DoxyCodeLine{917   \textcolor{keywordflow}{if} (is\_64\_bit\_op) \{}
\DoxyCodeLine{918     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high\_gp(), \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high\_gp());}
\DoxyCodeLine{919   \}}
\DoxyCodeLine{920 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, k\+Byte\+Regs, k\+Exchange, k\+Sub, v8\+::internal\+::wasm\+::k\+Wasm\+I64, Mem\+Operand(), v8\+::internal\+::no\+\_\+reg, v8\+::base\+::internal\+::result, v8\+::internal\+::tracing\+::type, v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af964037673c226d12ab7deac5d1b2515_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1749754b32e6d79b2ebac63e7cac94c7}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1749754b32e6d79b2ebac63e7cac94c7}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicBinop@{AtomicBinop}}
\index{AtomicBinop@{AtomicBinop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicBinop()}{AtomicBinop()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}}}]{type,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}}}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 873 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{876                                                   \{}
\DoxyCodeLine{877   LiftoffRegList pinned\{dst\_addr, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}\};}
\DoxyCodeLine{878   \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(offset\_reg);}
\DoxyCodeLine{879   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} store\_result = pinned.set(\mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned)).gp();}
\DoxyCodeLine{880 }
\DoxyCodeLine{881   \textcolor{comment}{// \{LiftoffCompiler::AtomicBinop\} ensures that \{result\} is unique.}}
\DoxyCodeLine{882   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp() \&\& \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != dst\_addr \&\&}
\DoxyCodeLine{883          \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != offset\_reg);}
\DoxyCodeLine{884 }
\DoxyCodeLine{885   UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{886   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} actual\_addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a11dd34c442c3e5ab7eb819fa55975642}{liftoff::CalculateActualAddress}}(}
\DoxyCodeLine{887       lasm, temps, dst\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{888 }
\DoxyCodeLine{889   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(LSE)) \{}
\DoxyCodeLine{890     CpuFeatureScope scope(lasm, LSE);}
\DoxyCodeLine{891     \textcolor{keywordflow}{switch} (op) \{}
\DoxyCodeLine{892       \textcolor{keywordflow}{case} Binop::kAnd:}
\DoxyCodeLine{893         \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{894           \textcolor{keywordflow}{case} StoreType::kI64Store8:}
\DoxyCodeLine{895           \textcolor{keywordflow}{case} StoreType::kI32Store8: \{}
\DoxyCodeLine{896             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{897             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireW();}
\DoxyCodeLine{898             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mvn(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp().W());}
\DoxyCodeLine{899             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldclralb(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{900             \textcolor{keywordflow}{break};}
\DoxyCodeLine{901           \}}
\DoxyCodeLine{902           \textcolor{keywordflow}{case} StoreType::kI64Store16:}
\DoxyCodeLine{903           \textcolor{keywordflow}{case} StoreType::kI32Store16: \{}
\DoxyCodeLine{904             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{905             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireW();}
\DoxyCodeLine{906             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mvn(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp().W());}
\DoxyCodeLine{907             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldclralh(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{908             \textcolor{keywordflow}{break};}
\DoxyCodeLine{909           \}}
\DoxyCodeLine{910           \textcolor{keywordflow}{case} StoreType::kI64Store32:}
\DoxyCodeLine{911           \textcolor{keywordflow}{case} StoreType::kI32Store: \{}
\DoxyCodeLine{912             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{913             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireW();}
\DoxyCodeLine{914             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mvn(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp().W());}
\DoxyCodeLine{915             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldclral(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{916             \textcolor{keywordflow}{break};}
\DoxyCodeLine{917           \}}
\DoxyCodeLine{918           \textcolor{keywordflow}{case} StoreType::kI64Store: \{}
\DoxyCodeLine{919             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{920             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireX();}
\DoxyCodeLine{921             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mvn(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{922             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldclral(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{923             \textcolor{keywordflow}{break};}
\DoxyCodeLine{924           \}}
\DoxyCodeLine{925           \textcolor{keywordflow}{default}:}
\DoxyCodeLine{926             \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{927         \}}
\DoxyCodeLine{928         \textcolor{keywordflow}{break};}
\DoxyCodeLine{929       \textcolor{keywordflow}{case} Binop::kSub:}
\DoxyCodeLine{930         \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{931           \textcolor{keywordflow}{case} StoreType::kI64Store8:}
\DoxyCodeLine{932           \textcolor{keywordflow}{case} StoreType::kI32Store8: \{}
\DoxyCodeLine{933             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{934             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireW();}
\DoxyCodeLine{935             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} neg(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp().W());}
\DoxyCodeLine{936             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaddalb(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{937             \textcolor{keywordflow}{break};}
\DoxyCodeLine{938           \}}
\DoxyCodeLine{939           \textcolor{keywordflow}{case} StoreType::kI64Store16:}
\DoxyCodeLine{940           \textcolor{keywordflow}{case} StoreType::kI32Store16: \{}
\DoxyCodeLine{941             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{942             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireW();}
\DoxyCodeLine{943             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} neg(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp().W());}
\DoxyCodeLine{944             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaddalh(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{945             \textcolor{keywordflow}{break};}
\DoxyCodeLine{946           \}}
\DoxyCodeLine{947           \textcolor{keywordflow}{case} StoreType::kI64Store32:}
\DoxyCodeLine{948           \textcolor{keywordflow}{case} StoreType::kI32Store: \{}
\DoxyCodeLine{949             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{950             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireW();}
\DoxyCodeLine{951             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} neg(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp().W());}
\DoxyCodeLine{952             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaddal(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{953             \textcolor{keywordflow}{break};}
\DoxyCodeLine{954           \}}
\DoxyCodeLine{955           \textcolor{keywordflow}{case} StoreType::kI64Store: \{}
\DoxyCodeLine{956             UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{957             \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireX();}
\DoxyCodeLine{958             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} neg(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{959             \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaddal(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_addr));}
\DoxyCodeLine{960             \textcolor{keywordflow}{break};}
\DoxyCodeLine{961           \}}
\DoxyCodeLine{962           \textcolor{keywordflow}{default}:}
\DoxyCodeLine{963             \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{964         \}}
\DoxyCodeLine{965         \textcolor{keywordflow}{break};}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define ATOMIC\_BINOP\_CASE(op, instr)                                           \(\backslash\)}}
\DoxyCodeLine{967 \textcolor{preprocessor}{  case Binop::op:                                                              \(\backslash\)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{    switch (type.value()) \{                                                    \(\backslash\)}}
\DoxyCodeLine{969 \textcolor{preprocessor}{      case StoreType::kI64Store8:                                              \(\backslash\)}}
\DoxyCodeLine{970 \textcolor{preprocessor}{      case StoreType::kI32Store8:                                              \(\backslash\)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{        \_\_ instr\#\#b(value.gp().W(), result.gp().W(), MemOperand(actual\_addr)); \(\backslash\)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{        break;                                                                 \(\backslash\)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{      case StoreType::kI64Store16:                                             \(\backslash\)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{      case StoreType::kI32Store16:                                             \(\backslash\)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{        \_\_ instr\#\#h(value.gp().W(), result.gp().W(), MemOperand(actual\_addr)); \(\backslash\)}}
\DoxyCodeLine{976 \textcolor{preprocessor}{        break;                                                                 \(\backslash\)}}
\DoxyCodeLine{977 \textcolor{preprocessor}{      case StoreType::kI64Store32:                                             \(\backslash\)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{      case StoreType::kI32Store:                                               \(\backslash\)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{        \_\_ instr(value.gp().W(), result.gp().W(), MemOperand(actual\_addr));    \(\backslash\)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{        break;                                                                 \(\backslash\)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{      case StoreType::kI64Store:                                               \(\backslash\)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{        \_\_ instr(value.gp(), result.gp(), MemOperand(actual\_addr));            \(\backslash\)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{        break;                                                                 \(\backslash\)}}
\DoxyCodeLine{984 \textcolor{preprocessor}{      default:                                                                 \(\backslash\)}}
\DoxyCodeLine{985 \textcolor{preprocessor}{        UNREACHABLE();                                                         \(\backslash\)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{    \}                                                                          \(\backslash\)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{    break;}}
\DoxyCodeLine{988         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a7b3177319b7adcc52a7efcf3e0b43fd7}{ATOMIC\_BINOP\_CASE}}(kAdd, ldaddal)}
\DoxyCodeLine{989         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a7b3177319b7adcc52a7efcf3e0b43fd7}{ATOMIC\_BINOP\_CASE}}(kOr, ldsetal)}
\DoxyCodeLine{990         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a7b3177319b7adcc52a7efcf3e0b43fd7}{ATOMIC\_BINOP\_CASE}}(kXor, ldeoral)}
\DoxyCodeLine{991         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a7b3177319b7adcc52a7efcf3e0b43fd7}{ATOMIC\_BINOP\_CASE}}(kExchange, swpal)}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#undef ATOMIC\_BINOP\_CASE}}
\DoxyCodeLine{993     \}}
\DoxyCodeLine{994   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{995     \textcolor{comment}{// Allocate an additional \{temp\} register to hold the result that should be}}
\DoxyCodeLine{996     \textcolor{comment}{// stored to memory. Note that \{temp\} and \{store\_result\} are not allowed to}}
\DoxyCodeLine{997     \textcolor{comment}{// be the same register.}}
\DoxyCodeLine{998     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps.AcquireX();}
\DoxyCodeLine{999 }
\DoxyCodeLine{1000     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} retry;}
\DoxyCodeLine{1001     \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Bind(\&retry);}
\DoxyCodeLine{1002     \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{1003       \textcolor{keywordflow}{case} StoreType::kI64Store8:}
\DoxyCodeLine{1004       \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{1005         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaxrb(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), actual\_addr);}
\DoxyCodeLine{1006         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1007       \textcolor{keywordflow}{case} StoreType::kI64Store16:}
\DoxyCodeLine{1008       \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{1009         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaxrh(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), actual\_addr);}
\DoxyCodeLine{1010         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1011       \textcolor{keywordflow}{case} StoreType::kI64Store32:}
\DoxyCodeLine{1012       \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{1013         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaxr(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().W(), actual\_addr);}
\DoxyCodeLine{1014         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1015       \textcolor{keywordflow}{case} StoreType::kI64Store:}
\DoxyCodeLine{1016         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldaxr(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp().X(), actual\_addr);}
\DoxyCodeLine{1017         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1018       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1019         \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{1020     \}}
\DoxyCodeLine{1021 }
\DoxyCodeLine{1022     \textcolor{keywordflow}{switch} (op) \{}
\DoxyCodeLine{1023       \textcolor{keywordflow}{case} Binop::kAdd:}
\DoxyCodeLine{1024         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} add(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1025         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1026       \textcolor{keywordflow}{case} Binop::kSub:}
\DoxyCodeLine{1027         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} sub(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1028         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1029       \textcolor{keywordflow}{case} Binop::kAnd:}
\DoxyCodeLine{1030         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} and\_(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1031         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1032       \textcolor{keywordflow}{case} Binop::kOr:}
\DoxyCodeLine{1033         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} orr(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1034         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1035       \textcolor{keywordflow}{case} Binop::kXor:}
\DoxyCodeLine{1036         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} eor(temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1037         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1038       \textcolor{keywordflow}{case} Binop::kExchange:}
\DoxyCodeLine{1039         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(temp, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1040         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1041     \}}
\DoxyCodeLine{1042 }
\DoxyCodeLine{1043     \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{1044       \textcolor{keywordflow}{case} StoreType::kI64Store8:}
\DoxyCodeLine{1045       \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{1046         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} stlxrb(store\_result.W(), temp.W(), actual\_addr);}
\DoxyCodeLine{1047         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1048       \textcolor{keywordflow}{case} StoreType::kI64Store16:}
\DoxyCodeLine{1049       \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{1050         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} stlxrh(store\_result.W(), temp.W(), actual\_addr);}
\DoxyCodeLine{1051         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1052       \textcolor{keywordflow}{case} StoreType::kI64Store32:}
\DoxyCodeLine{1053       \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{1054         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} stlxr(store\_result.W(), temp.W(), actual\_addr);}
\DoxyCodeLine{1055         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1056       \textcolor{keywordflow}{case} StoreType::kI64Store:}
\DoxyCodeLine{1057         \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} stlxr(store\_result.W(), temp.X(), actual\_addr);}
\DoxyCodeLine{1058         \textcolor{keywordflow}{break};}
\DoxyCodeLine{1059       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1060         \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{1061     \}}
\DoxyCodeLine{1062 }
\DoxyCodeLine{1063     \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cbnz(store\_result.W(), \&retry);}
\DoxyCodeLine{1064   \}}
\DoxyCodeLine{1065 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+W(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), ATOMIC\+\_\+\+BINOP\+\_\+\+CASE, Calculate\+Actual\+Address(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), k\+Add, k\+And, k\+Exchange, v8\+::internal\+::wasm\+::k\+Gp\+Reg, k\+Or, k\+Sub, k\+Xor, v8\+::internal\+::no\+\_\+reg, v8\+::base\+::internal\+::result, v8\+::internal\+::tracing\+::type, v8\+::internal\+::\+UNREACHABLE(), v8\+::internal\+::value, v8\+::internal\+::\+CPURegister\+::\+W(), and v8\+::internal\+::\+CPURegister\+::\+X().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1749754b32e6d79b2ebac63e7cac94c7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1c7eff5519a4950ed03a21ea2cb1115e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1c7eff5519a4950ed03a21ea2cb1115e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicBinop@{AtomicBinop}}
\index{AtomicBinop@{AtomicBinop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicBinop()}{AtomicBinop()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{opl,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{opq,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}}}]{type,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{i64\+\_\+offset }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 824 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{830                                          \{}
\DoxyCodeLine{831   \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} \&\& !i64\_offset) \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} AssertZeroExtended(offset\_reg);}
\DoxyCodeLine{832   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(!\mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cache\_state()-\/>is\_used(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}));}
\DoxyCodeLine{833   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} value\_reg = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp();}
\DoxyCodeLine{834   \textcolor{comment}{// The cmpxchg instruction uses rax to store the old value of the}}
\DoxyCodeLine{835   \textcolor{comment}{// compare-\/exchange primitive. Therefore we have to spill the register and}}
\DoxyCodeLine{836   \textcolor{comment}{// move any use to another register.}}
\DoxyCodeLine{837   LiftoffRegList pinned = LiftoffRegList\{dst\_addr, value\_reg\};}
\DoxyCodeLine{838   \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(offset\_reg);}
\DoxyCodeLine{839   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ClearRegister(rax, \{\&dst\_addr, \&offset\_reg, \&value\_reg\}, pinned);}
\DoxyCodeLine{840   Operand dst\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae436ea276b34261aaad1d800f9871901}{liftoff::GetMemOp}}(lasm, dst\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{841 }
\DoxyCodeLine{842   \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{843     \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{844     \textcolor{keywordflow}{case} StoreType::kI64Store8: \{}
\DoxyCodeLine{845       \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} binop;}
\DoxyCodeLine{846       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xorq(rax, rax);}
\DoxyCodeLine{847       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movb(rax, dst\_op);}
\DoxyCodeLine{848       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&binop);}
\DoxyCodeLine{849       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movl(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, rax);}
\DoxyCodeLine{850       (lasm-\/>*opl)(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, value\_reg);}
\DoxyCodeLine{851       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{852       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchgb(dst\_op, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}});}
\DoxyCodeLine{853       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&binop);}
\DoxyCodeLine{854       \textcolor{keywordflow}{break};}
\DoxyCodeLine{855     \}}
\DoxyCodeLine{856     \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{857     \textcolor{keywordflow}{case} StoreType::kI64Store16: \{}
\DoxyCodeLine{858       \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} binop;}
\DoxyCodeLine{859       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xorq(rax, rax);}
\DoxyCodeLine{860       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movw(rax, dst\_op);}
\DoxyCodeLine{861       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&binop);}
\DoxyCodeLine{862       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movl(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, rax);}
\DoxyCodeLine{863       (lasm-\/>*opl)(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, value\_reg);}
\DoxyCodeLine{864       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{865       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchgw(dst\_op, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}});}
\DoxyCodeLine{866       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&binop);}
\DoxyCodeLine{867       \textcolor{keywordflow}{break};}
\DoxyCodeLine{868     \}}
\DoxyCodeLine{869     \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{870     \textcolor{keywordflow}{case} StoreType::kI64Store32: \{}
\DoxyCodeLine{871       \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} binop;}
\DoxyCodeLine{872       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movl(rax, dst\_op);}
\DoxyCodeLine{873       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&binop);}
\DoxyCodeLine{874       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movl(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, rax);}
\DoxyCodeLine{875       (lasm-\/>*opl)(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, value\_reg);}
\DoxyCodeLine{876       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{877       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchgl(dst\_op, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}});}
\DoxyCodeLine{878       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&binop);}
\DoxyCodeLine{879       \textcolor{keywordflow}{break};}
\DoxyCodeLine{880     \}}
\DoxyCodeLine{881     \textcolor{keywordflow}{case} StoreType::kI64Store: \{}
\DoxyCodeLine{882       \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} binop;}
\DoxyCodeLine{883       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movq(rax, dst\_op);}
\DoxyCodeLine{884       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&binop);}
\DoxyCodeLine{885       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movq(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, rax);}
\DoxyCodeLine{886       (lasm-\/>*opq)(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, value\_reg);}
\DoxyCodeLine{887       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{888       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchgq(dst\_op, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}});}
\DoxyCodeLine{889       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&binop);}
\DoxyCodeLine{890       \textcolor{keywordflow}{break};}
\DoxyCodeLine{891     \}}
\DoxyCodeLine{892     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{893       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{894   \}}
\DoxyCodeLine{895 }
\DoxyCodeLine{896   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != rax) \{}
\DoxyCodeLine{897     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movq(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), rax);}
\DoxyCodeLine{898   \}}
\DoxyCodeLine{899 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), Get\+Mem\+Op(), v8\+::internal\+::k\+Scratch\+Register, v8\+::internal\+::no\+\_\+reg, v8\+::internal\+::not\+\_\+equal, v8\+::base\+::internal\+::result, v8\+::internal\+::wasm\+::\+Liftoff\+Reg\+List\+::set(), v8\+::internal\+::tracing\+::type, v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1c7eff5519a4950ed03a21ea2cb1115e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a079013109b86c6614b04dae6538f54a7}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a079013109b86c6614b04dae6538f54a7}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicBinop32@{AtomicBinop32}}
\index{AtomicBinop32@{AtomicBinop32}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicBinop32()}{AtomicBinop32()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop32 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}}}]{op,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}}}]{type }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 922 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{925                                           \{}
\DoxyCodeLine{926   \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}});}
\DoxyCodeLine{927   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(!\mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cache\_state()-\/>is\_used(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}));}
\DoxyCodeLine{928   \textcolor{keywordtype}{bool} is\_64\_bit\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value\_type() == \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_aee8b7f805fa662ae4ed159f8072bea5f}{kWasmI64}};}
\DoxyCodeLine{929 }
\DoxyCodeLine{930   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} value\_reg = is\_64\_bit\_op ? \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low\_gp() : \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp();}
\DoxyCodeLine{931   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} result\_reg = is\_64\_bit\_op ? \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low\_gp() : \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp();}
\DoxyCodeLine{932 }
\DoxyCodeLine{933   \textcolor{comment}{// The cmpxchg instruction uses eax to store the old value of the}}
\DoxyCodeLine{934   \textcolor{comment}{// compare-\/exchange primitive. Therefore we have to spill the register and}}
\DoxyCodeLine{935   \textcolor{comment}{// move any use to another register.}}
\DoxyCodeLine{936   \{}
\DoxyCodeLine{937     LiftoffRegList pinned\{dst\_addr, value\_reg\};}
\DoxyCodeLine{938     \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(offset\_reg);}
\DoxyCodeLine{939     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ClearRegister(eax, \{\&dst\_addr, \&offset\_reg, \&value\_reg\}, pinned);}
\DoxyCodeLine{940   \}}
\DoxyCodeLine{941 }
\DoxyCodeLine{942   \textcolor{keywordtype}{bool} is\_byte\_store = \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.size() == 1;}
\DoxyCodeLine{943   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} scratch = \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}};}
\DoxyCodeLine{944   \textcolor{keywordflow}{if} (is\_byte\_store) \{}
\DoxyCodeLine{945     \textcolor{comment}{// The scratch register has to be a byte register. As we are already tight}}
\DoxyCodeLine{946     \textcolor{comment}{// on registers, we just use the root register here.}}
\DoxyCodeLine{947     static\_assert(!\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a83b5943a085ccc6db4f17f193d86b8cf}{kLiftoffAssemblerGpCacheRegs}}.\mbox{\hyperlink{classv8_1_1internal_1_1RegListBase_a3856ba5b1ccfe7deabfc70a4ce9ed6be}{has}}(\mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}}),}
\DoxyCodeLine{948                   \textcolor{stringliteral}{"{}root register is not Liftoff cache register"{}});}
\DoxyCodeLine{949     \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(\mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}}.\mbox{\hyperlink{classv8_1_1internal_1_1Register_aa44ca9ea4626f46cd5e75d9fa4545d8a}{is\_byte\_register}}());}
\DoxyCodeLine{950     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}{push}}(\mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}});}
\DoxyCodeLine{951     scratch = \mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}};}
\DoxyCodeLine{952   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{953     LiftoffRegList pinned\{dst\_addr, value\_reg, eax\};}
\DoxyCodeLine{954     \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(offset\_reg);}
\DoxyCodeLine{955     scratch = \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{956   \}}
\DoxyCodeLine{957 }
\DoxyCodeLine{958   Operand dst\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}{liftoff::MemOperand}}(dst\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{959 }
\DoxyCodeLine{960   \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{961     \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{962     \textcolor{keywordflow}{case} StoreType::kI64Store8: \{}
\DoxyCodeLine{963       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(eax, eax);}
\DoxyCodeLine{964       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov\_b(eax, dst\_op);}
\DoxyCodeLine{965       \textcolor{keywordflow}{break};}
\DoxyCodeLine{966     \}}
\DoxyCodeLine{967     \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{968     \textcolor{keywordflow}{case} StoreType::kI64Store16: \{}
\DoxyCodeLine{969       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(eax, eax);}
\DoxyCodeLine{970       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov\_w(eax, dst\_op);}
\DoxyCodeLine{971       \textcolor{keywordflow}{break};}
\DoxyCodeLine{972     \}}
\DoxyCodeLine{973     \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{974     \textcolor{keywordflow}{case} StoreType::kI64Store32: \{}
\DoxyCodeLine{975       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(eax, dst\_op);}
\DoxyCodeLine{976       \textcolor{keywordflow}{break};}
\DoxyCodeLine{977     \}}
\DoxyCodeLine{978     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{979       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{980   \}}
\DoxyCodeLine{981 }
\DoxyCodeLine{982   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} binop;}
\DoxyCodeLine{983   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&binop);}
\DoxyCodeLine{984   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(scratch, eax);}
\DoxyCodeLine{985 }
\DoxyCodeLine{986   \textcolor{keywordflow}{switch} (op) \{}
\DoxyCodeLine{987     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{kAnd}}: \{}
\DoxyCodeLine{988       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} and\_(scratch, value\_reg);}
\DoxyCodeLine{989       \textcolor{keywordflow}{break};}
\DoxyCodeLine{990     \}}
\DoxyCodeLine{991     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{kOr}}: \{}
\DoxyCodeLine{992       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} or\_(scratch, value\_reg);}
\DoxyCodeLine{993       \textcolor{keywordflow}{break};}
\DoxyCodeLine{994     \}}
\DoxyCodeLine{995     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{kXor}}: \{}
\DoxyCodeLine{996       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(scratch, value\_reg);}
\DoxyCodeLine{997       \textcolor{keywordflow}{break};}
\DoxyCodeLine{998     \}}
\DoxyCodeLine{999     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1000       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{1001   \}}
\DoxyCodeLine{1002 }
\DoxyCodeLine{1003   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{1004 }
\DoxyCodeLine{1005   \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{1006     \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{1007     \textcolor{keywordflow}{case} StoreType::kI64Store8: \{}
\DoxyCodeLine{1008       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchg\_b(dst\_op, scratch);}
\DoxyCodeLine{1009       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1010     \}}
\DoxyCodeLine{1011     \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{1012     \textcolor{keywordflow}{case} StoreType::kI64Store16: \{}
\DoxyCodeLine{1013       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchg\_w(dst\_op, scratch);}
\DoxyCodeLine{1014       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1015     \}}
\DoxyCodeLine{1016     \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{1017     \textcolor{keywordflow}{case} StoreType::kI64Store32: \{}
\DoxyCodeLine{1018       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchg(dst\_op, scratch);}
\DoxyCodeLine{1019       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1020     \}}
\DoxyCodeLine{1021     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1022       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{1023   \}}
\DoxyCodeLine{1024   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&binop);}
\DoxyCodeLine{1025 }
\DoxyCodeLine{1026   \textcolor{keywordflow}{if} (is\_byte\_store) \{}
\DoxyCodeLine{1027     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} pop(\mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}});}
\DoxyCodeLine{1028   \}}
\DoxyCodeLine{1029   \textcolor{keywordflow}{if} (result\_reg != eax) \{}
\DoxyCodeLine{1030     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(result\_reg, eax);}
\DoxyCodeLine{1031   \}}
\DoxyCodeLine{1032   \textcolor{keywordflow}{if} (is\_64\_bit\_op) \{}
\DoxyCodeLine{1033     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high\_gp(), \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high\_gp());}
\DoxyCodeLine{1034   \}}
\DoxyCodeLine{1035 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Reg\+List\+Base$<$ Register\+T $>$\+::has(), v8\+::internal\+::\+Register\+::is\+\_\+byte\+\_\+register(), k\+And, v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::wasm\+::k\+Liftoff\+Assembler\+Gp\+Cache\+Regs, k\+Or, v8\+::internal\+::k\+Root\+Register, v8\+::internal\+::wasm\+::k\+Wasm\+I64, k\+Xor, Mem\+Operand(), v8\+::internal\+::no\+\_\+reg, v8\+::internal\+::not\+\_\+equal, push(), v8\+::base\+::internal\+::result, v8\+::internal\+::tracing\+::type, v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a079013109b86c6614b04dae6538f54a7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aefb78ac7a34d30dbf9f1a65c9af4428e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aefb78ac7a34d30dbf9f1a65c9af4428e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicBinop32@{AtomicBinop32}}
\index{AtomicBinop32@{AtomicBinop32}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicBinop32()}{AtomicBinop32()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop32 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}}}]{type,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}($\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1121 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1126                                                 \{}
\DoxyCodeLine{1127   LiftoffRegList pinned\{dst\_addr, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}\};}
\DoxyCodeLine{1128   \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(offset\_reg);}
\DoxyCodeLine{1129   \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{1130     \textcolor{keywordflow}{case} StoreType::kI64Store8:}
\DoxyCodeLine{1131       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} LoadConstant(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high(), WasmValue(0));}
\DoxyCodeLine{1132       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low();}
\DoxyCodeLine{1133       \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}} = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low();}
\DoxyCodeLine{1134       [[fallthrough]];}
\DoxyCodeLine{1135     \textcolor{keywordflow}{case} StoreType::kI32Store8:}
\DoxyCodeLine{1136       \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}{liftoff::AtomicOp32}}(lasm, dst\_addr, offset\_reg, offset\_imm, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}},}
\DoxyCodeLine{1137                           pinned, \&Assembler::ldrexb, \&Assembler::strexb, op);}
\DoxyCodeLine{1138       \textcolor{keywordflow}{return};}
\DoxyCodeLine{1139     \textcolor{keywordflow}{case} StoreType::kI64Store16:}
\DoxyCodeLine{1140       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} LoadConstant(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high(), WasmValue(0));}
\DoxyCodeLine{1141       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low();}
\DoxyCodeLine{1142       \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}} = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low();}
\DoxyCodeLine{1143       [[fallthrough]];}
\DoxyCodeLine{1144     \textcolor{keywordflow}{case} StoreType::kI32Store16:}
\DoxyCodeLine{1145       \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}{liftoff::AtomicOp32}}(lasm, dst\_addr, offset\_reg, offset\_imm, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}},}
\DoxyCodeLine{1146                           pinned, \&Assembler::ldrexh, \&Assembler::strexh, op);}
\DoxyCodeLine{1147       \textcolor{keywordflow}{return};}
\DoxyCodeLine{1148     \textcolor{keywordflow}{case} StoreType::kI64Store32:}
\DoxyCodeLine{1149       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} LoadConstant(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high(), WasmValue(0));}
\DoxyCodeLine{1150       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low();}
\DoxyCodeLine{1151       \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}} = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low();}
\DoxyCodeLine{1152       [[fallthrough]];}
\DoxyCodeLine{1153     \textcolor{keywordflow}{case} StoreType::kI32Store:}
\DoxyCodeLine{1154       \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}{liftoff::AtomicOp32}}(lasm, dst\_addr, offset\_reg, offset\_imm, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}},}
\DoxyCodeLine{1155                           pinned, \&Assembler::ldrex, \&Assembler::strex, op);}
\DoxyCodeLine{1156       \textcolor{keywordflow}{return};}
\DoxyCodeLine{1157     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1158       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{1159   \}}
\DoxyCodeLine{1160 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, Atomic\+Op32(), v8\+::internal\+::\+Assembler\+::ldrex(), v8\+::internal\+::\+Assembler\+::ldrexb(), v8\+::internal\+::\+Assembler\+::ldrexh(), v8\+::internal\+::no\+\_\+reg, v8\+::base\+::internal\+::result, v8\+::internal\+::wasm\+::\+Liftoff\+Reg\+List\+::set(), v8\+::internal\+::\+Assembler\+::strex(), v8\+::internal\+::\+Assembler\+::strexb(), v8\+::internal\+::\+Assembler\+::strexh(), v8\+::internal\+::tracing\+::type, v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::value.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+And(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Exchange(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Or(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Sub(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Xor().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aefb78ac7a34d30dbf9f1a65c9af4428e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aefb78ac7a34d30dbf9f1a65c9af4428e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad7b6a5e9e8ae0cb0db939106e8028f95}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad7b6a5e9e8ae0cb0db939106e8028f95}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicBinop64@{AtomicBinop64}}
\index{AtomicBinop64@{AtomicBinop64}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicBinop64()}{AtomicBinop64()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop64 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}}}]{op,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1037 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1039                                                                          \{}
\DoxyCodeLine{1040   \textcolor{comment}{// We need \{ebx\} here, which is the root register. As the root register it}}
\DoxyCodeLine{1041   \textcolor{comment}{// needs special treatment. As we use \{ebx\} directly in the code below, we}}
\DoxyCodeLine{1042   \textcolor{comment}{// have to make sure here that the root register is actually \{ebx\}.}}
\DoxyCodeLine{1043   static\_assert(\mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}} == ebx,}
\DoxyCodeLine{1044                 \textcolor{stringliteral}{"{}The following code assumes that kRootRegister == ebx"{}});}
\DoxyCodeLine{1045   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}{push}}(ebx);}
\DoxyCodeLine{1046 }
\DoxyCodeLine{1047   \textcolor{comment}{// Store the value on the stack, so that we can use it for retries.}}
\DoxyCodeLine{1048   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} AllocateStackSpace(8);}
\DoxyCodeLine{1049   Operand value\_op\_hi = Operand(esp, 0);}
\DoxyCodeLine{1050   Operand value\_op\_lo = Operand(esp, 4);}
\DoxyCodeLine{1051   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(value\_op\_lo, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low\_gp());}
\DoxyCodeLine{1052   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(value\_op\_hi, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.high\_gp());}
\DoxyCodeLine{1053 }
\DoxyCodeLine{1054   \textcolor{comment}{// We want to use the compare-\/exchange instruction here. It uses registers}}
\DoxyCodeLine{1055   \textcolor{comment}{// as follows: old-\/value = EDX:EAX; new-\/value = ECX:EBX.}}
\DoxyCodeLine{1056   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} old\_hi = edx;}
\DoxyCodeLine{1057   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} old\_lo = eax;}
\DoxyCodeLine{1058   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} new\_hi = ecx;}
\DoxyCodeLine{1059   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} new\_lo = ebx;}
\DoxyCodeLine{1060   \textcolor{comment}{// Base and offset need separate registers that do not alias with the}}
\DoxyCodeLine{1061   \textcolor{comment}{// ones above.}}
\DoxyCodeLine{1062   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} base = esi;}
\DoxyCodeLine{1063   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} offset = edi;}
\DoxyCodeLine{1064 }
\DoxyCodeLine{1065   \textcolor{comment}{// Spill all these registers if they are still holding other values.}}
\DoxyCodeLine{1066   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} SpillRegisters(old\_hi, old\_lo, new\_hi, base, offset);}
\DoxyCodeLine{1067   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{1068     \textcolor{keywordflow}{if} (dst\_addr != base) \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(base, dst\_addr);}
\DoxyCodeLine{1069     offset = \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}};}
\DoxyCodeLine{1070   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1071     \textcolor{comment}{// Potentially swap base and offset register to avoid unnecessary moves.}}
\DoxyCodeLine{1072     \textcolor{keywordflow}{if} (dst\_addr == offset || offset\_reg == base) \{}
\DoxyCodeLine{1073       std::swap(dst\_addr, offset\_reg);}
\DoxyCodeLine{1074     \}}
\DoxyCodeLine{1075     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ParallelRegisterMove(}
\DoxyCodeLine{1076         \{\{LiftoffRegister\{base\}, LiftoffRegister\{dst\_addr\}, \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}\},}
\DoxyCodeLine{1077          \{LiftoffRegister\{offset\}, LiftoffRegister\{offset\_reg\}, \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}\}\});}
\DoxyCodeLine{1078   \}}
\DoxyCodeLine{1079 }
\DoxyCodeLine{1080   Operand dst\_op\_lo = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}{liftoff::MemOperand}}(base, offset, offset\_imm);}
\DoxyCodeLine{1081   Operand dst\_op\_hi = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}{liftoff::MemOperand}}(base, offset, offset\_imm + 4);}
\DoxyCodeLine{1082 }
\DoxyCodeLine{1083   \textcolor{comment}{// Load the old value from memory.}}
\DoxyCodeLine{1084   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(old\_lo, dst\_op\_lo);}
\DoxyCodeLine{1085   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(old\_hi, dst\_op\_hi);}
\DoxyCodeLine{1086   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} retry;}
\DoxyCodeLine{1087   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&retry);}
\DoxyCodeLine{1088   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(new\_lo, old\_lo);}
\DoxyCodeLine{1089   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(new\_hi, old\_hi);}
\DoxyCodeLine{1090   \textcolor{keywordflow}{switch} (op) \{}
\DoxyCodeLine{1091     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{kAdd}}:}
\DoxyCodeLine{1092       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} add(new\_lo, value\_op\_lo);}
\DoxyCodeLine{1093       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} adc(new\_hi, value\_op\_hi);}
\DoxyCodeLine{1094       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1095     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{kSub}}:}
\DoxyCodeLine{1096       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} sub(new\_lo, value\_op\_lo);}
\DoxyCodeLine{1097       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} sbb(new\_hi, value\_op\_hi);}
\DoxyCodeLine{1098       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1099     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{kAnd}}:}
\DoxyCodeLine{1100       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} and\_(new\_lo, value\_op\_lo);}
\DoxyCodeLine{1101       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} and\_(new\_hi, value\_op\_hi);}
\DoxyCodeLine{1102       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1103     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{kOr}}:}
\DoxyCodeLine{1104       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} or\_(new\_lo, value\_op\_lo);}
\DoxyCodeLine{1105       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} or\_(new\_hi, value\_op\_hi);}
\DoxyCodeLine{1106       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1107     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{kXor}}:}
\DoxyCodeLine{1108       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(new\_lo, value\_op\_lo);}
\DoxyCodeLine{1109       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(new\_hi, value\_op\_hi);}
\DoxyCodeLine{1110       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1111     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{kExchange}}:}
\DoxyCodeLine{1112       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(new\_lo, value\_op\_lo);}
\DoxyCodeLine{1113       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(new\_hi, value\_op\_hi);}
\DoxyCodeLine{1114       \textcolor{keywordflow}{break};}
\DoxyCodeLine{1115   \}}
\DoxyCodeLine{1116   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} lock();}
\DoxyCodeLine{1117   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmpxchg8b(dst\_op\_lo);}
\DoxyCodeLine{1118   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&retry);}
\DoxyCodeLine{1119 }
\DoxyCodeLine{1120   \textcolor{comment}{// Deallocate the stack space again.}}
\DoxyCodeLine{1121   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} add(esp, Immediate(8));}
\DoxyCodeLine{1122   \textcolor{comment}{// Restore the root register, and we are done.}}
\DoxyCodeLine{1123   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} pop(\mbox{\hyperlink{namespacev8_1_1internal_a01dcaa197306e2eb868f18c334a34363}{kRootRegister}});}
\DoxyCodeLine{1124 }
\DoxyCodeLine{1125   \textcolor{comment}{// Move the result into the correct registers.}}
\DoxyCodeLine{1126   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ParallelRegisterMove(}
\DoxyCodeLine{1127       \{\{\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, LiftoffRegister::ForPair(old\_lo, old\_hi), \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}\}\});}
\DoxyCodeLine{1128 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::\+For\+Pair(), k\+Add, k\+And, k\+Exchange, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, k\+Or, v8\+::internal\+::k\+Root\+Register, k\+Sub, k\+Xor, Mem\+Operand(), v8\+::internal\+::no\+\_\+reg, v8\+::internal\+::not\+\_\+equal, push(), v8\+::base\+::internal\+::result, and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad7b6a5e9e8ae0cb0db939106e8028f95_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9e70ae654bfbc7bee5e847e829d17c72}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9e70ae654bfbc7bee5e847e829d17c72}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicBinop64@{AtomicBinop64}}
\index{AtomicBinop64@{AtomicBinop64}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicBinop64()}{AtomicBinop64()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop64 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1StoreType}{Store\+Type}}}]{type,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{Binop}}}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 503 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{506                                                     \{}
\DoxyCodeLine{507   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(lasm);}
\DoxyCodeLine{508   FrameScope scope(lasm, StackFrame::MANUAL);}
\DoxyCodeLine{509   \mbox{\hyperlink{namespacev8_1_1internal_a56a42bc7828cb67b2ccd0904fcad6608}{RegList}} c\_params = \{\mbox{\hyperlink{namespacev8_1_1internal_ad8eb7e0b5b061a4648d8a26ec1d2b6dc}{kCArgRegs}}[0], \mbox{\hyperlink{namespacev8_1_1internal_ad8eb7e0b5b061a4648d8a26ec1d2b6dc}{kCArgRegs}}[1], \mbox{\hyperlink{namespacev8_1_1internal_ad8eb7e0b5b061a4648d8a26ec1d2b6dc}{kCArgRegs}}[2]\};}
\DoxyCodeLine{510   \mbox{\hyperlink{namespacev8_1_1internal_a56a42bc7828cb67b2ccd0904fcad6608}{RegList}} result\_list = \{\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low\_gp(), \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high\_gp()\};}
\DoxyCodeLine{511   \textcolor{comment}{// Result registers does not need to be pushed.}}
\DoxyCodeLine{512   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MultiPush(c\_params -\/ result\_list);}
\DoxyCodeLine{513   UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{514   \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a56aabd324d6a12a83c87baf8fe6b70db}{liftoff::CalculateActualAddress}}(lasm, temps, dst\_addr, offset\_reg, offset\_imm,}
\DoxyCodeLine{515                                   \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}});}
\DoxyCodeLine{516   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Mv(\mbox{\hyperlink{namespacev8_1_1internal_ad8eb7e0b5b061a4648d8a26ec1d2b6dc}{kCArgRegs}}[1], \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low\_gp());}
\DoxyCodeLine{517   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Mv(\mbox{\hyperlink{namespacev8_1_1internal_ad8eb7e0b5b061a4648d8a26ec1d2b6dc}{kCArgRegs}}[2], \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.high\_gp());}
\DoxyCodeLine{518   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Mv(\mbox{\hyperlink{namespacev8_1_1internal_ad8eb7e0b5b061a4648d8a26ec1d2b6dc}{kCArgRegs}}[0], \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}});}
\DoxyCodeLine{519   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MultiPush(\mbox{\hyperlink{namespacev8_1_1internal_aac4c60098e577833012c1ca7df420af5}{kJSCallerSaved}} -\/ c\_params -\/ result\_list);}
\DoxyCodeLine{520   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} PrepareCallCFunction(3, 0, \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}});}
\DoxyCodeLine{521   ExternalReference extern\_func\_ref;}
\DoxyCodeLine{522   \textcolor{keywordflow}{switch} (op) \{}
\DoxyCodeLine{523     \textcolor{keywordflow}{case} Binop::kAdd:}
\DoxyCodeLine{524       extern\_func\_ref = ExternalReference::atomic\_pair\_add\_function();}
\DoxyCodeLine{525       \textcolor{keywordflow}{break};}
\DoxyCodeLine{526     \textcolor{keywordflow}{case} Binop::kSub:}
\DoxyCodeLine{527       extern\_func\_ref = ExternalReference::atomic\_pair\_sub\_function();}
\DoxyCodeLine{528       \textcolor{keywordflow}{break};}
\DoxyCodeLine{529     \textcolor{keywordflow}{case} Binop::kAnd:}
\DoxyCodeLine{530       extern\_func\_ref = ExternalReference::atomic\_pair\_and\_function();}
\DoxyCodeLine{531       \textcolor{keywordflow}{break};}
\DoxyCodeLine{532     \textcolor{keywordflow}{case} Binop::kOr:}
\DoxyCodeLine{533       extern\_func\_ref = ExternalReference::atomic\_pair\_or\_function();}
\DoxyCodeLine{534       \textcolor{keywordflow}{break};}
\DoxyCodeLine{535     \textcolor{keywordflow}{case} Binop::kXor:}
\DoxyCodeLine{536       extern\_func\_ref = ExternalReference::atomic\_pair\_xor\_function();}
\DoxyCodeLine{537       \textcolor{keywordflow}{break};}
\DoxyCodeLine{538     \textcolor{keywordflow}{case} Binop::kExchange:}
\DoxyCodeLine{539       extern\_func\_ref = ExternalReference::atomic\_pair\_exchange\_function();}
\DoxyCodeLine{540       \textcolor{keywordflow}{break};}
\DoxyCodeLine{541     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{542       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{543   \}}
\DoxyCodeLine{544   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} CallCFunction(extern\_func\_ref, 3, 0);}
\DoxyCodeLine{545   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MultiPop(\mbox{\hyperlink{namespacev8_1_1internal_aac4c60098e577833012c1ca7df420af5}{kJSCallerSaved}} -\/ c\_params -\/ result\_list);}
\DoxyCodeLine{546   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Mv(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.low\_gp(), \mbox{\hyperlink{namespacev8_1_1internal_a8654f2409b96eec341287939ca3cfab0}{kReturnRegister0}});}
\DoxyCodeLine{547   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Mv(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.high\_gp(), \mbox{\hyperlink{namespacev8_1_1internal_a79984c77eb492b1b57912fd6952dc1ef}{kReturnRegister1}});}
\DoxyCodeLine{548   \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MultiPop(c\_params -\/ result\_list);}
\DoxyCodeLine{549   \textcolor{keywordflow}{return};}
\DoxyCodeLine{550 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, ASM\+\_\+\+CODE\+\_\+\+COMMENT, Calculate\+Actual\+Address(), k\+Add, k\+And, v8\+::internal\+::k\+CArg\+Regs, k\+Exchange, v8\+::internal\+::k\+JSCaller\+Saved, k\+Or, v8\+::internal\+::k\+Return\+Register0, v8\+::internal\+::k\+Return\+Register1, v8\+::internal\+::k\+Scratch\+Reg, k\+Sub, k\+Xor, v8\+::internal\+::\+Stack\+Frame\+::\+MANUAL, v8\+::base\+::internal\+::result, v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9e70ae654bfbc7bee5e847e829d17c72_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_afda2e73a351df9fe2527dd84964acf13}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_afda2e73a351df9fe2527dd84964acf13}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicI64CompareExchange@{AtomicI64CompareExchange}}
\index{AtomicI64CompareExchange@{AtomicI64CompareExchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicI64CompareExchange()}{AtomicI64CompareExchange()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+I64\+Compare\+Exchange (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr\+\_\+reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{expected,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{new\+\_\+value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1427 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1432                                                              \{}
\DoxyCodeLine{1433   \textcolor{comment}{// To implement I64AtomicCompareExchange, we nearly need all registers, with}}
\DoxyCodeLine{1434   \textcolor{comment}{// some registers having special constraints, e.g. like for \{new\_value\} and}}
\DoxyCodeLine{1435   \textcolor{comment}{// \{result\} the low-\/word register has to have an even register code, and the}}
\DoxyCodeLine{1436   \textcolor{comment}{// high-\/word has to be in the next higher register. To avoid complicated}}
\DoxyCodeLine{1437   \textcolor{comment}{// register allocation code here, we just assign fixed registers to all}}
\DoxyCodeLine{1438   \textcolor{comment}{// values here, and then move all values into the correct register.}}
\DoxyCodeLine{1439   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a5e6d54ab8913c91a8b9c7cb23d23b241}{r0}};}
\DoxyCodeLine{1440   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} offset = r1;}
\DoxyCodeLine{1441   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} result\_low = r4;}
\DoxyCodeLine{1442   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} result\_high = r5;}
\DoxyCodeLine{1443   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} new\_value\_low = r2;}
\DoxyCodeLine{1444   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} new\_value\_high = r3;}
\DoxyCodeLine{1445   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} store\_result = r6;}
\DoxyCodeLine{1446   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} expected\_low = r8;}
\DoxyCodeLine{1447   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} expected\_high = r9;}
\DoxyCodeLine{1448 }
\DoxyCodeLine{1449   \textcolor{comment}{// We spill all registers, so that we can re-\/assign them afterwards.}}
\DoxyCodeLine{1450   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} SpillRegisters(dst\_addr, offset, result\_low, result\_high, new\_value\_low,}
\DoxyCodeLine{1451                     new\_value\_high, store\_result, expected\_low, expected\_high);}
\DoxyCodeLine{1452 }
\DoxyCodeLine{1453   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ParallelRegisterMove(}
\DoxyCodeLine{1454       \{\{LiftoffRegister::ForPair(new\_value\_low, new\_value\_high), new\_value,}
\DoxyCodeLine{1455         \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}\},}
\DoxyCodeLine{1456        \{LiftoffRegister::ForPair(expected\_low, expected\_high), expected, \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}\},}
\DoxyCodeLine{1457        \{dst\_addr, dst\_addr\_reg, \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}\},}
\DoxyCodeLine{1458        \{offset, offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} ? offset\_reg : offset, \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}\}\});}
\DoxyCodeLine{1459 }
\DoxyCodeLine{1460   \{}
\DoxyCodeLine{1461     UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{1462     [[maybe\_unused]] \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{liftoff::CalculateActualAddress}}(}
\DoxyCodeLine{1463         lasm, \&temps, dst\_addr, offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} ? \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} : offset,}
\DoxyCodeLine{1464         offset\_imm, dst\_addr);}
\DoxyCodeLine{1465     \textcolor{comment}{// Make sure the actual address is stored in the right register.}}
\DoxyCodeLine{1466     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst\_addr, temp);}
\DoxyCodeLine{1467   \}}
\DoxyCodeLine{1468 }
\DoxyCodeLine{1469   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} retry;}
\DoxyCodeLine{1470   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done;}
\DoxyCodeLine{1471   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} dmb(\mbox{\hyperlink{namespacev8_1_1internal_a88838d1ca90e6701ab25b425efd221b4}{ISH}});}
\DoxyCodeLine{1472   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&retry);}
\DoxyCodeLine{1473   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrexd(result\_low, result\_high, dst\_addr);}
\DoxyCodeLine{1474   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmp(result\_low, expected\_low);}
\DoxyCodeLine{1475   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, \&done);}
\DoxyCodeLine{1476   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmp(result\_high, expected\_high);}
\DoxyCodeLine{1477   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, \&done);}
\DoxyCodeLine{1478   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} strexd(store\_result, new\_value\_low, new\_value\_high, dst\_addr);}
\DoxyCodeLine{1479   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmp(store\_result, Operand(0));}
\DoxyCodeLine{1480   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, \&retry);}
\DoxyCodeLine{1481   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} dmb(\mbox{\hyperlink{namespacev8_1_1internal_a88838d1ca90e6701ab25b425efd221b4}{ISH}});}
\DoxyCodeLine{1482   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&done);}
\DoxyCodeLine{1483 }
\DoxyCodeLine{1484   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ParallelRegisterMove(}
\DoxyCodeLine{1485       \{\{\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, LiftoffRegister::ForPair(result\_low, result\_high), \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}\}\});}
\DoxyCodeLine{1486 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, Calculate\+Actual\+Address(), DCHECK\+\_\+\+EQ, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::\+For\+Pair(), v8\+::internal\+::\+ISH, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::ne, v8\+::internal\+::no\+\_\+reg, and v8\+::base\+::internal\+::result.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Compare\+Exchange().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_afda2e73a351df9fe2527dd84964acf13_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_afda2e73a351df9fe2527dd84964acf13_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicOp32@{AtomicOp32}}
\index{AtomicOp32@{AtomicOp32}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicOp32()}{AtomicOp32()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Op32 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{result,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegList}{Liftoff\+Reg\+List}}}]{pinned,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}})}]{load,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}})}]{store,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}($\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1058 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1064                                                                  \{}
\DoxyCodeLine{1065   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} store\_result = pinned.set(\mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned)).gp();}
\DoxyCodeLine{1066 }
\DoxyCodeLine{1067   \textcolor{comment}{// Allocate an additional \{temp\} register to hold the result that should be}}
\DoxyCodeLine{1068   \textcolor{comment}{// stored to memory. Note that \{temp\} and \{store\_result\} are not allowed to be}}
\DoxyCodeLine{1069   \textcolor{comment}{// the same register.}}
\DoxyCodeLine{1070   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = pinned.set(\mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned)).gp();}
\DoxyCodeLine{1071 }
\DoxyCodeLine{1072   \textcolor{comment}{// \{LiftoffCompiler::AtomicBinop\} ensures that \{result\} is unique.}}
\DoxyCodeLine{1073   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp() \&\& \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != dst\_addr \&\&}
\DoxyCodeLine{1074          \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp() != offset\_reg);}
\DoxyCodeLine{1075 }
\DoxyCodeLine{1076   UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{1077   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} actual\_addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{liftoff::CalculateActualAddress}}(}
\DoxyCodeLine{1078       lasm, \&temps, dst\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{1079 }
\DoxyCodeLine{1080   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} dmb(\mbox{\hyperlink{namespacev8_1_1internal_a88838d1ca90e6701ab25b425efd221b4}{ISH}});}
\DoxyCodeLine{1081   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} retry;}
\DoxyCodeLine{1082   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&retry);}
\DoxyCodeLine{1083   (lasm-\/>*load)(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), actual\_addr, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}});}
\DoxyCodeLine{1084   op(lasm, temp, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.gp());}
\DoxyCodeLine{1085   (lasm-\/>*\mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}})(store\_result, temp, actual\_addr, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}});}
\DoxyCodeLine{1086   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmp(store\_result, Operand(0));}
\DoxyCodeLine{1087   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, \&retry);}
\DoxyCodeLine{1088   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} dmb(\mbox{\hyperlink{namespacev8_1_1internal_a88838d1ca90e6701ab25b425efd221b4}{ISH}});}
\DoxyCodeLine{1089 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::al, Calculate\+Actual\+Address(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+ISH, v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::ne, v8\+::base\+::internal\+::result, v8\+::internal\+::wasm\+::\+Liftoff\+Reg\+List\+::set(), store(), and v8\+::internal\+::value.



Referenced by Atomic\+Binop32(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Exchange\+Tagged\+Pointer().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7fda6cb417993bac3b94468da891b10c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7fda6cb417993bac3b94468da891b10c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!AtomicOp64@{AtomicOp64}}
\index{AtomicOp64@{AtomicOp64}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{AtomicOp64()}{AtomicOp64()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Op64 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{uint32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{value,  }\item[{std\+::optional$<$ \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} $>$}]{result,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}($\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}})}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1162 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1167                                                                      \{}
\DoxyCodeLine{1168   \textcolor{comment}{// strexd loads a 64 bit word into two registers. The first register needs}}
\DoxyCodeLine{1169   \textcolor{comment}{// to have an even index, e.g. r8, the second register needs to be the one}}
\DoxyCodeLine{1170   \textcolor{comment}{// with the next higher index, e.g. r9 if the first register is r8. In the}}
\DoxyCodeLine{1171   \textcolor{comment}{// following code we use the fixed register pair r8/r9 to make the code here}}
\DoxyCodeLine{1172   \textcolor{comment}{// simpler, even though other register pairs would also be possible.}}
\DoxyCodeLine{1173   constexpr \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_low = r8;}
\DoxyCodeLine{1174   constexpr \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_high = r9;}
\DoxyCodeLine{1175 }
\DoxyCodeLine{1176   \textcolor{comment}{// Make sure \{dst\_low\} and \{dst\_high\} are not occupied by any other value.}}
\DoxyCodeLine{1177   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} value\_low = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.low\_gp();}
\DoxyCodeLine{1178   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} value\_high = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.high\_gp();}
\DoxyCodeLine{1179   LiftoffRegList pinned\{dst\_low, dst\_high\};}
\DoxyCodeLine{1180   \textcolor{keyword}{auto} regs\_to\_check = \{\&dst\_addr, \&offset\_reg, \&value\_low, \&value\_high\};}
\DoxyCodeLine{1181   \textcolor{keyword}{auto} re\_pin = [regs\_to\_check, \&pinned] \{}
\DoxyCodeLine{1182     \textcolor{keywordflow}{for} (\textcolor{keyword}{auto}* reg : regs\_to\_check) \{}
\DoxyCodeLine{1183       \textcolor{keywordflow}{if} (*reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) pinned.set(*reg);}
\DoxyCodeLine{1184     \}}
\DoxyCodeLine{1185   \};}
\DoxyCodeLine{1186   re\_pin();}
\DoxyCodeLine{1187   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ClearRegister(dst\_low, regs\_to\_check, pinned);}
\DoxyCodeLine{1188   re\_pin();}
\DoxyCodeLine{1189   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ClearRegister(dst\_high, regs\_to\_check, pinned);}
\DoxyCodeLine{1190   re\_pin();}
\DoxyCodeLine{1191 }
\DoxyCodeLine{1192   \textcolor{comment}{// Make sure that \{result\}, if it exists, also does not overlap with}}
\DoxyCodeLine{1193   \textcolor{comment}{// \{dst\_low\} and \{dst\_high\}. We don't have to transfer the value stored in}}
\DoxyCodeLine{1194   \textcolor{comment}{// \{result\}.}}
\DoxyCodeLine{1195   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} result\_low = \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}};}
\DoxyCodeLine{1196   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} result\_high = \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}};}
\DoxyCodeLine{1197   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.has\_value()) \{}
\DoxyCodeLine{1198     result\_low = \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.value().low\_gp();}
\DoxyCodeLine{1199     \textcolor{keywordflow}{if} (pinned.has(result\_low)) \{}
\DoxyCodeLine{1200       result\_low = \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1201     \}}
\DoxyCodeLine{1202     pinned.set(result\_low);}
\DoxyCodeLine{1203 }
\DoxyCodeLine{1204     result\_high = \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.value().high\_gp();}
\DoxyCodeLine{1205     \textcolor{keywordflow}{if} (pinned.has(result\_high)) \{}
\DoxyCodeLine{1206       result\_high = \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1207     \}}
\DoxyCodeLine{1208     pinned.set(result\_high);}
\DoxyCodeLine{1209   \}}
\DoxyCodeLine{1210 }
\DoxyCodeLine{1211   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} store\_result = \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1212 }
\DoxyCodeLine{1213   UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{1214   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} actual\_addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{liftoff::CalculateActualAddress}}(}
\DoxyCodeLine{1215       lasm, \&temps, dst\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{1216 }
\DoxyCodeLine{1217   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} dmb(\mbox{\hyperlink{namespacev8_1_1internal_a88838d1ca90e6701ab25b425efd221b4}{ISH}});}
\DoxyCodeLine{1218   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} retry;}
\DoxyCodeLine{1219   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&retry);}
\DoxyCodeLine{1220   \textcolor{comment}{// \{ldrexd\} is needed here so that the \{strexd\} instruction below can}}
\DoxyCodeLine{1221   \textcolor{comment}{// succeed. We don't need the value we are reading. We use \{dst\_low\} and}}
\DoxyCodeLine{1222   \textcolor{comment}{// \{dst\_high\} as the destination registers because \{ldrexd\} has the same}}
\DoxyCodeLine{1223   \textcolor{comment}{// restrictions on registers as \{strexd\}, see the comment above.}}
\DoxyCodeLine{1224   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrexd(dst\_low, dst\_high, actual\_addr);}
\DoxyCodeLine{1225   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.has\_value()) \{}
\DoxyCodeLine{1226     \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(result\_low, dst\_low);}
\DoxyCodeLine{1227     \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(result\_high, dst\_high);}
\DoxyCodeLine{1228   \}}
\DoxyCodeLine{1229   op(lasm, LiftoffRegister::ForPair(dst\_low, dst\_high),}
\DoxyCodeLine{1230      LiftoffRegister::ForPair(dst\_low, dst\_high),}
\DoxyCodeLine{1231      LiftoffRegister::ForPair(value\_low, value\_high));}
\DoxyCodeLine{1232   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} strexd(store\_result, dst\_low, dst\_high, actual\_addr);}
\DoxyCodeLine{1233   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmp(store\_result, Operand(0));}
\DoxyCodeLine{1234   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, \&retry);}
\DoxyCodeLine{1235   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} dmb(\mbox{\hyperlink{namespacev8_1_1internal_a88838d1ca90e6701ab25b425efd221b4}{ISH}});}
\DoxyCodeLine{1236 }
\DoxyCodeLine{1237   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.has\_value()) \{}
\DoxyCodeLine{1238     \textcolor{keywordflow}{if} (result\_low != \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.value().low\_gp()) \{}
\DoxyCodeLine{1239       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.value().low\_gp(), result\_low);}
\DoxyCodeLine{1240     \}}
\DoxyCodeLine{1241     \textcolor{keywordflow}{if} (result\_high != \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.value().high\_gp()) \{}
\DoxyCodeLine{1242       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}.value().high\_gp(), result\_high);}
\DoxyCodeLine{1243     \}}
\DoxyCodeLine{1244   \}}
\DoxyCodeLine{1245 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, Calculate\+Actual\+Address(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::\+For\+Pair(), v8\+::internal\+::wasm\+::\+Liftoff\+Reg\+List\+::has(), v8\+::internal\+::\+ISH, v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::ne, v8\+::internal\+::no\+\_\+reg, v8\+::base\+::internal\+::result, v8\+::internal\+::wasm\+::\+Liftoff\+Reg\+List\+::set(), and v8\+::internal\+::value.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+And(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Exchange(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Or(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Store(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Sub(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Xor().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7fda6cb417993bac3b94468da891b10c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7fda6cb417993bac3b94468da891b10c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!CalculateActualAddress@{CalculateActualAddress}}
\index{CalculateActualAddress@{CalculateActualAddress}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{CalculateActualAddress()}{CalculateActualAddress()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Calculate\+Actual\+Address (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr\+\_\+reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{result\+\_\+reg = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\+\_\+reg}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 88 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{92                                                                      \{}
\DoxyCodeLine{93   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} \&\& offset\_imm == 0) \{}
\DoxyCodeLine{94     \textcolor{keywordflow}{if} (result\_reg == addr\_reg || result\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \textcolor{keywordflow}{return} addr\_reg;}
\DoxyCodeLine{95     assm-\/>mov(result\_reg, addr\_reg);}
\DoxyCodeLine{96     \textcolor{keywordflow}{return} result\_reg;}
\DoxyCodeLine{97   \}}
\DoxyCodeLine{98   \textcolor{keywordflow}{if} (result\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) result\_reg = temps-\/>Acquire();}
\DoxyCodeLine{99   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{100     assm-\/>add(result\_reg, addr\_reg, Operand(offset\_imm));}
\DoxyCodeLine{101   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{102     assm-\/>add(result\_reg, addr\_reg, Operand(offset\_reg));}
\DoxyCodeLine{103     \textcolor{keywordflow}{if} (offset\_imm != 0) assm-\/>add(result\_reg, result\_reg, Operand(offset\_imm));}
\DoxyCodeLine{104   \}}
\DoxyCodeLine{105   \textcolor{keywordflow}{return} result\_reg;}
\DoxyCodeLine{106 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), v8\+::internal\+::\+Assembler\+::add(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), and v8\+::internal\+::no\+\_\+reg.



Referenced by Atomic\+Binop(), Atomic\+Binop64(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Compare\+Exchange(), Atomic\+I64\+Compare\+Exchange(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Load(), Atomic\+Op32(), Atomic\+Op64(), v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), Load(), Load\+Internal(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Transform(), Store(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Store(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Store\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a11dd34c442c3e5ab7eb819fa55975642}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a11dd34c442c3e5ab7eb819fa55975642}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!CalculateActualAddress@{CalculateActualAddress}}
\index{CalculateActualAddress@{CalculateActualAddress}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{CalculateActualAddress()}{CalculateActualAddress()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Calculate\+Actual\+Address (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} \&}]{temps,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr\+\_\+reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 855 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{858                                                              \{}
\DoxyCodeLine{859   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(addr\_reg, \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}});}
\DoxyCodeLine{860   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} \&\& offset\_imm == 0) \textcolor{keywordflow}{return} addr\_reg;}
\DoxyCodeLine{861   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = temps.AcquireX();}
\DoxyCodeLine{862   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{863     \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1bigint_a6d4d2ce18897aba0f90b3208eca29a5b}{Add}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, addr\_reg, Operand(offset\_imm));}
\DoxyCodeLine{864   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{865     \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1bigint_a6d4d2ce18897aba0f90b3208eca29a5b}{Add}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, addr\_reg, Operand(offset\_reg));}
\DoxyCodeLine{866     \textcolor{keywordflow}{if} (offset\_imm != 0) \mbox{\hyperlink{liftoff-assembler-arm64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1bigint_a6d4d2ce18897aba0f90b3208eca29a5b}{Add}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, Operand(offset\_imm));}
\DoxyCodeLine{867   \}}
\DoxyCodeLine{868   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}};}
\DoxyCodeLine{869 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), Add(), DCHECK\+\_\+\+NE, v8\+::internal\+::no\+\_\+reg, and v8\+::base\+::internal\+::result.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a11dd34c442c3e5ab7eb819fa55975642_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a56aabd324d6a12a83c87baf8fe6b70db}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a56aabd324d6a12a83c87baf8fe6b70db}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!CalculateActualAddress@{CalculateActualAddress}}
\index{CalculateActualAddress@{CalculateActualAddress}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{CalculateActualAddress()}{CalculateActualAddress()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Calculate\+Actual\+Address (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} \&}]{temps,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr\+\_\+reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{result\+\_\+reg = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\+\_\+reg}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 481 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{485                                                                      \{}
\DoxyCodeLine{486   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} \&\& offset\_imm == 0) \{}
\DoxyCodeLine{487     \textcolor{keywordflow}{if} (result\_reg == addr\_reg || result\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \textcolor{keywordflow}{return} addr\_reg;}
\DoxyCodeLine{488     lasm-\/>mv(result\_reg, addr\_reg);}
\DoxyCodeLine{489     \textcolor{keywordflow}{return} result\_reg;}
\DoxyCodeLine{490   \}}
\DoxyCodeLine{491   \textcolor{keywordflow}{if} (result\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) result\_reg = temps.Acquire();}
\DoxyCodeLine{492   \textcolor{keywordflow}{if} (offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{493     lasm-\/>AddWord(result\_reg, addr\_reg, Operand(offset\_imm));}
\DoxyCodeLine{494   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{495     lasm-\/>AddWord(result\_reg, addr\_reg, Operand(offset\_reg));}
\DoxyCodeLine{496     \textcolor{keywordflow}{if} (offset\_imm != 0)}
\DoxyCodeLine{497       lasm-\/>AddWord(result\_reg, result\_reg, Operand(offset\_imm));}
\DoxyCodeLine{498   \}}
\DoxyCodeLine{499   \textcolor{keywordflow}{return} result\_reg;}
\DoxyCodeLine{500 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), v8\+::internal\+::\+Assembler\+RISCVI\+::mv(), and v8\+::internal\+::no\+\_\+reg.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a56aabd324d6a12a83c87baf8fe6b70db_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae129820b32e5fa64e0d428c2a994dae2}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae129820b32e5fa64e0d428c2a994dae2}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!cond\_make\_unsigned@{cond\_make\_unsigned}}
\index{cond\_make\_unsigned@{cond\_make\_unsigned}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{cond\_make\_unsigned()}{cond\_make\_unsigned()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} v8\+::internal\+::wasm\+::liftoff\+::cond\+\_\+make\+\_\+unsigned (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{cond }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2768 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2768                                                     \{}
\DoxyCodeLine{2769   \textcolor{keywordflow}{switch} (cond) \{}
\DoxyCodeLine{2770     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ad13d3d584e488a474dfd415a2601f0b3}{kLessThan}}:}
\DoxyCodeLine{2771       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a469f7cd20b52660d97324664ffb26db7}{kUnsignedLessThan}};}
\DoxyCodeLine{2772     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aecce22aece8bd9c9d92045dfc2e5473d}{kLessThanEqual}}:}
\DoxyCodeLine{2773       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21acd81733204b83b0732f437ed3e5b781a}{kUnsignedLessThanEqual}};}
\DoxyCodeLine{2774     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a91630e3bea4acdc25a85c839ab2ce574}{kGreaterThan}}:}
\DoxyCodeLine{2775       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a786cc42a3c28f6f7b33eff4754b41712}{kUnsignedGreaterThan}};}
\DoxyCodeLine{2776     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a0bcf1b71bd023fddc7dca4d73db47a1f}{kGreaterThanEqual}}:}
\DoxyCodeLine{2777       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a3f018e64c0aa70e5dcccba23cd6e8ff6}{kUnsignedGreaterThanEqual}};}
\DoxyCodeLine{2778     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{2779       \textcolor{keywordflow}{return} cond;}
\DoxyCodeLine{2780   \}}
\DoxyCodeLine{2781 \}}

\end{DoxyCode}


References v8\+::internal\+::k\+Greater\+Than, v8\+::internal\+::k\+Greater\+Than\+Equal, v8\+::internal\+::k\+Less\+Than, v8\+::internal\+::k\+Less\+Than\+Equal, v8\+::internal\+::k\+Unsigned\+Greater\+Than, v8\+::internal\+::k\+Unsigned\+Greater\+Than\+Equal, v8\+::internal\+::k\+Unsigned\+Less\+Than, and v8\+::internal\+::k\+Unsigned\+Less\+Than\+Equal.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae2c054ced716a935125e7ada23e6c738}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae2c054ced716a935125e7ada23e6c738}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ConditionToConditionCmpFPU@{ConditionToConditionCmpFPU}}
\index{ConditionToConditionCmpFPU@{ConditionToConditionCmpFPU}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ConditionToConditionCmpFPU()}{ConditionToConditionCmpFPU()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a9fc59a9c005ed3e250ca231fbb4458a4}{FPUCondition}} v8\+::internal\+::wasm\+::liftoff\+::\+Condition\+To\+Condition\+Cmp\+FPU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{condition,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} $\ast$}]{predicate }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2019 of file liftoff-\/assembler-\/loong64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2020                                                                 \{}
\DoxyCodeLine{2021   \textcolor{keywordflow}{switch} (condition) \{}
\DoxyCodeLine{2022     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac0ed9651e6769dd886c6e6e713cf5067}{kEqual}}:}
\DoxyCodeLine{2023       *predicate = \textcolor{keyword}{true};}
\DoxyCodeLine{2024       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_ac3b9ac2df02b56e8239c7d6474487c14a1a283c1f5cb22cd7f8fcfb722d547ff3}{CEQ}};}
\DoxyCodeLine{2025     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a26a5934e256740899f4fd130f028fc70}{kNotEqual}}:}
\DoxyCodeLine{2026       *predicate = \textcolor{keyword}{false};}
\DoxyCodeLine{2027       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_ac3b9ac2df02b56e8239c7d6474487c14a1a283c1f5cb22cd7f8fcfb722d547ff3}{CEQ}};}
\DoxyCodeLine{2028     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a469f7cd20b52660d97324664ffb26db7}{kUnsignedLessThan}}:}
\DoxyCodeLine{2029       *predicate = \textcolor{keyword}{true};}
\DoxyCodeLine{2030       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a9fc59a9c005ed3e250ca231fbb4458a4a0037aabba205a1e6b27db0c4d4e72f15}{CLT}};}
\DoxyCodeLine{2031     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a3f018e64c0aa70e5dcccba23cd6e8ff6}{kUnsignedGreaterThanEqual}}:}
\DoxyCodeLine{2032       *predicate = \textcolor{keyword}{false};}
\DoxyCodeLine{2033       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a9fc59a9c005ed3e250ca231fbb4458a4a0037aabba205a1e6b27db0c4d4e72f15}{CLT}};}
\DoxyCodeLine{2034     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21acd81733204b83b0732f437ed3e5b781a}{kUnsignedLessThanEqual}}:}
\DoxyCodeLine{2035       *predicate = \textcolor{keyword}{true};}
\DoxyCodeLine{2036       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a9fc59a9c005ed3e250ca231fbb4458a4a38607895df81bb467c30594ed622eaad}{CLE}};}
\DoxyCodeLine{2037     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a786cc42a3c28f6f7b33eff4754b41712}{kUnsignedGreaterThan}}:}
\DoxyCodeLine{2038       *predicate = \textcolor{keyword}{false};}
\DoxyCodeLine{2039       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a9fc59a9c005ed3e250ca231fbb4458a4a38607895df81bb467c30594ed622eaad}{CLE}};}
\DoxyCodeLine{2040     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{2041       *predicate = \textcolor{keyword}{true};}
\DoxyCodeLine{2042       \textcolor{keywordflow}{break};}
\DoxyCodeLine{2043   \}}
\DoxyCodeLine{2044   \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{2045 \}}

\end{DoxyCode}


References v8\+::internal\+::\+CEQ, v8\+::internal\+::\+CLE, v8\+::internal\+::\+CLT, v8\+::internal\+::k\+Equal, v8\+::internal\+::k\+Not\+Equal, v8\+::internal\+::k\+Unsigned\+Greater\+Than, v8\+::internal\+::k\+Unsigned\+Greater\+Than\+Equal, v8\+::internal\+::k\+Unsigned\+Less\+Than, v8\+::internal\+::k\+Unsigned\+Less\+Than\+Equal, and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae2c054ced716a935125e7ada23e6c738_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aceea2b1db00ef0462cd7058b882bf0aa}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aceea2b1db00ef0462cd7058b882bf0aa}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ConvertFloatToIntAndBack@{ConvertFloatToIntAndBack}}
\index{ConvertFloatToIntAndBack@{ConvertFloatToIntAndBack}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ConvertFloatToIntAndBack()}{ConvertFloatToIntAndBack()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Convert\+Float\+To\+Int\+And\+Back (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{converted\+\_\+back }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2025 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2027                                                                     \{}
\DoxyCodeLine{2028   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{     \textcolor{comment}{// f64}}
\DoxyCodeLine{2029     \textcolor{keywordflow}{if} (std::is\_same\_v<int32\_t, dst\_type>) \{  \textcolor{comment}{// f64 -\/> i32}}
\DoxyCodeLine{2030       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttsd2si(dst, src);}
\DoxyCodeLine{2031       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtlsi2sd(converted\_back, dst);}
\DoxyCodeLine{2032     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (std::is\_same\_v<uint32\_t, dst\_type>) \{  \textcolor{comment}{// f64 -\/> u32}}
\DoxyCodeLine{2033       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttsd2siq(dst, src);}
\DoxyCodeLine{2034       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movl(dst, dst);}
\DoxyCodeLine{2035       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtqsi2sd(converted\_back, dst);}
\DoxyCodeLine{2036     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (std::is\_same\_v<int64\_t, dst\_type>) \{  \textcolor{comment}{// f64 -\/> i64}}
\DoxyCodeLine{2037       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttsd2siq(dst, src);}
\DoxyCodeLine{2038       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtqsi2sd(converted\_back, dst);}
\DoxyCodeLine{2039     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2040       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{2041     \}}
\DoxyCodeLine{2042   \} \textcolor{keywordflow}{else} \{                                    \textcolor{comment}{// f32}}
\DoxyCodeLine{2043     \textcolor{keywordflow}{if} (std::is\_same\_v<int32\_t, dst\_type>) \{  \textcolor{comment}{// f32 -\/> i32}}
\DoxyCodeLine{2044       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttss2si(dst, src);}
\DoxyCodeLine{2045       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtlsi2ss(converted\_back, dst);}
\DoxyCodeLine{2046     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (std::is\_same\_v<uint32\_t, dst\_type>) \{  \textcolor{comment}{// f32 -\/> u32}}
\DoxyCodeLine{2047       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttss2siq(dst, src);}
\DoxyCodeLine{2048       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movl(dst, dst);}
\DoxyCodeLine{2049       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtqsi2ss(converted\_back, dst);}
\DoxyCodeLine{2050     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (std::is\_same\_v<int64\_t, dst\_type>) \{  \textcolor{comment}{// f32 -\/> i64}}
\DoxyCodeLine{2051       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttss2siq(dst, src);}
\DoxyCodeLine{2052       \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtqsi2ss(converted\_back, dst);}
\DoxyCodeLine{2053     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2054       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{2055     \}}
\DoxyCodeLine{2056   \}}
\DoxyCodeLine{2057 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aceea2b1db00ef0462cd7058b882bf0aa_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ada3b00db6e327bbdb00dee673a90ea53}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ada3b00db6e327bbdb00dee673a90ea53}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ConvertFloatToIntAndBack@{ConvertFloatToIntAndBack}}
\index{ConvertFloatToIntAndBack@{ConvertFloatToIntAndBack}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ConvertFloatToIntAndBack()}{ConvertFloatToIntAndBack()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Convert\+Float\+To\+Int\+And\+Back (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{converted\+\_\+back,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegList}{Liftoff\+Reg\+List}}}]{pinned }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2434 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2437                                                             \{}
\DoxyCodeLine{2438   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2439     \textcolor{keywordflow}{if} (std::is\_signed\_v<dst\_type>) \{      \textcolor{comment}{// f64 -\/> i32}}
\DoxyCodeLine{2440       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cvttsd2si(dst, src);}
\DoxyCodeLine{2441       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtsi2sd(converted\_back, dst);}
\DoxyCodeLine{2442     \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f64 -\/> u32}}
\DoxyCodeLine{2443       \textcolor{comment}{// Use converted\_back as a scratch register (we can use it as it is an}}
\DoxyCodeLine{2444       \textcolor{comment}{// "{}output"{} register of this function.}}
\DoxyCodeLine{2445       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttsd2ui(dst, src, converted\_back);}
\DoxyCodeLine{2446       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtui2sd(converted\_back, dst,}
\DoxyCodeLine{2447                   CacheStatePreservingTempRegisters(assm, pinned).Acquire());}
\DoxyCodeLine{2448     \}}
\DoxyCodeLine{2449   \} \textcolor{keywordflow}{else} \{                             \textcolor{comment}{// f32}}
\DoxyCodeLine{2450     \textcolor{keywordflow}{if} (std::is\_signed\_v<dst\_type>) \{  \textcolor{comment}{// f32 -\/> i32}}
\DoxyCodeLine{2451       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cvttss2si(dst, src);}
\DoxyCodeLine{2452       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtsi2ss(converted\_back, dst);}
\DoxyCodeLine{2453     \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32 -\/> u32}}
\DoxyCodeLine{2454       \textcolor{comment}{// Use converted\_back as a scratch register (we can use it as it is an}}
\DoxyCodeLine{2455       \textcolor{comment}{// "{}output"{} register of this function.}}
\DoxyCodeLine{2456       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttss2ui(dst, src, converted\_back);}
\DoxyCodeLine{2457       \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvtui2ss(converted\_back, dst,}
\DoxyCodeLine{2458                   CacheStatePreservingTempRegisters(assm, pinned).Acquire());}
\DoxyCodeLine{2459     \}}
\DoxyCodeLine{2460   \}}
\DoxyCodeLine{2461 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a705a12be42f1c67619185e71d2382f4c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a705a12be42f1c67619185e71d2382f4c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Emit64BitShiftOperation@{Emit64BitShiftOperation}}
\index{Emit64BitShiftOperation@{Emit64BitShiftOperation}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Emit64BitShiftOperation()}{Emit64BitShiftOperation()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit64\+Bit\+Shift\+Operation (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{amount,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Macro\+Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{emit\+\_\+shift }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1921 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1923                                                                            \{}
\DoxyCodeLine{1924   \textcolor{comment}{// Temporary registers cannot overlap with \{dst\}.}}
\DoxyCodeLine{1925   LiftoffRegList pinned\{dst\};}
\DoxyCodeLine{1926 }
\DoxyCodeLine{1927   constexpr \textcolor{keywordtype}{size\_t} kMaxRegMoves = 3;}
\DoxyCodeLine{1928   base::SmallVector<LiftoffAssembler::ParallelRegisterMoveTuple, kMaxRegMoves>}
\DoxyCodeLine{1929       reg\_moves;}
\DoxyCodeLine{1930 }
\DoxyCodeLine{1931   \textcolor{comment}{// If \{dst\} contains \{ecx\}, replace it by an unused register, which is then}}
\DoxyCodeLine{1932   \textcolor{comment}{// moved to \{ecx\} in the end.}}
\DoxyCodeLine{1933   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} ecx\_replace = \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}};}
\DoxyCodeLine{1934   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3}{PairContains}}(dst, ecx)) \{}
\DoxyCodeLine{1935     ecx\_replace = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1936     dst = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664}{ReplaceInPair}}(dst, ecx, ecx\_replace);}
\DoxyCodeLine{1937     \textcolor{comment}{// If \{amount\} needs to be moved to \{ecx\}, but \{ecx\} is in use (and not part}}
\DoxyCodeLine{1938     \textcolor{comment}{// of \{dst\}, hence overwritten anyway), move \{ecx\} to a tmp register and}}
\DoxyCodeLine{1939     \textcolor{comment}{// restore it at the end.}}
\DoxyCodeLine{1940   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (amount != ecx \&\&}
\DoxyCodeLine{1941              (assm-\/>cache\_state()-\/>is\_used(LiftoffRegister(ecx)) ||}
\DoxyCodeLine{1942               pinned.has(LiftoffRegister(ecx)))) \{}
\DoxyCodeLine{1943     ecx\_replace = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1944     reg\_moves.emplace\_back(ecx\_replace, ecx, kI32);}
\DoxyCodeLine{1945   \}}
\DoxyCodeLine{1946 }
\DoxyCodeLine{1947   reg\_moves.emplace\_back(dst, src, kI64);}
\DoxyCodeLine{1948   reg\_moves.emplace\_back(ecx, amount, kI32);}
\DoxyCodeLine{1949   assm-\/>ParallelRegisterMove(\mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(reg\_moves));}
\DoxyCodeLine{1950 }
\DoxyCodeLine{1951   \textcolor{comment}{// Do the actual shift.}}
\DoxyCodeLine{1952   (assm-\/>*emit\_shift)(dst.high\_gp(), dst.low\_gp());}
\DoxyCodeLine{1953 }
\DoxyCodeLine{1954   \textcolor{comment}{// Restore \{ecx\} if needed.}}
\DoxyCodeLine{1955   \textcolor{keywordflow}{if} (ecx\_replace != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) assm-\/>mov(ecx, ecx\_replace);}
\DoxyCodeLine{1956 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::cache\+\_\+state(), v8\+::base\+::\+Small\+Vector$<$ T, k\+Size, Allocator $>$\+::emplace\+\_\+back(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Cache\+State\+::is\+\_\+used(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::no\+\_\+reg, Pair\+Contains(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Parallel\+Register\+Move(), Replace\+In\+Pair(), and v8\+::base\+::\+Vector\+Of().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a705a12be42f1c67619185e71d2382f4c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a62cf99ca8db0e0ded65e3f740e6b8112}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a62cf99ca8db0e0ded65e3f740e6b8112}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Emit64BitShiftOperation@{Emit64BitShiftOperation}}
\index{Emit64BitShiftOperation@{Emit64BitShiftOperation}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Emit64BitShiftOperation()}{Emit64BitShiftOperation()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit64\+Bit\+Shift\+Operation (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{amount,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Macro\+Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{emit\+\_\+shift }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1520 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1524                                                                       \{}
\DoxyCodeLine{1525   LiftoffRegList pinned\{dst, src, amount\};}
\DoxyCodeLine{1526 }
\DoxyCodeLine{1527   \textcolor{comment}{// If some of destination registers are in use, get another, unused pair.}}
\DoxyCodeLine{1528   \textcolor{comment}{// That way we prevent overwriting some input registers while shifting.}}
\DoxyCodeLine{1529   \textcolor{comment}{// Do this before any branch so that the cache state will be correct for}}
\DoxyCodeLine{1530   \textcolor{comment}{// all conditions.}}
\DoxyCodeLine{1531   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount\_capped =}
\DoxyCodeLine{1532       pinned.set(assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp());}
\DoxyCodeLine{1533   assm-\/>And(amount\_capped, amount, Operand(63));}
\DoxyCodeLine{1534   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c}{liftoff::IsRegInRegPair}}(dst, amount) || dst.overlaps(src)) \{}
\DoxyCodeLine{1535     \textcolor{comment}{// Do the actual shift.}}
\DoxyCodeLine{1536     LiftoffRegister tmp = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a4463f4cf3236b07b54d818988194feb6abd91b39b65a8007577a68959064fdc44}{kGpRegPair}}, pinned);}
\DoxyCodeLine{1537     (assm-\/>*emit\_shift)(tmp.low\_gp(), tmp.high\_gp(), src.low\_gp(),}
\DoxyCodeLine{1538                         src.high\_gp(), amount\_capped, \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}},}
\DoxyCodeLine{1539                         \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{1540 }
\DoxyCodeLine{1541     \textcolor{comment}{// Place result in destination register.}}
\DoxyCodeLine{1542     assm-\/>MacroAssembler::Move(dst.high\_gp(), tmp.high\_gp());}
\DoxyCodeLine{1543     assm-\/>MacroAssembler::Move(dst.low\_gp(), tmp.low\_gp());}
\DoxyCodeLine{1544   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1545     (assm-\/>*emit\_shift)(dst.low\_gp(), dst.high\_gp(), src.low\_gp(),}
\DoxyCodeLine{1546                         src.high\_gp(), amount\_capped, \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}},}
\DoxyCodeLine{1547                         \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{1548   \}}
\DoxyCodeLine{1549 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::\+And(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), Is\+Reg\+In\+Reg\+Pair(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::wasm\+::k\+Gp\+Reg\+Pair, v8\+::internal\+::k\+Scratch\+Reg, v8\+::internal\+::k\+Scratch\+Reg2, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::overlaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a62cf99ca8db0e0ded65e3f740e6b8112_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a443f0917304c8012289b9523f59b96d5}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a443f0917304c8012289b9523f59b96d5}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitAllTrue@{EmitAllTrue}}
\index{EmitAllTrue@{EmitAllTrue}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitAllTrue()}{EmitAllTrue()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+All\+True (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a626bf64d100008639e62811ef49b695e}{MSABranch\+DF}}}]{msa\+\_\+branch\+\_\+df }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2088 of file liftoff-\/assembler-\/mips64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2089                                                                         \{}
\DoxyCodeLine{2090   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} all\_true;}
\DoxyCodeLine{2091   assm-\/>BranchMSA(\&all\_true, msa\_branch\_df, \mbox{\hyperlink{namespacev8_1_1internal_a2d6fa879444581fdd5f70ee4213017c7aedbd588b30a3134e1fbba537231e1c72}{all\_not\_zero}}, src.fp().toW(),}
\DoxyCodeLine{2092                   USE\_DELAY\_SLOT);}
\DoxyCodeLine{2093   assm-\/>li(dst.gp(), 1);}
\DoxyCodeLine{2094   assm-\/>li(dst.gp(), 0\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a6a4c396274ab184f7fdff3f61b945e6d}{l}});}
\DoxyCodeLine{2095   assm-\/>bind(\&all\_true);}
\DoxyCodeLine{2096 \}}

\end{DoxyCode}


References v8\+::internal\+::all\+\_\+not\+\_\+zero, v8\+::internal\+::\+Assembler\+::bind(), v8\+::internal\+::\+Macro\+Assembler\+::\+Branch\+MSA(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::compiler\+::turboshaft\+::l, v8\+::internal\+::\+Macro\+Assembler\+::li(), and v8\+::internal\+::\+USE\+\_\+\+DELAY\+\_\+\+SLOT.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a443f0917304c8012289b9523f59b96d5_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa93c12dc71e276c0e89bdd30b4bf7f0a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa93c12dc71e276c0e89bdd30b4bf7f0a}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitAllTrue@{EmitAllTrue}}
\index{EmitAllTrue@{EmitAllTrue}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitAllTrue()}{EmitAllTrue()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily template$<$void(\+Shared\+Macro\+Assembler\+Base\+::$\ast$)(\+XMMRegister, XMMRegister) pcmp$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+All\+True (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$}]{feature = {\ttfamily std\+:\+:nullopt} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2961 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2963                                                                       \{}
\DoxyCodeLine{2964   std::optional<CpuFeatureScope> sse\_scope;}
\DoxyCodeLine{2965   \textcolor{keywordflow}{if} (feature.has\_value()) sse\_scope.emplace(assm, *feature);}
\DoxyCodeLine{2966 }
\DoxyCodeLine{2967   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, LiftoffRegList\{dst\}).gp();}
\DoxyCodeLine{2968   XMMRegister tmp\_simd = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{liftoff::kScratchDoubleReg}};}
\DoxyCodeLine{2969   assm-\/>mov(tmp, Immediate(1));}
\DoxyCodeLine{2970   assm-\/>xor\_(dst.gp(), dst.gp());}
\DoxyCodeLine{2971   assm-\/>Pxor(tmp\_simd, tmp\_simd);}
\DoxyCodeLine{2972   (assm-\/>*pcmp)(tmp\_simd, src.fp());}
\DoxyCodeLine{2973   assm-\/>Ptest(tmp\_simd, tmp\_simd);}
\DoxyCodeLine{2974   assm-\/>cmov(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a319c3c546d24f5dd8d68074cd98b15a3}{zero}}, dst.gp(), tmp);}
\DoxyCodeLine{2975 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::cmov(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, k\+Scratch\+Double\+Reg, v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::\+Assembler\+::xor\+\_\+(), and v8\+::internal\+::zero.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa93c12dc71e276c0e89bdd30b4bf7f0a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a084fd0767147eff64fea7d1257f3cc70}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a084fd0767147eff64fea7d1257f3cc70}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitAllTrue@{EmitAllTrue}}
\index{EmitAllTrue@{EmitAllTrue}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitAllTrue()}{EmitAllTrue()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+All\+True (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9f778b896fb5601a4a510cbbd7540383}{Vector\+Format}}}]{format }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 199 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{200                                                                   \{}
\DoxyCodeLine{201   UseScratchRegisterScope scope(assm);}
\DoxyCodeLine{202   VRegister temp = scope.AcquireV(\mbox{\hyperlink{namespacev8_1_1internal_afcb532f2b1e48b167ec47f5195da29d2}{ScalarFormatFromFormat}}(\mbox{\hyperlink{namespacev8_1_1base_a1164c4a4843f31b51527e1661ff36565}{format}}));}
\DoxyCodeLine{203   assm-\/>Uminv(temp, VRegister::Create(src.fp().code(), \mbox{\hyperlink{namespacev8_1_1base_a1164c4a4843f31b51527e1661ff36565}{format}}));}
\DoxyCodeLine{204   assm-\/>Umov(dst.gp().W(), temp, 0);}
\DoxyCodeLine{205   assm-\/>Cmp(dst.gp().W(), 0);}
\DoxyCodeLine{206   assm-\/>Cset(dst.gp().W(), \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}});}
\DoxyCodeLine{207 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+V(), v8\+::internal\+::\+Macro\+Assembler\+::\+Cmp(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+VRegister\+::\+Create(), v8\+::internal\+::\+Macro\+Assembler\+::\+Cset(), v8\+::internal\+::format, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::ne, v8\+::internal\+::\+Scalar\+Format\+From\+Format(), v8\+::internal\+::\+Macro\+Assembler\+::\+Umov(), and v8\+::internal\+::\+CPURegister\+::\+W().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a084fd0767147eff64fea7d1257f3cc70_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitAnyTrue@{EmitAnyTrue}}
\index{EmitAnyTrue@{EmitAnyTrue}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitAnyTrue()}{EmitAnyTrue()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Any\+True (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 414 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{415                                              \{}
\DoxyCodeLine{416   UseScratchRegisterScope temps(assm);}
\DoxyCodeLine{417   DwVfpRegister scratch = temps.AcquireD();}
\DoxyCodeLine{418   assm-\/>vpmax(\mbox{\hyperlink{namespacev8_1_1internal_ab65dd90b49cbc2cf57f44d2999d7bbdf}{NeonU32}}, scratch, src.low\_fp(), src.high\_fp());}
\DoxyCodeLine{419   assm-\/>vpmax(\mbox{\hyperlink{namespacev8_1_1internal_ab65dd90b49cbc2cf57f44d2999d7bbdf}{NeonU32}}, scratch, scratch, scratch);}
\DoxyCodeLine{420   assm-\/>ExtractLane(dst.gp(), scratch, \mbox{\hyperlink{namespacev8_1_1internal_aa162ec3da45f8e784683d919f73f7246}{NeonS32}}, 0);}
\DoxyCodeLine{421   assm-\/>cmp(dst.gp(), Operand(0));}
\DoxyCodeLine{422   assm-\/>mov(dst.gp(), Operand(1), \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}});}
\DoxyCodeLine{423 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+D(), v8\+::internal\+::\+Assembler\+::cmp(), v8\+::internal\+::\+Macro\+Assembler\+::\+Extract\+Lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+fp(), v8\+::internal\+::\+Leave\+CC, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+fp(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::ne, v8\+::internal\+::\+Neon\+S32, v8\+::internal\+::\+Neon\+U32, and v8\+::internal\+::\+Assembler\+::vpmax().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+v128\+\_\+anytrue().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac45b65ccaedc9092408a22b851ed7582}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac45b65ccaedc9092408a22b851ed7582}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitCommutativeBinOp@{EmitCommutativeBinOp}}
\index{EmitCommutativeBinOp@{EmitCommutativeBinOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitCommutativeBinOp()}{EmitCommutativeBinOp()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})}



Definition at line 1544 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1545                                         \{}
\DoxyCodeLine{1546   \textcolor{keywordflow}{if} (dst == rhs) \{}
\DoxyCodeLine{1547     (assm-\/>*op)(dst, lhs);}
\DoxyCodeLine{1548   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1549     \textcolor{keywordflow}{if} (dst != lhs) assm-\/>mov(dst, lhs);}
\DoxyCodeLine{1550     (assm-\/>*op)(dst, rhs);}
\DoxyCodeLine{1551   \}}
\DoxyCodeLine{1552 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::mov().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac45b65ccaedc9092408a22b851ed7582_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa2e9018ff520c6caa34df8cca082cd76}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa2e9018ff520c6caa34df8cca082cd76}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitCommutativeBinOp@{EmitCommutativeBinOp}}
\index{EmitCommutativeBinOp@{EmitCommutativeBinOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitCommutativeBinOp()}{EmitCommutativeBinOp()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op, void(\+Assembler\+::$\ast$)(\+Register, Register) mov$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})}



Definition at line 1263 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1264                                         \{}
\DoxyCodeLine{1265   \textcolor{keywordflow}{if} (dst == rhs) \{}
\DoxyCodeLine{1266     (assm-\/>*op)(dst, lhs);}
\DoxyCodeLine{1267   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1268     \textcolor{keywordflow}{if} (dst != lhs) (assm-\/>*mov)(dst, lhs);}
\DoxyCodeLine{1269     (assm-\/>*op)(dst, rhs);}
\DoxyCodeLine{1270   \}}
\DoxyCodeLine{1271 \}}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1d3c348a3b01ecef7697bb9b42ac0132}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1d3c348a3b01ecef7697bb9b42ac0132}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitCommutativeBinOpImm@{EmitCommutativeBinOpImm}}
\index{EmitCommutativeBinOpImm@{EmitCommutativeBinOpImm}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitCommutativeBinOpImm()}{EmitCommutativeBinOpImm()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, int32\+\_\+t) op$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op\+Imm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{int32\+\_\+t}]{imm }\end{DoxyParamCaption})}



Definition at line 1555 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1556                                           \{}
\DoxyCodeLine{1557   \textcolor{keywordflow}{if} (dst != lhs) assm-\/>mov(dst, lhs);}
\DoxyCodeLine{1558   (assm-\/>*op)(dst, imm);}
\DoxyCodeLine{1559 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::mov().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1d3c348a3b01ecef7697bb9b42ac0132_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a35399a3e8def09afde32b7c3dfa56dc7}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a35399a3e8def09afde32b7c3dfa56dc7}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitCommutativeBinOpImm@{EmitCommutativeBinOpImm}}
\index{EmitCommutativeBinOpImm@{EmitCommutativeBinOpImm}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitCommutativeBinOpImm()}{EmitCommutativeBinOpImm()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, Immediate) op, void(\+Assembler\+::$\ast$)(\+Register, Register) mov$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op\+Imm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{int32\+\_\+t}]{imm }\end{DoxyParamCaption})}



Definition at line 1275 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1276                                           \{}
\DoxyCodeLine{1277   \textcolor{keywordflow}{if} (dst != lhs) (assm-\/>*mov)(dst, lhs);}
\DoxyCodeLine{1278   (assm-\/>*op)(dst, Immediate(imm));}
\DoxyCodeLine{1279 \}}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae4bd3ea5f74470901b29024bb68e24e5}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae4bd3ea5f74470901b29024bb68e24e5}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitFloatMinOrMax@{EmitFloatMinOrMax}}
\index{EmitFloatMinOrMax@{EmitFloatMinOrMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitFloatMinOrMax()}{EmitFloatMinOrMax()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$typename type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Min\+Or\+Max (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{rhs,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}}}]{min\+\_\+or\+\_\+max }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2157 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2159                                                    \{}
\DoxyCodeLine{2160   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} is\_nan;}
\DoxyCodeLine{2161   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} lhs\_below\_rhs;}
\DoxyCodeLine{2162   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} lhs\_above\_rhs;}
\DoxyCodeLine{2163   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done;}
\DoxyCodeLine{2164 }
\DoxyCodeLine{2165   \textcolor{comment}{// We need one tmp register to extract the sign bit. Get it right at the}}
\DoxyCodeLine{2166   \textcolor{comment}{// beginning, such that the spilling code is not accidentially jumped over.}}
\DoxyCodeLine{2167   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, \{\}).gp();}
\DoxyCodeLine{2168 }
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define dop(name, ...)            \(\backslash\)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{  do \{                            \(\backslash\)}}
\DoxyCodeLine{2171 \textcolor{preprocessor}{    if (sizeof(type) == 4) \{      \(\backslash\)}}
\DoxyCodeLine{2172 \textcolor{preprocessor}{      assm-\/>name\#\#s(\_\_VA\_ARGS\_\_); \(\backslash\)}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{    \} else \{                      \(\backslash\)}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{      assm-\/>name\#\#d(\_\_VA\_ARGS\_\_); \(\backslash\)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{    \}                             \(\backslash\)}}
\DoxyCodeLine{2176 \textcolor{preprocessor}{  \} while (false)}}
\DoxyCodeLine{2177 }
\DoxyCodeLine{2178   \textcolor{comment}{// Check the easy cases first: nan (e.g. unordered), smaller and greater.}}
\DoxyCodeLine{2179   \textcolor{comment}{// NaN has to be checked first, because PF=1 implies CF=1.}}
\DoxyCodeLine{2180   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(ucomis, lhs, rhs);}
\DoxyCodeLine{2181   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aab91ebb510b6e64ed9feb678723727b1}{parity\_even}}, \&is\_nan, Label::kNear);   \textcolor{comment}{// PF=1}}
\DoxyCodeLine{2182   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a38474d965f18ce81888bd0d4c904ee6c}{below}}, \&lhs\_below\_rhs, Label::kNear);  \textcolor{comment}{// CF=1}}
\DoxyCodeLine{2183   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a30661f3a2dec8d729f69a1f576fd0309}{above}}, \&lhs\_above\_rhs, Label::kNear);  \textcolor{comment}{// CF=0 \&\& ZF=0}}
\DoxyCodeLine{2184 }
\DoxyCodeLine{2185   \textcolor{comment}{// If we get here, then either}}
\DoxyCodeLine{2186   \textcolor{comment}{// a) \{lhs == rhs\},}}
\DoxyCodeLine{2187   \textcolor{comment}{// b) \{lhs == -\/0.0\} and \{rhs == 0.0\}, or}}
\DoxyCodeLine{2188   \textcolor{comment}{// c) \{lhs == 0.0\} and \{rhs == -\/0.0\}.}}
\DoxyCodeLine{2189   \textcolor{comment}{// For a), it does not matter whether we return \{lhs\} or \{rhs\}. Check the sign}}
\DoxyCodeLine{2190   \textcolor{comment}{// bit of \{rhs\} to differentiate b) and c).}}
\DoxyCodeLine{2191   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(movmskp, tmp, rhs);}
\DoxyCodeLine{2192   assm-\/>test(tmp, Immediate(1));}
\DoxyCodeLine{2193   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a319c3c546d24f5dd8d68074cd98b15a3}{zero}}, \&lhs\_below\_rhs, Label::kNear);}
\DoxyCodeLine{2194   assm-\/>jmp(\&lhs\_above\_rhs, Label::kNear);}
\DoxyCodeLine{2195 }
\DoxyCodeLine{2196   assm-\/>bind(\&is\_nan);}
\DoxyCodeLine{2197   \textcolor{comment}{// Create a NaN output.}}
\DoxyCodeLine{2198   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(xorp, dst, dst);}
\DoxyCodeLine{2199   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(divs, dst, dst);}
\DoxyCodeLine{2200   assm-\/>jmp(\&done, Label::kNear);}
\DoxyCodeLine{2201 }
\DoxyCodeLine{2202   assm-\/>bind(\&lhs\_below\_rhs);}
\DoxyCodeLine{2203   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} lhs\_below\_rhs\_src = min\_or\_max == MinOrMax::kMin ? lhs : rhs;}
\DoxyCodeLine{2204   \textcolor{keywordflow}{if} (dst != lhs\_below\_rhs\_src) \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(movs, dst, lhs\_below\_rhs\_src);}
\DoxyCodeLine{2205   assm-\/>jmp(\&done, Label::kNear);}
\DoxyCodeLine{2206 }
\DoxyCodeLine{2207   assm-\/>bind(\&lhs\_above\_rhs);}
\DoxyCodeLine{2208   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} lhs\_above\_rhs\_src = min\_or\_max == MinOrMax::kMin ? rhs : lhs;}
\DoxyCodeLine{2209   \textcolor{keywordflow}{if} (dst != lhs\_above\_rhs\_src) \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(movs, dst, lhs\_above\_rhs\_src);}
\DoxyCodeLine{2210 }
\DoxyCodeLine{2211   assm-\/>bind(\&done);}
\DoxyCodeLine{2212 \}}

\end{DoxyCode}


References v8\+::internal\+::above, v8\+::internal\+::below, v8\+::internal\+::\+Assembler\+::bind(), dop, v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::\+Assembler\+::j(), v8\+::internal\+::\+Macro\+Assembler\+::jmp(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, k\+Min, v8\+::internal\+::\+Label\+::k\+Near, v8\+::internal\+::parity\+\_\+even, v8\+::internal\+::\+Assembler\+::test(), and v8\+::internal\+::zero.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae4bd3ea5f74470901b29024bb68e24e5_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32de6d89ccfb34453f693da153c01d62}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32de6d89ccfb34453f693da153c01d62}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitFloatMinOrMax@{EmitFloatMinOrMax}}
\index{EmitFloatMinOrMax@{EmitFloatMinOrMax}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitFloatMinOrMax()}{EmitFloatMinOrMax()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$typename Register\+Type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Min\+Or\+Max (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{Register\+Type}]{dst,  }\item[{Register\+Type}]{lhs,  }\item[{Register\+Type}]{rhs,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{Min\+Or\+Max}}}]{min\+\_\+or\+\_\+max }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 206 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{208                                                    \{}
\DoxyCodeLine{209   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(RegisterType::kSizeInBytes == 4 || RegisterType::kSizeInBytes == 8);}
\DoxyCodeLine{210   \textcolor{keywordflow}{if} (lhs == rhs) \{}
\DoxyCodeLine{211     assm-\/>MacroAssembler::Move(dst, lhs);}
\DoxyCodeLine{212     \textcolor{keywordflow}{return};}
\DoxyCodeLine{213   \}}
\DoxyCodeLine{214   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done, is\_nan;}
\DoxyCodeLine{215   \textcolor{keywordflow}{if} (min\_or\_max == MinOrMax::kMin) \{}
\DoxyCodeLine{216     assm-\/>MacroAssembler::FloatMin(dst, lhs, rhs, \&is\_nan);}
\DoxyCodeLine{217   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{218     assm-\/>MacroAssembler::FloatMax(dst, lhs, rhs, \&is\_nan);}
\DoxyCodeLine{219   \}}
\DoxyCodeLine{220   assm-\/>b(\&done);}
\DoxyCodeLine{221   assm-\/>bind(\&is\_nan);}
\DoxyCodeLine{222   \textcolor{comment}{// Create a NaN output.}}
\DoxyCodeLine{223   assm-\/>vadd(dst, lhs, rhs);}
\DoxyCodeLine{224   assm-\/>bind(\&done);}
\DoxyCodeLine{225 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::b(), v8\+::internal\+::\+Assembler\+::bind(), v8\+::internal\+::\+DCHECK(), k\+Min, and v8\+::internal\+::\+Assembler\+::vadd().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+max(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+min(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64\+\_\+max(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64\+\_\+min(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+max(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+min().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32de6d89ccfb34453f693da153c01d62_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32de6d89ccfb34453f693da153c01d62_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a57ddb424a9c0e833b511dbb7fbef7e26}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a57ddb424a9c0e833b511dbb7fbef7e26}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitFloatSetCond@{EmitFloatSetCond}}
\index{EmitFloatSetCond@{EmitFloatSetCond}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitFloatSetCond()}{EmitFloatSetCond()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Double\+Register, Double\+Register) cmp\+\_\+op$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Set\+Cond (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{cond,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{rhs }\end{DoxyParamCaption})}



Definition at line 2816 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2817                                                               \{}
\DoxyCodeLine{2818   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} cont;}
\DoxyCodeLine{2819   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} not\_nan;}
\DoxyCodeLine{2820 }
\DoxyCodeLine{2821   \textcolor{comment}{// Get the tmp byte register out here, such that we don't conditionally spill}}
\DoxyCodeLine{2822   \textcolor{comment}{// (this cannot be reflected in the cache state).}}
\DoxyCodeLine{2823   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp\_byte\_reg = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea}{GetTmpByteRegister}}(assm, dst);}
\DoxyCodeLine{2824 }
\DoxyCodeLine{2825   (assm-\/>*cmp\_op)(lhs, rhs);}
\DoxyCodeLine{2826   \textcolor{comment}{// If PF is one, one of the operands was Nan. This needs special handling.}}
\DoxyCodeLine{2827   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6617bc57ca187198c7a1b3d42076731f}{parity\_odd}}, \&not\_nan, Label::kNear);}
\DoxyCodeLine{2828   \textcolor{comment}{// Return 1 for f32.ne, 0 for all other cases.}}
\DoxyCodeLine{2829   \textcolor{keywordflow}{if} (cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}) \{}
\DoxyCodeLine{2830     assm-\/>mov(dst, Immediate(1));}
\DoxyCodeLine{2831   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2832     assm-\/>xor\_(dst, dst);}
\DoxyCodeLine{2833   \}}
\DoxyCodeLine{2834   assm-\/>jmp(\&cont, Label::kNear);}
\DoxyCodeLine{2835   assm-\/>bind(\&not\_nan);}
\DoxyCodeLine{2836 }
\DoxyCodeLine{2837   \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae}{setcc\_32\_no\_spill}}(assm, cond, dst, tmp\_byte\_reg);}
\DoxyCodeLine{2838   assm-\/>bind(\&cont);}
\DoxyCodeLine{2839 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::bind(), Get\+Tmp\+Byte\+Register(), v8\+::internal\+::\+Assembler\+::j(), v8\+::internal\+::\+Macro\+Assembler\+::jmp(), v8\+::internal\+::\+Label\+::k\+Near, v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::not\+\_\+equal, v8\+::internal\+::parity\+\_\+odd, setcc\+\_\+32\+\_\+no\+\_\+spill(), and v8\+::internal\+::\+Assembler\+::xor\+\_\+().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a57ddb424a9c0e833b511dbb7fbef7e26_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae7835fb7659cd408cdc03fb7f9c68f40}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae7835fb7659cd408cdc03fb7f9c68f40}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitInt32DivOrRem@{EmitInt32DivOrRem}}
\index{EmitInt32DivOrRem@{EmitInt32DivOrRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitInt32DivOrRem()}{EmitInt32DivOrRem()}}
{\footnotesize\ttfamily template$<$bool is\+\_\+signed, Div\+Or\+Rem div\+\_\+or\+\_\+rem$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Int32\+Div\+Or\+Rem (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$}]{trap\+\_\+div\+\_\+by\+\_\+zero,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$}]{trap\+\_\+div\+\_\+unrepresentable }\end{DoxyParamCaption})}



Definition at line 1577 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1579                                                         \{}
\DoxyCodeLine{1580   constexpr \textcolor{keywordtype}{bool} needs\_unrepresentable\_check =}
\DoxyCodeLine{1581       \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}} \&\& div\_or\_rem == DivOrRem::kDiv;}
\DoxyCodeLine{1582   constexpr \textcolor{keywordtype}{bool} special\_case\_minus\_1 =}
\DoxyCodeLine{1583       \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}} \&\& div\_or\_rem == DivOrRem::kRem;}
\DoxyCodeLine{1584   \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(needs\_unrepresentable\_check, trap\_div\_unrepresentable != \textcolor{keyword}{nullptr});}
\DoxyCodeLine{1585 }
\DoxyCodeLine{1586   \textcolor{comment}{// For division, the lhs is always taken from \{edx:eax\}. Thus, make sure that}}
\DoxyCodeLine{1587   \textcolor{comment}{// these registers are unused. If \{rhs\} is stored in one of them, move it to}}
\DoxyCodeLine{1588   \textcolor{comment}{// another temporary register.}}
\DoxyCodeLine{1589   \textcolor{comment}{// Do all this before any branch, such that the code is executed}}
\DoxyCodeLine{1590   \textcolor{comment}{// unconditionally, as the cache state will also be modified unconditionally.}}
\DoxyCodeLine{1591   assm-\/>SpillRegisters(eax, edx);}
\DoxyCodeLine{1592   \textcolor{keywordflow}{if} (rhs == eax || rhs == edx) \{}
\DoxyCodeLine{1593     LiftoffRegList unavailable\{eax, edx, lhs\};}
\DoxyCodeLine{1594     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, unavailable).gp();}
\DoxyCodeLine{1595     assm-\/>mov(tmp, rhs);}
\DoxyCodeLine{1596     rhs = tmp;}
\DoxyCodeLine{1597   \}}
\DoxyCodeLine{1598 }
\DoxyCodeLine{1599   \textcolor{comment}{// Check for division by zero.}}
\DoxyCodeLine{1600   assm-\/>test(rhs, rhs);}
\DoxyCodeLine{1601   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a319c3c546d24f5dd8d68074cd98b15a3}{zero}}, trap\_div\_by\_zero);}
\DoxyCodeLine{1602 }
\DoxyCodeLine{1603   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done;}
\DoxyCodeLine{1604   \textcolor{keywordflow}{if} (needs\_unrepresentable\_check) \{}
\DoxyCodeLine{1605     \textcolor{comment}{// Check for \{kMinInt / -\/1\}. This is unrepresentable.}}
\DoxyCodeLine{1606     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} do\_div;}
\DoxyCodeLine{1607     assm-\/>cmp(rhs, -\/1);}
\DoxyCodeLine{1608     assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&do\_div);}
\DoxyCodeLine{1609     assm-\/>cmp(lhs, \mbox{\hyperlink{namespacev8_1_1internal_a0142fe827e126a048f164f6405947e72}{kMinInt}});}
\DoxyCodeLine{1610     assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a517021b4069b42dd6e6f69d4066e227a}{equal}}, trap\_div\_unrepresentable);}
\DoxyCodeLine{1611     assm-\/>bind(\&do\_div);}
\DoxyCodeLine{1612   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (special\_case\_minus\_1) \{}
\DoxyCodeLine{1613     \textcolor{comment}{// \{lhs \% -\/1\} is always 0 (needs to be special cased because \{kMinInt / -\/1\}}}
\DoxyCodeLine{1614     \textcolor{comment}{// cannot be computed).}}
\DoxyCodeLine{1615     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} do\_rem;}
\DoxyCodeLine{1616     assm-\/>cmp(rhs, -\/1);}
\DoxyCodeLine{1617     assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&do\_rem);}
\DoxyCodeLine{1618     assm-\/>xor\_(dst, dst);}
\DoxyCodeLine{1619     assm-\/>jmp(\&done);}
\DoxyCodeLine{1620     assm-\/>bind(\&do\_rem);}
\DoxyCodeLine{1621   \}}
\DoxyCodeLine{1622 }
\DoxyCodeLine{1623   \textcolor{comment}{// Now move \{lhs\} into \{eax\}, then zero-\/extend or sign-\/extend into \{edx\}, then}}
\DoxyCodeLine{1624   \textcolor{comment}{// do the division.}}
\DoxyCodeLine{1625   \textcolor{keywordflow}{if} (lhs != eax) assm-\/>mov(eax, lhs);}
\DoxyCodeLine{1626   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}}) \{}
\DoxyCodeLine{1627     assm-\/>cdq();}
\DoxyCodeLine{1628     assm-\/>idiv(rhs);}
\DoxyCodeLine{1629   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1630     assm-\/>xor\_(edx, edx);}
\DoxyCodeLine{1631     assm-\/>div(rhs);}
\DoxyCodeLine{1632   \}}
\DoxyCodeLine{1633 }
\DoxyCodeLine{1634   \textcolor{comment}{// Move back the result (in \{eax\} or \{edx\}) into the \{dst\} register.}}
\DoxyCodeLine{1635   constexpr \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} kResultReg = div\_or\_rem == DivOrRem::kDiv ? eax : edx;}
\DoxyCodeLine{1636   \textcolor{keywordflow}{if} (dst != kResultReg) assm-\/>mov(dst, kResultReg);}
\DoxyCodeLine{1637   \textcolor{keywordflow}{if} (special\_case\_minus\_1) assm-\/>bind(\&done);}
\DoxyCodeLine{1638 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::bind(), v8\+::internal\+::\+Assembler\+::cdq(), v8\+::internal\+::\+Assembler\+::cmp(), DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Assembler\+::div(), v8\+::internal\+::equal, v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::\+Assembler\+::idiv(), v8\+::internal\+::is\+\_\+signed(), v8\+::internal\+::\+Assembler\+::j(), v8\+::internal\+::\+Macro\+Assembler\+::jmp(), k\+Div, v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::k\+Min\+Int, k\+Rem, v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::not\+\_\+equal, v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill\+Registers(), v8\+::internal\+::\+Assembler\+::test(), v8\+::internal\+::\+Assembler\+::xor\+\_\+(), and v8\+::internal\+::zero.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae7835fb7659cd408cdc03fb7f9c68f40_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a93f71325f9001e257098fb5f725b32}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a93f71325f9001e257098fb5f725b32}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitIntDivOrRem@{EmitIntDivOrRem}}
\index{EmitIntDivOrRem@{EmitIntDivOrRem}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitIntDivOrRem()}{EmitIntDivOrRem()}}
{\footnotesize\ttfamily template$<$typename type , Div\+Or\+Rem div\+\_\+or\+\_\+rem$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Int\+Div\+Or\+Rem (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$}]{trap\+\_\+div\+\_\+by\+\_\+zero,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$}]{trap\+\_\+div\+\_\+unrepresentable }\end{DoxyParamCaption})}



Definition at line 1291 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1293                                                       \{}
\DoxyCodeLine{1294   constexpr \textcolor{keywordtype}{bool} needs\_unrepresentable\_check =}
\DoxyCodeLine{1295       std::is\_signed\_v<type> \&\& div\_or\_rem == DivOrRem::kDiv;}
\DoxyCodeLine{1296   constexpr \textcolor{keywordtype}{bool} special\_case\_minus\_1 =}
\DoxyCodeLine{1297       std::is\_signed\_v<type> \&\& div\_or\_rem == DivOrRem::kRem;}
\DoxyCodeLine{1298   \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(needs\_unrepresentable\_check, trap\_div\_unrepresentable != \textcolor{keyword}{nullptr});}
\DoxyCodeLine{1299 }
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define iop(name, ...)            \(\backslash\)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{  do \{                            \(\backslash\)}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{    if (sizeof(type) == 4) \{      \(\backslash\)}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{      assm-\/>name\#\#l(\_\_VA\_ARGS\_\_); \(\backslash\)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{    \} else \{                      \(\backslash\)}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{      assm-\/>name\#\#q(\_\_VA\_ARGS\_\_); \(\backslash\)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{    \}                             \(\backslash\)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{  \} while (false)}}
\DoxyCodeLine{1308 }
\DoxyCodeLine{1309   \textcolor{comment}{// For division, the lhs is always taken from \{edx:eax\}. Thus, make sure that}}
\DoxyCodeLine{1310   \textcolor{comment}{// these registers are unused. If \{rhs\} is stored in one of them, move it to}}
\DoxyCodeLine{1311   \textcolor{comment}{// another temporary register.}}
\DoxyCodeLine{1312   \textcolor{comment}{// Do all this before any branch, such that the code is executed}}
\DoxyCodeLine{1313   \textcolor{comment}{// unconditionally, as the cache state will also be modified unconditionally.}}
\DoxyCodeLine{1314   assm-\/>SpillRegisters(rdx, rax);}
\DoxyCodeLine{1315   \textcolor{keywordflow}{if} (rhs == rax || rhs == rdx) \{}
\DoxyCodeLine{1316     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(mov, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, rhs);}
\DoxyCodeLine{1317     rhs = \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}};}
\DoxyCodeLine{1318   \}}
\DoxyCodeLine{1319 }
\DoxyCodeLine{1320   \textcolor{comment}{// Check for division by zero.}}
\DoxyCodeLine{1321   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(test, rhs, rhs);}
\DoxyCodeLine{1322   assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a319c3c546d24f5dd8d68074cd98b15a3}{zero}}, trap\_div\_by\_zero);}
\DoxyCodeLine{1323 }
\DoxyCodeLine{1324   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done;}
\DoxyCodeLine{1325   \textcolor{keywordflow}{if} (needs\_unrepresentable\_check) \{}
\DoxyCodeLine{1326     \textcolor{comment}{// Check for \{kMinInt / -\/1\}. This is unrepresentable.}}
\DoxyCodeLine{1327     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} do\_div;}
\DoxyCodeLine{1328     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(cmp, rhs, Immediate(-\/1));}
\DoxyCodeLine{1329     assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&do\_div);}
\DoxyCodeLine{1330     \textcolor{comment}{// \{lhs\} is min int if \{lhs -\/ 1\} overflows.}}
\DoxyCodeLine{1331     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(cmp, lhs, Immediate(1));}
\DoxyCodeLine{1332     assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a382cfc7833f9a238ab5ffcfea5060ddd}{overflow}}, trap\_div\_unrepresentable);}
\DoxyCodeLine{1333     assm-\/>bind(\&do\_div);}
\DoxyCodeLine{1334   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (special\_case\_minus\_1) \{}
\DoxyCodeLine{1335     \textcolor{comment}{// \{lhs \% -\/1\} is always 0 (needs to be special cased because \{kMinInt / -\/1\}}}
\DoxyCodeLine{1336     \textcolor{comment}{// cannot be computed).}}
\DoxyCodeLine{1337     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} do\_rem;}
\DoxyCodeLine{1338     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(cmp, rhs, Immediate(-\/1));}
\DoxyCodeLine{1339     assm-\/>j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, \&do\_rem);}
\DoxyCodeLine{1340     \textcolor{comment}{// clang-\/format off}}
\DoxyCodeLine{1341     \textcolor{comment}{// (conflicts with presubmit checks because it is confused about "{}xor"{})}}
\DoxyCodeLine{1342     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(xor, dst, dst);}
\DoxyCodeLine{1343     \textcolor{comment}{// clang-\/format on}}
\DoxyCodeLine{1344     assm-\/>jmp(\&done);}
\DoxyCodeLine{1345     assm-\/>bind(\&do\_rem);}
\DoxyCodeLine{1346   \}}
\DoxyCodeLine{1347 }
\DoxyCodeLine{1348   \textcolor{comment}{// Now move \{lhs\} into \{eax\}, then zero-\/extend or sign-\/extend into \{edx\}, then}}
\DoxyCodeLine{1349   \textcolor{comment}{// do the division.}}
\DoxyCodeLine{1350   \textcolor{keywordflow}{if} (lhs != rax) \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(mov, rax, lhs);}
\DoxyCodeLine{1351   \textcolor{keywordflow}{if} (std::is\_same\_v<int32\_t, type>) \{  \textcolor{comment}{// i32}}
\DoxyCodeLine{1352     assm-\/>cdq();}
\DoxyCodeLine{1353     assm-\/>idivl(rhs);}
\DoxyCodeLine{1354   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (std::is\_same\_v<uint32\_t, type>) \{  \textcolor{comment}{// u32}}
\DoxyCodeLine{1355     assm-\/>xorl(rdx, rdx);}
\DoxyCodeLine{1356     assm-\/>divl(rhs);}
\DoxyCodeLine{1357   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (std::is\_same\_v<int64\_t, type>) \{  \textcolor{comment}{// i64}}
\DoxyCodeLine{1358     assm-\/>cqo();}
\DoxyCodeLine{1359     assm-\/>idivq(rhs);}
\DoxyCodeLine{1360   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// u64}}
\DoxyCodeLine{1361     assm-\/>xorq(rdx, rdx);}
\DoxyCodeLine{1362     assm-\/>divq(rhs);}
\DoxyCodeLine{1363   \}}
\DoxyCodeLine{1364 }
\DoxyCodeLine{1365   \textcolor{comment}{// Move back the result (in \{eax\} or \{edx\}) into the \{dst\} register.}}
\DoxyCodeLine{1366   constexpr \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} kResultReg = div\_or\_rem == DivOrRem::kDiv ? rax : rdx;}
\DoxyCodeLine{1367   \textcolor{keywordflow}{if} (dst != kResultReg) \{}
\DoxyCodeLine{1368     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(mov, dst, kResultReg);}
\DoxyCodeLine{1369   \}}
\DoxyCodeLine{1370   \textcolor{keywordflow}{if} (special\_case\_minus\_1) assm-\/>bind(\&done);}
\DoxyCodeLine{1371 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::bind(), v8\+::internal\+::\+Assembler\+::cdq(), v8\+::internal\+::\+Assembler\+::cqo(), DCHECK\+\_\+\+EQ, iop, v8\+::internal\+::\+Assembler\+::j(), v8\+::internal\+::\+Macro\+Assembler\+::jmp(), v8\+::internal\+::k\+Scratch\+Register, v8\+::internal\+::not\+\_\+equal, v8\+::internal\+::overflow, v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill\+Registers(), and v8\+::internal\+::zero.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a93f71325f9001e257098fb5f725b32_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2fb6a094cfbdaf03e29e77c7bf5245a0}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2fb6a094cfbdaf03e29e77c7bf5245a0}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSatTruncateFloatToInt@{EmitSatTruncateFloatToInt}}
\index{EmitSatTruncateFloatToInt@{EmitSatTruncateFloatToInt}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSatTruncateFloatToInt()}{EmitSatTruncateFloatToInt()}}
{\footnotesize\ttfamily template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Sat\+Truncate\+Float\+To\+Int (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2498 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2499                                                           \{}
\DoxyCodeLine{2500   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(SSE4\_1)) \{}
\DoxyCodeLine{2501     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bailout(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a717424f76b6541eb5fb9bb6e2b101cdaa2e623b84feee901666f588c0b78acb03}{kMissingCPUFeature}}, \textcolor{stringliteral}{"{}no SSE4.1"{}});}
\DoxyCodeLine{2502     \textcolor{keywordflow}{return};}
\DoxyCodeLine{2503   \}}
\DoxyCodeLine{2504   CpuFeatureScope feature(assm, SSE4\_1);}
\DoxyCodeLine{2505 }
\DoxyCodeLine{2506   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done;}
\DoxyCodeLine{2507   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} not\_nan;}
\DoxyCodeLine{2508   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} src\_positive;}
\DoxyCodeLine{2509 }
\DoxyCodeLine{2510   LiftoffRegList pinned\{src, dst\};}
\DoxyCodeLine{2511   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} rounded =}
\DoxyCodeLine{2512       pinned.set(\mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fca0e50dfd62b8179e097460adfe3846c15}{kFpReg}}, pinned)).fp();}
\DoxyCodeLine{2513   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} converted\_back =}
\DoxyCodeLine{2514       pinned.set(\mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fca0e50dfd62b8179e097460adfe3846c15}{kFpReg}}, pinned)).fp();}
\DoxyCodeLine{2515   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} zero\_reg =}
\DoxyCodeLine{2516       pinned.set(\mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fca0e50dfd62b8179e097460adfe3846c15}{kFpReg}}, pinned)).fp();}
\DoxyCodeLine{2517 }
\DoxyCodeLine{2518   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2519     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} roundsd(rounded, src, \mbox{\hyperlink{namespacev8_1_1internal_abe61f65609d0c37a045fd07bdc0acd78}{kRoundToZero}});}
\DoxyCodeLine{2520   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2521     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} roundss(rounded, src, \mbox{\hyperlink{namespacev8_1_1internal_abe61f65609d0c37a045fd07bdc0acd78}{kRoundToZero}});}
\DoxyCodeLine{2522   \}}
\DoxyCodeLine{2523 }
\DoxyCodeLine{2524   ConvertFloatToIntAndBack<dst\_type, src\_type>(assm, dst, rounded,}
\DoxyCodeLine{2525                                                converted\_back, pinned);}
\DoxyCodeLine{2526   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2527     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ucomisd(converted\_back, rounded);}
\DoxyCodeLine{2528   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2529     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ucomiss(converted\_back, rounded);}
\DoxyCodeLine{2530   \}}
\DoxyCodeLine{2531 }
\DoxyCodeLine{2532   \textcolor{comment}{// Return 0 if PF is 0 (one of the operands was NaN)}}
\DoxyCodeLine{2533   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6617bc57ca187198c7a1b3d42076731f}{parity\_odd}}, \&not\_nan);}
\DoxyCodeLine{2534   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xor\_(dst, dst);}
\DoxyCodeLine{2535   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} jmp(\&done);}
\DoxyCodeLine{2536 }
\DoxyCodeLine{2537   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&not\_nan);}
\DoxyCodeLine{2538   \textcolor{comment}{// If rounding is as expected, return result}}
\DoxyCodeLine{2539   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a517021b4069b42dd6e6f69d4066e227a}{equal}}, \&done);}
\DoxyCodeLine{2540 }
\DoxyCodeLine{2541   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Xorpd(zero\_reg, zero\_reg);}
\DoxyCodeLine{2542 }
\DoxyCodeLine{2543   \textcolor{comment}{// if out-\/of-\/bounds, check if src is positive}}
\DoxyCodeLine{2544   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2545     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ucomisd(src, zero\_reg);}
\DoxyCodeLine{2546   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2547     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ucomiss(src, zero\_reg);}
\DoxyCodeLine{2548   \}}
\DoxyCodeLine{2549   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a30661f3a2dec8d729f69a1f576fd0309}{above}}, \&src\_positive);}
\DoxyCodeLine{2550   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst, Immediate(std::numeric\_limits<dst\_type>::min()));}
\DoxyCodeLine{2551   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} jmp(\&done);}
\DoxyCodeLine{2552 }
\DoxyCodeLine{2553   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&src\_positive);}
\DoxyCodeLine{2554 }
\DoxyCodeLine{2555   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst, Immediate(std::numeric\_limits<dst\_type>::max()));}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2557   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&done);}
\DoxyCodeLine{2558 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::above, v8\+::internal\+::equal, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::wasm\+::k\+Fp\+Reg, v8\+::internal\+::wasm\+::k\+Missing\+CPUFeature, v8\+::internal\+::k\+Round\+To\+Zero, and v8\+::internal\+::parity\+\_\+odd.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2fb6a094cfbdaf03e29e77c7bf5245a0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad5fb352aafab518c77677011ac453dbc}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad5fb352aafab518c77677011ac453dbc}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSatTruncateFloatToUInt64@{EmitSatTruncateFloatToUInt64}}
\index{EmitSatTruncateFloatToUInt64@{EmitSatTruncateFloatToUInt64}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSatTruncateFloatToUInt64()}{EmitSatTruncateFloatToUInt64()}}
{\footnotesize\ttfamily template$<$typename src\+\_\+type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Sat\+Truncate\+Float\+To\+UInt64 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2167 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2168                                                              \{}
\DoxyCodeLine{2169   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(SSE4\_1)) \{}
\DoxyCodeLine{2170     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bailout(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a717424f76b6541eb5fb9bb6e2b101cdaa2e623b84feee901666f588c0b78acb03}{kMissingCPUFeature}}, \textcolor{stringliteral}{"{}no SSE4.1"{}});}
\DoxyCodeLine{2171     \textcolor{keywordflow}{return};}
\DoxyCodeLine{2172   \}}
\DoxyCodeLine{2173   CpuFeatureScope feature(assm, SSE4\_1);}
\DoxyCodeLine{2174 }
\DoxyCodeLine{2175   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} done;}
\DoxyCodeLine{2176   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} neg\_or\_nan;}
\DoxyCodeLine{2177   \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a382cfc7833f9a238ab5ffcfea5060ddd}{overflow}};}
\DoxyCodeLine{2178 }
\DoxyCodeLine{2179   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} zero\_reg = \mbox{\hyperlink{namespacev8_1_1internal_a3872092483d11583a20d7a89b5df8eed}{kScratchDoubleReg}};}
\DoxyCodeLine{2180 }
\DoxyCodeLine{2181   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} xorpd(zero\_reg, zero\_reg);}
\DoxyCodeLine{2182   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2183     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Ucomisd(src, zero\_reg);}
\DoxyCodeLine{2184   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2185     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Ucomiss(src, zero\_reg);}
\DoxyCodeLine{2186   \}}
\DoxyCodeLine{2187   \textcolor{comment}{// Check if NaN}}
\DoxyCodeLine{2188   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aab91ebb510b6e64ed9feb678723727b1}{parity\_even}}, \&neg\_or\_nan);}
\DoxyCodeLine{2189   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a38474d965f18ce81888bd0d4c904ee6c}{below}}, \&neg\_or\_nan);}
\DoxyCodeLine{2190   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2191     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttsd2uiq(dst, src, \&\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a382cfc7833f9a238ab5ffcfea5060ddd}{overflow}});}
\DoxyCodeLine{2192   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2193     \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Cvttss2uiq(dst, src, \&\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a382cfc7833f9a238ab5ffcfea5060ddd}{overflow}});}
\DoxyCodeLine{2194   \}}
\DoxyCodeLine{2195   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} jmp(\&done);}
\DoxyCodeLine{2196 }
\DoxyCodeLine{2197   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&neg\_or\_nan);}
\DoxyCodeLine{2198   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movq(dst, zero\_reg);}
\DoxyCodeLine{2199   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} jmp(\&done);}
\DoxyCodeLine{2200 }
\DoxyCodeLine{2201   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a382cfc7833f9a238ab5ffcfea5060ddd}{overflow}});}
\DoxyCodeLine{2202   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} movq(dst, Immediate64(std::numeric\_limits<uint64\_t>::max()));}
\DoxyCodeLine{2203   \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&done);}
\DoxyCodeLine{2204 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::below, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::wasm\+::k\+Missing\+CPUFeature, v8\+::internal\+::k\+Scratch\+Double\+Reg, v8\+::internal\+::overflow, and v8\+::internal\+::parity\+\_\+even.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad5fb352aafab518c77677011ac453dbc_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac1ccb4ef0a65aa93e65360de2bc827af}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac1ccb4ef0a65aa93e65360de2bc827af}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitShiftOperation@{EmitShiftOperation}}
\index{EmitShiftOperation@{EmitShiftOperation}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitShiftOperation()}{EmitShiftOperation()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Shift\+Operation (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{amount,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}}(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}})}]{emit\+\_\+shift }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1691 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1693                                                                       \{}
\DoxyCodeLine{1694   LiftoffRegList pinned\{dst, src, amount\};}
\DoxyCodeLine{1695   \textcolor{comment}{// If dst is ecx, compute into a tmp register first, then move to ecx.}}
\DoxyCodeLine{1696   \textcolor{keywordflow}{if} (dst == ecx) \{}
\DoxyCodeLine{1697     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1698     assm-\/>mov(tmp, src);}
\DoxyCodeLine{1699     \textcolor{keywordflow}{if} (amount != ecx) assm-\/>mov(ecx, amount);}
\DoxyCodeLine{1700     (assm-\/>*emit\_shift)(tmp);}
\DoxyCodeLine{1701     assm-\/>mov(ecx, tmp);}
\DoxyCodeLine{1702     \textcolor{keywordflow}{return};}
\DoxyCodeLine{1703   \}}
\DoxyCodeLine{1704 }
\DoxyCodeLine{1705   \textcolor{comment}{// Move amount into ecx. If ecx is in use, move its content to a tmp register}}
\DoxyCodeLine{1706   \textcolor{comment}{// first. If src is ecx, src is now the tmp register.}}
\DoxyCodeLine{1707   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp\_reg = \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}};}
\DoxyCodeLine{1708   \textcolor{keywordflow}{if} (amount != ecx) \{}
\DoxyCodeLine{1709     \textcolor{keywordflow}{if} (assm-\/>cache\_state()-\/>is\_used(LiftoffRegister(ecx)) ||}
\DoxyCodeLine{1710         pinned.has(LiftoffRegister(ecx))) \{}
\DoxyCodeLine{1711       tmp\_reg = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{1712       assm-\/>mov(tmp\_reg, ecx);}
\DoxyCodeLine{1713       \textcolor{keywordflow}{if} (src == ecx) src = tmp\_reg;}
\DoxyCodeLine{1714     \}}
\DoxyCodeLine{1715     assm-\/>mov(ecx, amount);}
\DoxyCodeLine{1716   \}}
\DoxyCodeLine{1717 }
\DoxyCodeLine{1718   \textcolor{comment}{// Do the actual shift.}}
\DoxyCodeLine{1719   \textcolor{keywordflow}{if} (dst != src) assm-\/>mov(dst, src);}
\DoxyCodeLine{1720   (assm-\/>*emit\_shift)(dst);}
\DoxyCodeLine{1721 }
\DoxyCodeLine{1722   \textcolor{comment}{// Restore ecx if needed.}}
\DoxyCodeLine{1723   \textcolor{keywordflow}{if} (tmp\_reg.is\_valid()) assm-\/>mov(ecx, tmp\_reg);}
\DoxyCodeLine{1724 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::cache\+\_\+state(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Cache\+State\+::is\+\_\+used(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::\+Macro\+Assembler\+::mov(), and v8\+::internal\+::no\+\_\+reg.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac1ccb4ef0a65aa93e65360de2bc827af_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae80305a2109b4a454cd4b3144c0a8dac}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae80305a2109b4a454cd4b3144c0a8dac}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdCommutativeBinOp@{EmitSimdCommutativeBinOp}}
\index{EmitSimdCommutativeBinOp@{EmitSimdCommutativeBinOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdCommutativeBinOp()}{EmitSimdCommutativeBinOp()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Commutative\+Bin\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs,  }\item[{std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$}]{feature = {\ttfamily std\+:\+:nullopt} }\end{DoxyParamCaption})}



Definition at line 2872 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2874                                                                        \{}
\DoxyCodeLine{2875   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{2876     CpuFeatureScope scope(assm, AVX);}
\DoxyCodeLine{2877     (assm-\/>*avx\_op)(dst.fp(), lhs.fp(), rhs.fp());}
\DoxyCodeLine{2878     \textcolor{keywordflow}{return};}
\DoxyCodeLine{2879   \}}
\DoxyCodeLine{2880 }
\DoxyCodeLine{2881   std::optional<CpuFeatureScope> sse\_scope;}
\DoxyCodeLine{2882   \textcolor{keywordflow}{if} (feature.has\_value()) sse\_scope.emplace(assm, *feature);}
\DoxyCodeLine{2883 }
\DoxyCodeLine{2884   \textcolor{keywordflow}{if} (dst.fp() == rhs.fp()) \{}
\DoxyCodeLine{2885     (assm-\/>*sse\_op)(dst.fp(), lhs.fp());}
\DoxyCodeLine{2886   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2887     \textcolor{keywordflow}{if} (dst.fp() != lhs.fp()) (assm-\/>movaps)(dst.fp(), lhs.fp());}
\DoxyCodeLine{2888     (assm-\/>*sse\_op)(dst.fp(), rhs.fp());}
\DoxyCodeLine{2889   \}}
\DoxyCodeLine{2890 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae80305a2109b4a454cd4b3144c0a8dac_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9649a3076933cb5068ca1a4001b526}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9649a3076933cb5068ca1a4001b526}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdNonCommutativeBinOp@{EmitSimdNonCommutativeBinOp}}
\index{EmitSimdNonCommutativeBinOp@{EmitSimdNonCommutativeBinOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdNonCommutativeBinOp()}{EmitSimdNonCommutativeBinOp()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Non\+Commutative\+Bin\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs,  }\item[{std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$}]{feature = {\ttfamily std\+:\+:nullopt} }\end{DoxyParamCaption})}



Definition at line 2894 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2896                                                                        \{}
\DoxyCodeLine{2897   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{2898     CpuFeatureScope scope(assm, AVX);}
\DoxyCodeLine{2899     (assm-\/>*avx\_op)(dst.fp(), lhs.fp(), rhs.fp());}
\DoxyCodeLine{2900     \textcolor{keywordflow}{return};}
\DoxyCodeLine{2901   \}}
\DoxyCodeLine{2902 }
\DoxyCodeLine{2903   std::optional<CpuFeatureScope> sse\_scope;}
\DoxyCodeLine{2904   \textcolor{keywordflow}{if} (feature.has\_value()) sse\_scope.emplace(assm, *feature);}
\DoxyCodeLine{2905 }
\DoxyCodeLine{2906   \textcolor{keywordflow}{if} (dst.fp() == rhs.fp()) \{}
\DoxyCodeLine{2907     assm-\/>movaps(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{kScratchDoubleReg}}, rhs.fp());}
\DoxyCodeLine{2908     assm-\/>movaps(dst.fp(), lhs.fp());}
\DoxyCodeLine{2909     (assm-\/>*sse\_op)(dst.fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{kScratchDoubleReg}});}
\DoxyCodeLine{2910   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2911     \textcolor{keywordflow}{if} (dst.fp() != lhs.fp()) assm-\/>movaps(dst.fp(), lhs.fp());}
\DoxyCodeLine{2912     (assm-\/>*sse\_op)(dst.fp(), rhs.fp());}
\DoxyCodeLine{2913   \}}
\DoxyCodeLine{2914 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), k\+Scratch\+Double\+Reg, and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9649a3076933cb5068ca1a4001b526_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a05a8728964a34c1f9d391243c99e51}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a05a8728964a34c1f9d391243c99e51}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdShift@{EmitSimdShift}}
\index{EmitSimdShift@{EmitSimdShift}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdShift()}{EmitSimdShift()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$Shift\+Direction dir = k\+Left, Neon\+Data\+Type dt, Neon\+Size sz$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 380 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{381                                                                     \{}
\DoxyCodeLine{382   constexpr \textcolor{keywordtype}{int} mask = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d}{MaskFromNeonDataType}}(dt);}
\DoxyCodeLine{383   UseScratchRegisterScope temps(assm);}
\DoxyCodeLine{384   QwNeonRegister tmp = temps.AcquireQ();}
\DoxyCodeLine{385   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} shift = temps.Acquire();}
\DoxyCodeLine{386   assm-\/>and\_(shift, rhs.gp(), Operand(mask));}
\DoxyCodeLine{387   assm-\/>vdup(sz, tmp, shift);}
\DoxyCodeLine{388   \textcolor{keywordflow}{if} (dir == kRight) \{}
\DoxyCodeLine{389     assm-\/>vneg(sz, tmp, tmp);}
\DoxyCodeLine{390   \}}
\DoxyCodeLine{391   assm-\/>vshl(dt, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(dst),}
\DoxyCodeLine{392              \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs), tmp);}
\DoxyCodeLine{393 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+Q(), v8\+::internal\+::\+Assembler\+::and\+\_\+(), Get\+Simd128\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), k\+Right, Mask\+From\+Neon\+Data\+Type(), v8\+::internal\+::\+Assembler\+::vdup(), v8\+::internal\+::\+Assembler\+::vneg(), and v8\+::internal\+::\+Assembler\+::vshl().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a05a8728964a34c1f9d391243c99e51_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7946cf877834afeda2a6778bc05b104c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7946cf877834afeda2a6778bc05b104c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdShift@{EmitSimdShift}}
\index{EmitSimdShift@{EmitSimdShift}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdShift()}{EmitSimdShift()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$Shift\+Direction dir, Shift\+Sign sign = Shift\+Sign\+::k\+Signed$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9f778b896fb5601a4a510cbbd7540383}{Vector\+Format}}}]{format }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 144 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{145                                                              \{}
\DoxyCodeLine{146   \mbox{\hyperlink{src_2base_2logging_8h_a96a75539aa82216cdde2250a11126ea0}{DCHECK\_IMPLIES}}(dir == ShiftDirection::kLeft, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aaf5a2237d200c52e37871fb2d6dc4673}{sign}} == \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a940a3ca2a54b3003a92dcdd5841515e5a9f6edf82f7d27d7290e6a7febe8de16b}{ShiftSign::kSigned}});}
\DoxyCodeLine{147   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(dst.IsSameFormat(lhs));}
\DoxyCodeLine{148   \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst.LaneCount(), \mbox{\hyperlink{namespacev8_1_1internal_a22d60a6f4e1d86e4badbbfed3bfb68ce}{LaneCountFromFormat}}(\mbox{\hyperlink{namespacev8_1_1base_a1164c4a4843f31b51527e1661ff36565}{format}}));}
\DoxyCodeLine{149 }
\DoxyCodeLine{150   UseScratchRegisterScope temps(assm);}
\DoxyCodeLine{151   VRegister tmp = temps.AcquireV(\mbox{\hyperlink{namespacev8_1_1base_a1164c4a4843f31b51527e1661ff36565}{format}});}
\DoxyCodeLine{152   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} shift = dst.Is2D() ? temps.AcquireX() : temps.AcquireW();}
\DoxyCodeLine{153   \textcolor{keywordtype}{int} mask = \mbox{\hyperlink{namespacev8_1_1internal_aa4ff4acd3359b8a7e73b84780108bac7}{LaneSizeInBitsFromFormat}}(\mbox{\hyperlink{namespacev8_1_1base_a1164c4a4843f31b51527e1661ff36565}{format}}) -\/ 1;}
\DoxyCodeLine{154   assm-\/>And(shift, rhs, mask);}
\DoxyCodeLine{155   assm-\/>Dup(tmp, shift);}
\DoxyCodeLine{156 }
\DoxyCodeLine{157   \textcolor{keywordflow}{if} (dir == ShiftDirection::kRight) \{}
\DoxyCodeLine{158     assm-\/>Neg(tmp, tmp);}
\DoxyCodeLine{159   \}}
\DoxyCodeLine{160 }
\DoxyCodeLine{161   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aaf5a2237d200c52e37871fb2d6dc4673}{sign}} == \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a940a3ca2a54b3003a92dcdd5841515e5a9f6edf82f7d27d7290e6a7febe8de16b}{ShiftSign::kSigned}}) \{}
\DoxyCodeLine{162     assm-\/>Sshl(dst, lhs, tmp);}
\DoxyCodeLine{163   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{164     assm-\/>Ushl(dst, lhs, tmp);}
\DoxyCodeLine{165   \}}
\DoxyCodeLine{166 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+V(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+W(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), v8\+::internal\+::\+Macro\+Assembler\+::\+And(), v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, DCHECK\+\_\+\+IMPLIES, v8\+::internal\+::\+Macro\+Assembler\+::\+Dup(), v8\+::internal\+::format, v8\+::internal\+::\+VRegister\+::\+Is2\+D(), v8\+::internal\+::\+VRegister\+::\+Is\+Same\+Format(), k\+Left, k\+Right, k\+Signed, v8\+::internal\+::\+VRegister\+::\+Lane\+Count(), v8\+::internal\+::\+Lane\+Count\+From\+Format(), v8\+::internal\+::\+Lane\+Size\+In\+Bits\+From\+Format(), v8\+::internal\+::\+Macro\+Assembler\+::\+Neg(), and v8\+::internal\+::sign.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7946cf877834afeda2a6778bc05b104c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0916f8150ebbaf94c3ee6816279ed313}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0916f8150ebbaf94c3ee6816279ed313}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdShiftImmediate@{EmitSimdShiftImmediate}}
\index{EmitSimdShiftImmediate@{EmitSimdShiftImmediate}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdShiftImmediate()}{EmitSimdShiftImmediate()}}
{\footnotesize\ttfamily template$<$Shift\+Direction dir, Neon\+Data\+Type dt$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Immediate (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{int32\+\_\+t}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 396 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{397                                                                      \{}
\DoxyCodeLine{398   \textcolor{comment}{// vshr by 0 is not allowed, so check for it, and only move if dst != lhs.}}
\DoxyCodeLine{399   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} shift = rhs \& \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d}{MaskFromNeonDataType}}(dt);}
\DoxyCodeLine{400   \textcolor{keywordflow}{if} (shift) \{}
\DoxyCodeLine{401     \textcolor{keywordflow}{if} (dir == kLeft) \{}
\DoxyCodeLine{402       assm-\/>vshl(dt, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(dst),}
\DoxyCodeLine{403                  \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs), shift);}
\DoxyCodeLine{404     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{405       assm-\/>vshr(dt, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(dst),}
\DoxyCodeLine{406                  \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs), shift);}
\DoxyCodeLine{407     \}}
\DoxyCodeLine{408   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst != lhs) \{}
\DoxyCodeLine{409     assm-\/>vmov(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(dst),}
\DoxyCodeLine{410                \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs));}
\DoxyCodeLine{411   \}}
\DoxyCodeLine{412 \}}

\end{DoxyCode}


References Get\+Simd128\+Register(), k\+Left, Mask\+From\+Neon\+Data\+Type(), v8\+::internal\+::\+Assembler\+::vmov(), v8\+::internal\+::\+Assembler\+::vshl(), and v8\+::internal\+::\+Assembler\+::vshr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0916f8150ebbaf94c3ee6816279ed313_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdShiftOp@{EmitSimdShiftOp}}
\index{EmitSimdShiftOp@{EmitSimdShiftOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdShiftOp()}{EmitSimdShiftOp()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op, uint8\+\_\+t width$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{operand,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{count }\end{DoxyParamCaption})}



Definition at line 2918 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2919                                                                      \{}
\DoxyCodeLine{2920   \textcolor{keyword}{static} constexpr \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a4463f4cf3236b07b54d818988194feb6}{RegClass}} tmp\_rc = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a1583c3a8b98e77812492713f7b9170ad}{reg\_class\_for}}(kI32);}
\DoxyCodeLine{2921   LiftoffRegister tmp = assm-\/>GetUnusedRegister(tmp\_rc, LiftoffRegList\{count\});}
\DoxyCodeLine{2922   constexpr \textcolor{keywordtype}{int} mask = (1 << width) -\/ 1;}
\DoxyCodeLine{2923 }
\DoxyCodeLine{2924   assm-\/>mov(tmp.gp(), count.gp());}
\DoxyCodeLine{2925   assm-\/>and\_(tmp.gp(), Immediate(mask));}
\DoxyCodeLine{2926   assm-\/>Movd(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{kScratchDoubleReg}}, tmp.gp());}
\DoxyCodeLine{2927   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{2928     CpuFeatureScope scope(assm, AVX);}
\DoxyCodeLine{2929     (assm-\/>*avx\_op)(dst.fp(), operand.fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{kScratchDoubleReg}});}
\DoxyCodeLine{2930   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2931     \textcolor{keywordflow}{if} (dst.fp() != operand.fp()) assm-\/>movaps(dst.fp(), operand.fp());}
\DoxyCodeLine{2932     (assm-\/>*sse\_op)(dst.fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{kScratchDoubleReg}});}
\DoxyCodeLine{2933   \}}
\DoxyCodeLine{2934 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::and\+\_\+(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::k\+I32, k\+Scratch\+Double\+Reg, v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::\+Assembler\+::movaps(), and v8\+::internal\+::wasm\+::reg\+\_\+class\+\_\+for().



Referenced by v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Simd\+Op().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ba29866cb6fd6cccdd9c02db5c847d5}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ba29866cb6fd6cccdd9c02db5c847d5}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdShiftOpImm@{EmitSimdShiftOpImm}}
\index{EmitSimdShiftOpImm@{EmitSimdShiftOpImm}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdShiftOpImm()}{EmitSimdShiftOpImm()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, uint8\+\_\+t) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, uint8\+\_\+t) sse\+\_\+op, uint8\+\_\+t width$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Op\+Imm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{operand,  }\item[{int32\+\_\+t}]{count }\end{DoxyParamCaption})}



Definition at line 2938 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2939                                                                 \{}
\DoxyCodeLine{2940   constexpr \textcolor{keywordtype}{int} mask = (1 << width) -\/ 1;}
\DoxyCodeLine{2941   uint8\_t shift = \textcolor{keyword}{static\_cast<}uint8\_t\textcolor{keyword}{>}(count \& mask);}
\DoxyCodeLine{2942   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{2943     CpuFeatureScope scope(assm, AVX);}
\DoxyCodeLine{2944     (assm-\/>*avx\_op)(dst.fp(), operand.fp(), shift);}
\DoxyCodeLine{2945   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{2946     \textcolor{keywordflow}{if} (dst.fp() != operand.fp()) assm-\/>movaps(dst.fp(), operand.fp());}
\DoxyCodeLine{2947     (assm-\/>*sse\_op)(dst.fp(), shift);}
\DoxyCodeLine{2948   \}}
\DoxyCodeLine{2949 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ba29866cb6fd6cccdd9c02db5c847d5_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a34a036066ea4d62e159cd39a6a4bc05e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a34a036066ea4d62e159cd39a6a4bc05e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitSimdShiftRightImmediate@{EmitSimdShiftRightImmediate}}
\index{EmitSimdShiftRightImmediate@{EmitSimdShiftRightImmediate}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitSimdShiftRightImmediate()}{EmitSimdShiftRightImmediate()}}
{\footnotesize\ttfamily template$<$Vector\+Format format, Shift\+Sign sign$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Right\+Immediate (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{lhs,  }\item[{int32\+\_\+t}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 169 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{170                                                                     \{}
\DoxyCodeLine{171   \textcolor{comment}{// Sshr and Ushr does not allow shifts to be 0, so check for that here.}}
\DoxyCodeLine{172   \textcolor{keywordtype}{int} mask = \mbox{\hyperlink{namespacev8_1_1internal_aa4ff4acd3359b8a7e73b84780108bac7}{LaneSizeInBitsFromFormat}}(\mbox{\hyperlink{namespacev8_1_1base_a1164c4a4843f31b51527e1661ff36565}{format}}) -\/ 1;}
\DoxyCodeLine{173   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} shift = rhs \& mask;}
\DoxyCodeLine{174   \textcolor{keywordflow}{if} (!shift) \{}
\DoxyCodeLine{175     \textcolor{keywordflow}{if} (dst != lhs) \{}
\DoxyCodeLine{176       assm-\/>Mov(dst, lhs);}
\DoxyCodeLine{177     \}}
\DoxyCodeLine{178     \textcolor{keywordflow}{return};}
\DoxyCodeLine{179   \}}
\DoxyCodeLine{180 }
\DoxyCodeLine{181   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aaf5a2237d200c52e37871fb2d6dc4673}{sign}} == \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a940a3ca2a54b3003a92dcdd5841515e5a9f6edf82f7d27d7290e6a7febe8de16b}{ShiftSign::kSigned}}) \{}
\DoxyCodeLine{182     assm-\/>Sshr(dst, lhs, rhs \& mask);}
\DoxyCodeLine{183   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{184     assm-\/>Ushr(dst, lhs, rhs \& mask);}
\DoxyCodeLine{185   \}}
\DoxyCodeLine{186 \}}

\end{DoxyCode}


References v8\+::internal\+::format, k\+Signed, v8\+::internal\+::\+Lane\+Size\+In\+Bits\+From\+Format(), v8\+::internal\+::\+Macro\+Assembler\+::\+Mov(), and v8\+::internal\+::sign.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a34a036066ea4d62e159cd39a6a4bc05e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d704191dd872d98b6467c070672012c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d704191dd872d98b6467c070672012c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EmitTruncateFloatToInt@{EmitTruncateFloatToInt}}
\index{EmitTruncateFloatToInt@{EmitTruncateFloatToInt}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EmitTruncateFloatToInt()}{EmitTruncateFloatToInt()}}
{\footnotesize\ttfamily template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Truncate\+Float\+To\+Int (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Label}{Label}} $\ast$}]{trap }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2464 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2465                                                                     \{}
\DoxyCodeLine{2466   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(SSE4\_1)) \{}
\DoxyCodeLine{2467     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bailout(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a717424f76b6541eb5fb9bb6e2b101cdaa2e623b84feee901666f588c0b78acb03}{kMissingCPUFeature}}, \textcolor{stringliteral}{"{}no SSE4.1"{}});}
\DoxyCodeLine{2468     \textcolor{keywordflow}{return};}
\DoxyCodeLine{2469   \}}
\DoxyCodeLine{2470   CpuFeatureScope feature(assm, SSE4\_1);}
\DoxyCodeLine{2471 }
\DoxyCodeLine{2472   LiftoffRegList pinned\{src, dst\};}
\DoxyCodeLine{2473   \textcolor{comment}{// Note: This relies on ConvertFloatToIntAndBack not reusing these scratch}}
\DoxyCodeLine{2474   \textcolor{comment}{// registers!}}
\DoxyCodeLine{2475   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} rounded = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{kScratchDoubleReg}};}
\DoxyCodeLine{2476   \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} converted\_back = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_abfac21c6f172a1f7ea739191eaa149bd}{kScratchDoubleReg2}};}
\DoxyCodeLine{2477 }
\DoxyCodeLine{2478   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2479     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} roundsd(rounded, src, \mbox{\hyperlink{namespacev8_1_1internal_abe61f65609d0c37a045fd07bdc0acd78}{kRoundToZero}});}
\DoxyCodeLine{2480   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2481     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} roundss(rounded, src, \mbox{\hyperlink{namespacev8_1_1internal_abe61f65609d0c37a045fd07bdc0acd78}{kRoundToZero}});}
\DoxyCodeLine{2482   \}}
\DoxyCodeLine{2483   ConvertFloatToIntAndBack<dst\_type, src\_type>(assm, dst, rounded,}
\DoxyCodeLine{2484                                                converted\_back, pinned);}
\DoxyCodeLine{2485   \textcolor{keywordflow}{if} (std::is\_same\_v<double, src\_type>) \{  \textcolor{comment}{// f64}}
\DoxyCodeLine{2486     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ucomisd(converted\_back, rounded);}
\DoxyCodeLine{2487   \} \textcolor{keywordflow}{else} \{  \textcolor{comment}{// f32}}
\DoxyCodeLine{2488     \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ucomiss(converted\_back, rounded);}
\DoxyCodeLine{2489   \}}
\DoxyCodeLine{2490 }
\DoxyCodeLine{2491   \textcolor{comment}{// Jump to trap if PF is 0 (one of the operands was NaN) or they are not}}
\DoxyCodeLine{2492   \textcolor{comment}{// equal.}}
\DoxyCodeLine{2493   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aab91ebb510b6e64ed9feb678723727b1}{parity\_even}}, trap);}
\DoxyCodeLine{2494   \mbox{\hyperlink{liftoff-assembler-ia32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} j(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a6f3991f6e57f4493e62e2362d89d9098}{not\_equal}}, trap);}
\DoxyCodeLine{2495 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::wasm\+::k\+Missing\+CPUFeature, v8\+::internal\+::k\+Round\+To\+Zero, k\+Scratch\+Double\+Reg, k\+Scratch\+Double\+Reg2, v8\+::internal\+::not\+\_\+equal, and v8\+::internal\+::parity\+\_\+even.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d704191dd872d98b6467c070672012c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_addca56c0e4ac70449d241cc5858f7cf9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_addca56c0e4ac70449d241cc5858f7cf9}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EnsureNoAlias@{EnsureNoAlias}}
\index{EnsureNoAlias@{EnsureNoAlias}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EnsureNoAlias()}{EnsureNoAlias()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Ensure\+No\+Alias (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{must\+\_\+not\+\_\+alias,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 186 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{188                                                               \{}
\DoxyCodeLine{189   \textcolor{keywordflow}{if} (reg != must\_not\_alias.low\_gp() \&\& reg != must\_not\_alias.high\_gp())}
\DoxyCodeLine{190     \textcolor{keywordflow}{return} reg;}
\DoxyCodeLine{191   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = temps-\/>Acquire();}
\DoxyCodeLine{192   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(must\_not\_alias.low\_gp(), tmp);}
\DoxyCodeLine{193   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(must\_not\_alias.high\_gp(), tmp);}
\DoxyCodeLine{194   assm-\/>mv(tmp, reg);}
\DoxyCodeLine{195   \textcolor{keywordflow}{return} tmp;}
\DoxyCodeLine{196 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), DCHECK\+\_\+\+NE, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), and v8\+::internal\+::\+Assembler\+RISCVI\+::mv().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_addca56c0e4ac70449d241cc5858f7cf9_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a79dade142d70bbf4af62046bd8455a34}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a79dade142d70bbf4af62046bd8455a34}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!EnsureNoAlias@{EnsureNoAlias}}
\index{EnsureNoAlias@{EnsureNoAlias}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{EnsureNoAlias()}{EnsureNoAlias()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Ensure\+No\+Alias (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{must\+\_\+not\+\_\+alias,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 227 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{229                                                               \{}
\DoxyCodeLine{230   \textcolor{keywordflow}{if} (reg != must\_not\_alias) \textcolor{keywordflow}{return} reg;}
\DoxyCodeLine{231   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = temps-\/>Acquire();}
\DoxyCodeLine{232   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(reg, tmp);}
\DoxyCodeLine{233   assm-\/>mov(tmp, reg);}
\DoxyCodeLine{234   \textcolor{keywordflow}{return} tmp;}
\DoxyCodeLine{235 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), DCHECK\+\_\+\+NE, and v8\+::internal\+::\+Assembler\+::mov().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64\+\_\+sari(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64\+\_\+shli(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64\+\_\+shri().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a79dade142d70bbf4af62046bd8455a34_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a79dade142d70bbf4af62046bd8455a34_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac9db9305895095093f18131d6572030d}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac9db9305895095093f18131d6572030d}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Exchange@{Exchange}}
\index{Exchange@{Exchange}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Exchange()}{Exchange()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Exchange (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1116 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1117                                    \{}
\DoxyCodeLine{1118   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst, rhs);}
\DoxyCodeLine{1119 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Exchange(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Exchange\+Tagged\+Pointer(), and v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac9db9305895095093f18131d6572030d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a73e9e697bccd068e7c63c0035d2ce8e8}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a73e9e697bccd068e7c63c0035d2ce8e8}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!F64x2Compare@{F64x2Compare}}
\index{F64x2Compare@{F64x2Compare}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{F64x2Compare()}{F64x2Compare()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+F64x2\+Compare (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{cond }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 249 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{251                                          \{}
\DoxyCodeLine{252   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}} || cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}} || cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a529d6a26a3d0432bbed6a445c8ad28ba}{lt}} || cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a99a496d56c70992995dc7ad3ee059112}{le}});}
\DoxyCodeLine{253 }
\DoxyCodeLine{254   QwNeonRegister dest = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(dst);}
\DoxyCodeLine{255   QwNeonRegister left = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs);}
\DoxyCodeLine{256   QwNeonRegister right = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(rhs);}
\DoxyCodeLine{257   UseScratchRegisterScope temps(assm);}
\DoxyCodeLine{258   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} scratch = temps.Acquire();}
\DoxyCodeLine{259 }
\DoxyCodeLine{260   assm-\/>mov(scratch, Operand(0));}
\DoxyCodeLine{261   assm-\/>VFPCompareAndSetFlags(left.low(), right.low());}
\DoxyCodeLine{262   assm-\/>mov(scratch, Operand(-\/1), \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, cond);}
\DoxyCodeLine{263   \textcolor{keywordflow}{if} (cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a529d6a26a3d0432bbed6a445c8ad28ba}{lt}} || cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a99a496d56c70992995dc7ad3ee059112}{le}}) \{}
\DoxyCodeLine{264     \textcolor{comment}{// Check for NaN.}}
\DoxyCodeLine{265     assm-\/>mov(scratch, Operand(0), \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ad039143c13b22cefede508a8fbb52d04}{vs}});}
\DoxyCodeLine{266   \}}
\DoxyCodeLine{267   assm-\/>vmov(dest.low(), scratch, scratch);}
\DoxyCodeLine{268 }
\DoxyCodeLine{269   assm-\/>mov(scratch, Operand(0));}
\DoxyCodeLine{270   assm-\/>VFPCompareAndSetFlags(left.high(), right.high());}
\DoxyCodeLine{271   assm-\/>mov(scratch, Operand(-\/1), \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, cond);}
\DoxyCodeLine{272   \textcolor{keywordflow}{if} (cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a529d6a26a3d0432bbed6a445c8ad28ba}{lt}} || cond == \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a99a496d56c70992995dc7ad3ee059112}{le}}) \{}
\DoxyCodeLine{273     \textcolor{comment}{// Check for NaN.}}
\DoxyCodeLine{274     assm-\/>mov(scratch, Operand(0), \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ad039143c13b22cefede508a8fbb52d04}{vs}});}
\DoxyCodeLine{275   \}}
\DoxyCodeLine{276   assm-\/>vmov(dest.high(), scratch, scratch);}
\DoxyCodeLine{277 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::eq, Get\+Simd128\+Register(), v8\+::internal\+::\+Qw\+Neon\+Register\+::high(), v8\+::internal\+::le, v8\+::internal\+::\+Leave\+CC, v8\+::internal\+::\+Qw\+Neon\+Register\+::low(), v8\+::internal\+::lt, v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::ne, v8\+::internal\+::\+Macro\+Assembler\+::\+VFPCompare\+And\+Set\+Flags(), v8\+::internal\+::\+Assembler\+::vmov(), and v8\+::internal\+::vs.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+eq(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+le(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+lt(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+ne().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a73e9e697bccd068e7c63c0035d2ce8e8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a73e9e697bccd068e7c63c0035d2ce8e8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff7ad3119ac971e6314c6cad66476a1b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff7ad3119ac971e6314c6cad66476a1b}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GeneratePopCnt@{GeneratePopCnt}}
\index{GeneratePopCnt@{GeneratePopCnt}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GeneratePopCnt()}{GeneratePopCnt()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Generate\+Pop\+Cnt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1927 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1928                                                                  \{}
\DoxyCodeLine{1929   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(dst, scratch1, scratch2));}
\DoxyCodeLine{1930   \textcolor{keywordflow}{if} (src == scratch1) std::swap(scratch1, scratch2);}
\DoxyCodeLine{1931   \textcolor{comment}{// x = x -\/ ((x \& (0x55555555 << 1)) >> 1)}}
\DoxyCodeLine{1932   assm-\/>and\_(scratch1, src, Operand(0xaaaaaaaa));}
\DoxyCodeLine{1933   assm-\/>sub(dst, src, Operand(scratch1, \mbox{\hyperlink{namespacev8_1_1internal_a3bf382edcd7bb1087a5b70868e574d33}{LSR}}, 1));}
\DoxyCodeLine{1934   \textcolor{comment}{// x = (x \& 0x33333333) + ((x \& (0x33333333 << 2)) >> 2)}}
\DoxyCodeLine{1935   assm-\/>mov(scratch1, Operand(0x33333333));}
\DoxyCodeLine{1936   assm-\/>and\_(scratch2, dst, Operand(scratch1, \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}}, 2));}
\DoxyCodeLine{1937   assm-\/>and\_(scratch1, dst, scratch1);}
\DoxyCodeLine{1938   assm-\/>add(dst, scratch1, Operand(scratch2, \mbox{\hyperlink{namespacev8_1_1internal_a3bf382edcd7bb1087a5b70868e574d33}{LSR}}, 2));}
\DoxyCodeLine{1939   \textcolor{comment}{// x = (x + (x >> 4)) \& 0x0F0F0F0F}}
\DoxyCodeLine{1940   assm-\/>add(dst, dst, Operand(dst, \mbox{\hyperlink{namespacev8_1_1internal_a3bf382edcd7bb1087a5b70868e574d33}{LSR}}, 4));}
\DoxyCodeLine{1941   assm-\/>and\_(dst, dst, Operand(0x0f0f0f0f));}
\DoxyCodeLine{1942   \textcolor{comment}{// x = x + (x >> 8)}}
\DoxyCodeLine{1943   assm-\/>add(dst, dst, Operand(dst, \mbox{\hyperlink{namespacev8_1_1internal_a3bf382edcd7bb1087a5b70868e574d33}{LSR}}, 8));}
\DoxyCodeLine{1944   \textcolor{comment}{// x = x + (x >> 16)}}
\DoxyCodeLine{1945   assm-\/>add(dst, dst, Operand(dst, \mbox{\hyperlink{namespacev8_1_1internal_a3bf382edcd7bb1087a5b70868e574d33}{LSR}}, 16));}
\DoxyCodeLine{1946   \textcolor{comment}{// x = x \& 0x3F}}
\DoxyCodeLine{1947   assm-\/>and\_(dst, dst, Operand(0x3f));}
\DoxyCodeLine{1948 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::add(), v8\+::internal\+::\+Assembler\+::and\+\_\+(), v8\+::internal\+::\+Are\+Aliased(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+LSL, v8\+::internal\+::\+LSR, v8\+::internal\+::\+Assembler\+::mov(), and v8\+::internal\+::\+Assembler\+::sub().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32\+\_\+popcnt(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64\+\_\+popcnt().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff7ad3119ac971e6314c6cad66476a1b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff7ad3119ac971e6314c6cad66476a1b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab3b5376ab6d034dd50546524469340e2}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab3b5376ab6d034dd50546524469340e2}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetEffectiveAddress@{GetEffectiveAddress}}
\index{GetEffectiveAddress@{GetEffectiveAddress}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetEffectiveAddress()}{GetEffectiveAddress()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Effective\+Address (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{i64\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 124 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{128                                                              \{}
\DoxyCodeLine{129   \textcolor{keywordflow}{if} (!offset.is\_valid() \&\& offset\_imm == 0) \textcolor{keywordflow}{return} addr;}
\DoxyCodeLine{130   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = temps-\/>AcquireX();}
\DoxyCodeLine{131   \textcolor{keywordflow}{if} (offset.is\_valid()) \{}
\DoxyCodeLine{132     assm-\/>Add(tmp, addr, i64\_offset ? Operand(offset) : Operand(offset, \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a8f6ea6ef20cbeff626538b96065fc670}{UXTW}}));}
\DoxyCodeLine{133     addr = tmp;}
\DoxyCodeLine{134   \}}
\DoxyCodeLine{135   \textcolor{keywordflow}{if} (offset\_imm != 0) assm-\/>Add(tmp, addr, offset\_imm);}
\DoxyCodeLine{136   \textcolor{keywordflow}{return} tmp;}
\DoxyCodeLine{137 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), v8\+::internal\+::\+Macro\+Assembler\+::\+Add(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), and v8\+::internal\+::\+UXTW.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab3b5376ab6d034dd50546524469340e2_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetFloatRegister@{GetFloatRegister}}
\index{GetFloatRegister@{GetFloatRegister}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetFloatRegister()}{GetFloatRegister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ab0d89e84b22ac2942b273362f8f2e371}{Float\+Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Float\+Register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 191 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{191                                                           \{}
\DoxyCodeLine{192   \mbox{\hyperlink{src_2base_2logging_8h_af1a711c8d5520dff78858ddefd2ad668}{DCHECK\_LT}}(reg.code(), kDoubleCode\_d16);}
\DoxyCodeLine{193   \textcolor{keywordflow}{return} LowDwVfpRegister::from\_code(reg.code()).low();}
\DoxyCodeLine{194 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), DCHECK\+\_\+\+LT, v8\+::internal\+::\+Register\+Base$<$ Low\+Dw\+Vfp\+Register, k\+Double\+Code\+\_\+d16 $>$\+::from\+\_\+code(), and v8\+::internal\+::\+Low\+Dw\+Vfp\+Register\+::low().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+abs(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+ceil(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+div(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+floor(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+max(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+min(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+mul(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+nearest\+\_\+int(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+neg(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+set\+\_\+cond(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+sqrt(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+sub(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+trunc(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+extract\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+store\+\_\+nonzero\+\_\+if\+\_\+nan(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+type\+\_\+conversion(), Load(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Constant(), Load\+Internal(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Move(), Store(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Store().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetHalfStackSlot@{GetHalfStackSlot}}
\index{GetHalfStackSlot@{GetHalfStackSlot}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetHalfStackSlot()}{GetHalfStackSlot()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Half\+Stack\+Slot (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classint}{int}}}]{offset,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_aeee2188c3cfca80eddc438d983ce1ae0}{Reg\+Pair\+Half}}}]{half }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 60 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{60                                                                  \{}
\DoxyCodeLine{61   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} half\_offset =}
\DoxyCodeLine{62       half == \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_aeee2188c3cfca80eddc438d983ce1ae0a248f1aa9cceb3c5a1ef90c414d039d2e}{kLowWord}} ? 0 : LiftoffAssembler::kStackSlotSize / 2;}
\DoxyCodeLine{63   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(offset > 0 ? fp : \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, -\/offset + half\_offset);}
\DoxyCodeLine{64 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::k\+Low\+Word, v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::k\+Stack\+Slot\+Size, and Mem\+Operand().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Fill\+I64\+Half(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Fill\+Stack\+Slots\+With\+Zero(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetInstanceDataOperand@{GetInstanceDataOperand}}
\index{GetInstanceDataOperand@{GetInstanceDataOperand}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetInstanceDataOperand()}{GetInstanceDataOperand()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Instance\+Data\+Operand (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 66 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{66                                            \{}
\DoxyCodeLine{67   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{GetStackSlot}}(WasmLiftoffFrameConstants::kInstanceDataOffset);}
\DoxyCodeLine{68 \}}

\end{DoxyCode}


References Get\+Stack\+Slot(), and v8\+::internal\+::\+Wasm\+Liftoff\+Frame\+Constants\+::k\+Instance\+Data\+Offset.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Instance\+Data\+From\+Frame(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill\+Instance\+Data().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a157a9ec408d9767713eda49aa4910e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a157a9ec408d9767713eda49aa4910e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily template$<$typename T $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{\mbox{\hyperlink{classT}{T}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{i64\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}},  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 73 of file liftoff-\/assembler-\/loong64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{75                                                                                \{}
\DoxyCodeLine{76   \textcolor{keywordflow}{if} (offset != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{77     \textcolor{keywordflow}{if} (!i64\_offset) \{}
\DoxyCodeLine{78       assm-\/>bstrpick\_d(\mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}}, offset, 31, 0);}
\DoxyCodeLine{79       offset = \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}};}
\DoxyCodeLine{80     \}}
\DoxyCodeLine{81     \textcolor{keywordflow}{if} (shift\_amount != 0) \{}
\DoxyCodeLine{82       assm-\/>alsl\_d(\mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}}, offset, addr, shift\_amount);}
\DoxyCodeLine{83     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{84       assm-\/>add\_d(\mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}}, offset, addr);}
\DoxyCodeLine{85     \}}
\DoxyCodeLine{86     addr = \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}};}
\DoxyCodeLine{87   \}}
\DoxyCodeLine{88   \textcolor{keywordflow}{if} (is\_int31(offset\_imm)) \{}
\DoxyCodeLine{89     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} offset\_imm32 = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(offset\_imm);}
\DoxyCodeLine{90     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, offset\_imm32);}
\DoxyCodeLine{91   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{92     assm-\/>li(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, Operand(offset\_imm));}
\DoxyCodeLine{93     assm-\/>add\_d(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, addr, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{94     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, 0);}
\DoxyCodeLine{95   \}}
\DoxyCodeLine{96 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::add\+\_\+d(), v8\+::internal\+::\+Assembler\+::alsl\+\_\+d(), v8\+::internal\+::\+Assembler\+::bstrpick\+\_\+d(), v8\+::internal\+::k\+Scratch\+Reg, v8\+::internal\+::k\+Scratch\+Reg2, v8\+::internal\+::\+Macro\+Assembler\+::li(), Mem\+Operand(), and v8\+::internal\+::no\+\_\+reg.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a157a9ec408d9767713eda49aa4910e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a132e256316e090d0467a0b20e1d0c564}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a132e256316e090d0467a0b20e1d0c564}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{i64\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}},  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 45 of file liftoff-\/assembler-\/riscv64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{47                                                                                \{}
\DoxyCodeLine{48   \textcolor{keywordflow}{if} (offset != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{49     \textcolor{keywordflow}{if} (!i64\_offset) \{}
\DoxyCodeLine{50       \textcolor{comment}{// extract bit[0:31] without sign extend}}
\DoxyCodeLine{51       assm-\/>ExtractBits(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, 0, 32, \textcolor{keyword}{false});}
\DoxyCodeLine{52       offset = \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}};}
\DoxyCodeLine{53     \}}
\DoxyCodeLine{54     \textcolor{keywordflow}{if} (shift\_amount != 0) \{}
\DoxyCodeLine{55       assm-\/>CalcScaledAddress(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, addr, offset, shift\_amount);}
\DoxyCodeLine{56     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{57       assm-\/>Add64(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, addr);}
\DoxyCodeLine{58     \}}
\DoxyCodeLine{59     addr = \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}};}
\DoxyCodeLine{60   \}}
\DoxyCodeLine{61   \textcolor{keywordflow}{if} (is\_int31(offset\_imm)) \{}
\DoxyCodeLine{62     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} offset\_imm32 = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(offset\_imm);}
\DoxyCodeLine{63     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, offset\_imm32);}
\DoxyCodeLine{64   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{65     assm-\/>li(\mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}}, Operand(offset\_imm));}
\DoxyCodeLine{66     assm-\/>Add64(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, addr, \mbox{\hyperlink{code-generator-ppc_8cc_a6cb7190c6351369972f6b37ead9ad9a4}{kScratchReg}});}
\DoxyCodeLine{67     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, 0);}
\DoxyCodeLine{68   \}}
\DoxyCodeLine{69 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::\+Calc\+Scaled\+Address(), v8\+::internal\+::\+Macro\+Assembler\+::\+Extract\+Bits(), v8\+::internal\+::k\+Scratch\+Reg, v8\+::internal\+::k\+Scratch\+Reg2, v8\+::internal\+::\+Macro\+Assembler\+::li(), Mem\+Operand(), and v8\+::internal\+::no\+\_\+reg.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a132e256316e090d0467a0b20e1d0c564_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3c0aeb41eaf7d3cc3fdd970100c15837}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3c0aeb41eaf7d3cc3fdd970100c15837}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{i64\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}},  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 53 of file liftoff-\/assembler-\/ppc-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{56                                                       \{}
\DoxyCodeLine{57   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}} = scratch;}
\DoxyCodeLine{58   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(addr, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{59   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(offset, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{60   \textcolor{keywordflow}{if} (offset != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{61     \textcolor{keywordflow}{if} (!i64\_offset) \{}
\DoxyCodeLine{62       \textcolor{comment}{// extract least significant 32 bits without sign extend}}
\DoxyCodeLine{63       assm-\/>ExtractBitRange(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, 31, 0, \mbox{\hyperlink{namespacev8_1_1internal_ac2a605ef1dc5fc0f7af3e147f3a86487a82a39709d0d7f920adaf5b903f0bc3ea}{LeaveRC}}, \textcolor{keyword}{false});}
\DoxyCodeLine{64       offset = \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}};}
\DoxyCodeLine{65     \}}
\DoxyCodeLine{66     \textcolor{keywordflow}{if} (shift\_amount != 0) \{}
\DoxyCodeLine{67       assm-\/>ShiftLeftU64(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, Operand(shift\_amount));}
\DoxyCodeLine{68     \}}
\DoxyCodeLine{69     assm-\/>AddS64(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, addr);}
\DoxyCodeLine{70     addr = \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}};}
\DoxyCodeLine{71   \}}
\DoxyCodeLine{72   \textcolor{keywordflow}{if} (is\_int31(offset\_imm)) \{}
\DoxyCodeLine{73     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} offset\_imm32 = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(offset\_imm);}
\DoxyCodeLine{74     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, offset\_imm32);}
\DoxyCodeLine{75   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{76     \textcolor{comment}{// Offset immediate does not fit in 31 bits.}}
\DoxyCodeLine{77     assm-\/>mov(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, Operand(offset\_imm));}
\DoxyCodeLine{78     assm-\/>AddS64(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, addr, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{79     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, 0);}
\DoxyCodeLine{80   \}}
\DoxyCodeLine{81 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::\+Add\+S64(), DCHECK\+\_\+\+NE, v8\+::internal\+::\+Macro\+Assembler\+::\+Extract\+Bit\+Range(), v8\+::internal\+::k\+Scratch\+Reg2, v8\+::internal\+::\+Leave\+RC, Mem\+Operand(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::no\+\_\+reg, and v8\+::internal\+::\+Macro\+Assembler\+::\+Shift\+Left\+U64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3c0aeb41eaf7d3cc3fdd970100c15837_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af2f6bfd23a52453d2ed8b621cd3ea66f}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af2f6bfd23a52453d2ed8b621cd3ea66f}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 57 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{59                                                       \{}
\DoxyCodeLine{60   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(addr, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{61   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(offset, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}});}
\DoxyCodeLine{62   \textcolor{keywordflow}{if} (is\_uint31(offset\_imm)) \{}
\DoxyCodeLine{63     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} offset\_imm32 = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(offset\_imm);}
\DoxyCodeLine{64     \textcolor{keywordflow}{if} (offset == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, offset\_imm32);}
\DoxyCodeLine{65     \textcolor{keywordflow}{if} (shift\_amount != 0) \{}
\DoxyCodeLine{66       assm-\/>CalcScaledAddress(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, addr, offset, shift\_amount);}
\DoxyCodeLine{67     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{68       assm-\/>AddWord(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, addr);}
\DoxyCodeLine{69     \}}
\DoxyCodeLine{70     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset\_imm32);}
\DoxyCodeLine{71   \}}
\DoxyCodeLine{72   \textcolor{comment}{// Offset immediate does not fit in 31 bits.}}
\DoxyCodeLine{73   assm-\/>li(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset\_imm);}
\DoxyCodeLine{74   assm-\/>AddWord(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, addr);}
\DoxyCodeLine{75   \textcolor{keywordflow}{if} (offset != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{76     \textcolor{keywordflow}{if} (shift\_amount != 0) \{}
\DoxyCodeLine{77       assm-\/>CalcScaledAddress(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset, shift\_amount);}
\DoxyCodeLine{78     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{79       assm-\/>AddWord(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, \mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, offset);}
\DoxyCodeLine{80     \}}
\DoxyCodeLine{81   \}}
\DoxyCodeLine{82   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_a5cbe7d9ec6e88658abfc91a204cc3e60}{kScratchReg2}}, 0);}
\DoxyCodeLine{83 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::\+Calc\+Scaled\+Address(), DCHECK\+\_\+\+NE, v8\+::internal\+::k\+Scratch\+Reg2, v8\+::internal\+::\+Macro\+Assembler\+::li(), Mem\+Operand(), and v8\+::internal\+::no\+\_\+reg.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af2f6bfd23a52453d2ed8b621cd3ea66f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae436ea276b34261aaad1d800f9871901}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae436ea276b34261aaad1d800f9871901}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a8b882fe3d9799fb8638e068978574d60}{Scale\+Factor}}}]{scale\+\_\+factor = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ad062ccc55d6b3a92f3d004481233ef48a5ea24a9c35e0127c467633897f707029}{times\+\_\+1}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 60 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{62                                                             \{}
\DoxyCodeLine{63   \textcolor{keywordflow}{if} (is\_uint31(offset\_imm)) \{}
\DoxyCodeLine{64     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} offset\_imm32 = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(offset\_imm);}
\DoxyCodeLine{65     \textcolor{keywordflow}{return} offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}}
\DoxyCodeLine{66                ? Operand(addr, offset\_imm32)}
\DoxyCodeLine{67                : Operand(addr, offset\_reg, scale\_factor, offset\_imm32);}
\DoxyCodeLine{68   \}}
\DoxyCodeLine{69   \textcolor{comment}{// Offset immediate does not fit in 31 bits.}}
\DoxyCodeLine{70   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} scratch = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0190ce9fd95671b3d0e5c29930540424}{kScratchRegister2}};}
\DoxyCodeLine{71   assm-\/>MacroAssembler::Move(scratch, offset\_imm);}
\DoxyCodeLine{72   \textcolor{keywordflow}{if} (offset\_reg != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) assm-\/>addq(scratch, offset\_reg);}
\DoxyCodeLine{73   \textcolor{keywordflow}{return} Operand(addr, scratch, scale\_factor, 0);}
\DoxyCodeLine{74 \}}

\end{DoxyCode}


References k\+Scratch\+Register2, and v8\+::internal\+::no\+\_\+reg.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{int32\+\_\+t}]{offset\+\_\+imm,  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 70 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{73                                                       \{}
\DoxyCodeLine{74   \textcolor{keywordflow}{if} (offset != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}) \{}
\DoxyCodeLine{75     \textcolor{keywordflow}{if} (offset\_imm == 0) \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, offset, \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}}, shift\_amount);}
\DoxyCodeLine{76     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = temps-\/>Acquire();}
\DoxyCodeLine{77     \textcolor{keywordflow}{if} (shift\_amount == 0) \{}
\DoxyCodeLine{78       assm-\/>add(tmp, offset, Operand(offset\_imm));}
\DoxyCodeLine{79     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{80       assm-\/>lsl(tmp, offset, Operand(shift\_amount));}
\DoxyCodeLine{81       assm-\/>add(tmp, tmp, Operand(offset\_imm));}
\DoxyCodeLine{82     \}}
\DoxyCodeLine{83     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, tmp);}
\DoxyCodeLine{84   \}}
\DoxyCodeLine{85   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr, offset\_imm);}
\DoxyCodeLine{86 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), v8\+::internal\+::\+Assembler\+::add(), v8\+::internal\+::\+Assembler\+::lsl(), v8\+::internal\+::\+LSL, Mem\+Operand(), and v8\+::internal\+::no\+\_\+reg.



Referenced by Atomic\+Binop(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Full\+Pointer(), Load\+Internal(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Store().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0123343b3d976c0d41ff8be3e6a3a7c4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0123343b3d976c0d41ff8be3e6a3a7c4}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetMemOp@{GetMemOp}}
\index{GetMemOp@{GetMemOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetMemOp()}{GetMemOp()}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily template$<$typename T $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset,  }\item[{\mbox{\hyperlink{classT}{T}}}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{i64\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}},  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 105 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{108                                                                                \{}
\DoxyCodeLine{109   \textcolor{keywordflow}{if} (!offset.is\_valid()) \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(addr.X(), offset\_imm);}
\DoxyCodeLine{110   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} effective\_addr = addr.X();}
\DoxyCodeLine{111   \textcolor{keywordflow}{if} (offset\_imm) \{}
\DoxyCodeLine{112     effective\_addr = temps-\/>AcquireX();}
\DoxyCodeLine{113     assm-\/>Add(effective\_addr, addr.X(), offset\_imm);}
\DoxyCodeLine{114   \}}
\DoxyCodeLine{115   \textcolor{keywordflow}{return} i64\_offset}
\DoxyCodeLine{116              ? \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(effective\_addr, offset.X(), \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}}, shift\_amount)}
\DoxyCodeLine{117              : \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(effective\_addr, offset.\mbox{\hyperlink{namespacev8_1_1internal_a0afc9ec046d67b0539bfb723e32e5732}{W}}(), \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a8f6ea6ef20cbeff626538b96065fc670}{UXTW}}, shift\_amount);}
\DoxyCodeLine{118 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), v8\+::internal\+::\+Macro\+Assembler\+::\+Add(), v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::is\+\_\+valid(), v8\+::internal\+::\+LSL, Mem\+Operand(), v8\+::internal\+::\+UXTW, v8\+::internal\+::\+CPURegister\+::\+W(), and v8\+::internal\+::\+CPURegister\+::\+X().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0123343b3d976c0d41ff8be3e6a3a7c4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad88e1577a411da643a6496d14d4c630b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad88e1577a411da643a6496d14d4c630b}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetRegFromType@{GetRegFromType}}
\index{GetRegFromType@{GetRegFromType}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetRegFromType()}{GetRegFromType()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{CPURegister}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Reg\+From\+Type (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} \&}]{reg,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 55 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{55                                                                               \{}
\DoxyCodeLine{56   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{57     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{58       \textcolor{keywordflow}{return} reg.gp().W();}
\DoxyCodeLine{59     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{60     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{61     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{62       \textcolor{keywordflow}{return} reg.gp().X();}
\DoxyCodeLine{63     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{64       \textcolor{keywordflow}{return} reg.fp().S();}
\DoxyCodeLine{65     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{66       \textcolor{keywordflow}{return} reg.fp().D();}
\DoxyCodeLine{67     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{68       \textcolor{keywordflow}{return} reg.fp().Q();}
\DoxyCodeLine{69     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{70       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{71   \}}
\DoxyCodeLine{72 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::\+UNREACHABLE(), v8\+::internal\+::\+CPURegister\+::\+W(), and v8\+::internal\+::\+CPURegister\+::\+X().



Referenced by Load\+To\+Register().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad88e1577a411da643a6496d14d4c630b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad88e1577a411da643a6496d14d4c630b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a912812ceac52bc2b20365f74f7812add}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a912812ceac52bc2b20365f74f7812add}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetSimd128Register@{GetSimd128Register}}
\index{GetSimd128Register@{GetSimd128Register}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetSimd128Register()}{GetSimd128Register()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Simd128Register}{Simd128\+Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Simd128\+Register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 196 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{196                                                               \{}
\DoxyCodeLine{197   \textcolor{keywordflow}{return} QwNeonRegister::from\_code(reg.code() / 2);}
\DoxyCodeLine{198 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), and v8\+::internal\+::\+Register\+Base$<$ Qw\+Neon\+Register, k\+Simd128\+After\+Last $>$\+::from\+\_\+code().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+abs(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+ceil(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+eq(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+extract\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+floor(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+le(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+lt(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+max(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+min(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+mul(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+ne(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+nearest\+\_\+int(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+neg(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+pmax(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+pmin(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+qfma(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+qfms(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+relaxed\+\_\+max(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+relaxed\+\_\+min(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+sconvert\+\_\+i32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+splat(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+sub(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+trunc(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32x4\+\_\+uconvert\+\_\+i32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+convert\+\_\+low\+\_\+i32x4\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+convert\+\_\+low\+\_\+i32x4\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+extract\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+max(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+min(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+pmax(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+pmin(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+promote\+\_\+low\+\_\+f32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+qfma(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+qfms(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64x2\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+abs(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+add\+\_\+sat\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+add\+\_\+sat\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+bitmask(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+dot\+\_\+i8x16\+\_\+i7x16\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+eq(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extadd\+\_\+pairwise\+\_\+i8x16\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extadd\+\_\+pairwise\+\_\+i8x16\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extmul\+\_\+high\+\_\+i8x16\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extmul\+\_\+high\+\_\+i8x16\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extmul\+\_\+low\+\_\+i8x16\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extmul\+\_\+low\+\_\+i8x16\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extract\+\_\+lane\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+extract\+\_\+lane\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+ge\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+ge\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+gt\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+gt\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+max\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+max\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+min\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+min\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+mul(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+ne(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+neg(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+q15mulr\+\_\+sat\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+relaxed\+\_\+q15mulr\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+rounding\+\_\+average\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+sconvert\+\_\+i8x16\+\_\+high(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+sconvert\+\_\+i8x16\+\_\+low(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+shli(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+splat(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+sub(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+sub\+\_\+sat\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+sub\+\_\+sat\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+uconvert\+\_\+i8x16\+\_\+high(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+uconvert\+\_\+i8x16\+\_\+low(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+abs(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+bitmask(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+dot\+\_\+i16x8\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+dot\+\_\+i8x16\+\_\+i7x16\+\_\+add\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+eq(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extadd\+\_\+pairwise\+\_\+i16x8\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extadd\+\_\+pairwise\+\_\+i16x8\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extmul\+\_\+high\+\_\+i16x8\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extmul\+\_\+high\+\_\+i16x8\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extmul\+\_\+low\+\_\+i16x8\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extmul\+\_\+low\+\_\+i16x8\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+extract\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+ge\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+ge\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+gt\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+gt\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+max\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+max\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+min\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+min\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+mul(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+ne(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+neg(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+relaxed\+\_\+trunc\+\_\+f32x4\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+relaxed\+\_\+trunc\+\_\+f32x4\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+sconvert\+\_\+f32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+sconvert\+\_\+i16x8\+\_\+high(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+sconvert\+\_\+i16x8\+\_\+low(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+shli(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+splat(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+sub(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+uconvert\+\_\+f32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+uconvert\+\_\+i16x8\+\_\+high(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i32x4\+\_\+uconvert\+\_\+i16x8\+\_\+low(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+abs(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+alltrue(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+bitmask(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+eq(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+extmul\+\_\+high\+\_\+i32x4\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+extmul\+\_\+high\+\_\+i32x4\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+extmul\+\_\+low\+\_\+i32x4\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+extmul\+\_\+low\+\_\+i32x4\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+extract\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+ge\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+gt\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+mul(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+ne(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+neg(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+sconvert\+\_\+i32x4\+\_\+high(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+sconvert\+\_\+i32x4\+\_\+low(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+shli(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+splat(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+sub(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+uconvert\+\_\+i32x4\+\_\+high(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64x2\+\_\+uconvert\+\_\+i32x4\+\_\+low(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+abs(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+add(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+add\+\_\+sat\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+add\+\_\+sat\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+bitmask(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+eq(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+extract\+\_\+lane\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+extract\+\_\+lane\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+ge\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+ge\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+gt\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+gt\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+max\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+max\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+min\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+min\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+ne(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+neg(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+popcnt(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+replace\+\_\+lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+rounding\+\_\+average\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+shli(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+shuffle(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+splat(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+sub(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+sub\+\_\+sat\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+sub\+\_\+sat\+\_\+u(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+swizzle(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+and(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+and\+\_\+not(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+not(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+or(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+select(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+store\+\_\+nonzero\+\_\+if\+\_\+nan(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+s128\+\_\+xor(), Emit\+Simd\+Shift(), Emit\+Simd\+Shift\+Immediate(), F64x2\+Compare(), Get\+Simd128\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Lane(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Transform(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Move(), and S128\+Narrow\+Op().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a912812ceac52bc2b20365f74f7812add_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetSimd128Register@{GetSimd128Register}}
\index{GetSimd128Register@{GetSimd128Register}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetSimd128Register()}{GetSimd128Register()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Simd128Register}{Simd128\+Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Simd128\+Register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 200 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{200                                                                \{}
\DoxyCodeLine{201   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(reg.low\_fp());}
\DoxyCodeLine{202 \}}

\end{DoxyCode}


References Get\+Simd128\+Register(), and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+fp().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetStackSlot@{GetStackSlot}}
\index{GetStackSlot@{GetStackSlot}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetStackSlot()}{GetStackSlot()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Stack\+Slot (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classint}{int}}}]{offset }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [constexpr]}}



Definition at line 58 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{58 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(fp, -\/offset); \}}

\end{DoxyCode}


References Mem\+Operand().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+C(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+CWith\+Stack\+Buffer(), v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Fill(), Get\+Instance\+Data\+Operand(), Load\+To\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Move\+Stack\+Value(), v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/code-\/generator.\+cc\}\+::\+Maglev\+Code\+Generating\+Node\+Processor\+::\+Process(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill(), and Store\+To\+Memory().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af175f84e1d73a8f505de6ade93340790}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af175f84e1d73a8f505de6ade93340790}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetStackSlot@{GetStackSlot}}
\index{GetStackSlot@{GetStackSlot}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetStackSlot()}{GetStackSlot()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Stack\+Slot (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 83 of file liftoff-\/assembler-\/ppc-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{83                                                 \{}
\DoxyCodeLine{84   \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(fp, -\/\textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(offset));}
\DoxyCodeLine{85 \}}

\end{DoxyCode}


References Mem\+Operand().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af175f84e1d73a8f505de6ade93340790_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!GetTmpByteRegister@{GetTmpByteRegister}}
\index{GetTmpByteRegister@{GetTmpByteRegister}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{GetTmpByteRegister()}{GetTmpByteRegister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Tmp\+Byte\+Register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{candidate }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 161 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{161                                                                                \{}
\DoxyCodeLine{162   \textcolor{keywordflow}{if} (candidate.is\_byte\_register()) \textcolor{keywordflow}{return} candidate;}
\DoxyCodeLine{163   \textcolor{comment}{// \{GetUnusedRegister()\} may insert move instructions to spill registers to}}
\DoxyCodeLine{164   \textcolor{comment}{// the stack. This is OK because \{mov\} does not change the status flags.}}
\DoxyCodeLine{165   \textcolor{keywordflow}{return} assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}{liftoff::kByteRegs}}).gp();}
\DoxyCodeLine{166 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::\+Register\+::is\+\_\+byte\+\_\+register(), and k\+Byte\+Regs.



Referenced by Emit\+Float\+Set\+Cond(), and setcc\+\_\+32().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af7b4c6f1229767a03fa0c80f33a9252c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af7b4c6f1229767a03fa0c80f33a9252c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!I32x4ExtMulHelper@{I32x4ExtMulHelper}}
\index{I32x4ExtMulHelper@{I32x4ExtMulHelper}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{I32x4ExtMulHelper()}{I32x4ExtMulHelper()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+I32x4\+Ext\+Mul\+Helper (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{low,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{is\+\_\+signed }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 4042 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{4044                                               \{}
\DoxyCodeLine{4045   \textcolor{comment}{// I32x4ExtMul requires dst == src1 if AVX is not supported.}}
\DoxyCodeLine{4046   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(AVX) || dst == src1) \{}
\DoxyCodeLine{4047     assm-\/>I32x4ExtMul(dst, src1, src2, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{liftoff::kScratchDoubleReg}}, low,}
\DoxyCodeLine{4048                       \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}});}
\DoxyCodeLine{4049   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst != src2) \{}
\DoxyCodeLine{4050     \textcolor{comment}{// dst != src1 \&\& dst != src2}}
\DoxyCodeLine{4051     assm-\/>movaps(dst, src1);}
\DoxyCodeLine{4052     assm-\/>I32x4ExtMul(dst, dst, src2, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{liftoff::kScratchDoubleReg}}, low,}
\DoxyCodeLine{4053                       \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}});}
\DoxyCodeLine{4054   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{4055     \textcolor{comment}{// dst == src2}}
\DoxyCodeLine{4056     \textcolor{comment}{// Extended multiplication is commutative,}}
\DoxyCodeLine{4057     assm-\/>movaps(dst, src2);}
\DoxyCodeLine{4058     assm-\/>I32x4ExtMul(dst, dst, src1, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}{liftoff::kScratchDoubleReg}}, low,}
\DoxyCodeLine{4059                       \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}});}
\DoxyCodeLine{4060   \}}
\DoxyCodeLine{4061 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I32x4\+Ext\+Mul(), v8\+::internal\+::is\+\_\+signed(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), k\+Scratch\+Double\+Reg, and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af7b4c6f1229767a03fa0c80f33a9252c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae5475a670ec8711a4423f2b405ac5095}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae5475a670ec8711a4423f2b405ac5095}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!I64Binop@{I64Binop}}
\index{I64Binop@{I64Binop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{I64Binop()}{I64Binop()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, Register, Register, SBit, Condition) op, void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op\+\_\+with\+\_\+carry$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+I64\+Binop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 133 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{134                                                                \{}
\DoxyCodeLine{135   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_low = dst.low\_gp();}
\DoxyCodeLine{136   \textcolor{keywordflow}{if} (dst\_low == lhs.high\_gp() || dst\_low == rhs.high\_gp()) \{}
\DoxyCodeLine{137     dst\_low =}
\DoxyCodeLine{138         assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, LiftoffRegList\{lhs, rhs, dst.high\_gp()\})}
\DoxyCodeLine{139             .gp();}
\DoxyCodeLine{140   \}}
\DoxyCodeLine{141   (assm-\/>*op)(dst\_low, lhs.low\_gp(), rhs.low\_gp(), \mbox{\hyperlink{namespacev8_1_1internal_abc1ce5f55b839af55436324774ad66d4}{SetCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}});}
\DoxyCodeLine{142   (assm-\/>*op\_with\_carry)(dst.high\_gp(), lhs.high\_gp(), Operand(rhs.high\_gp()),}
\DoxyCodeLine{143                          \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}});}
\DoxyCodeLine{144   \textcolor{keywordflow}{if} (dst\_low != dst.low\_gp()) assm-\/>mov(dst.low\_gp(), dst\_low);}
\DoxyCodeLine{145 \}}

\end{DoxyCode}


References v8\+::internal\+::al, v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::\+Leave\+CC, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), and v8\+::internal\+::\+Set\+CC.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae5475a670ec8711a4423f2b405ac5095_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a68de027480f7a57f736cd3209d6638f9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a68de027480f7a57f736cd3209d6638f9}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!I64BinopI@{I64BinopI}}
\index{I64BinopI@{I64BinopI}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{I64BinopI()}{I64BinopI()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op, void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op\+\_\+with\+\_\+carry$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+I64\+BinopI (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{int64\+\_\+t}]{imm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 151 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{152                                                         \{}
\DoxyCodeLine{153   \textcolor{comment}{// The compiler allocated registers such that either \{dst == lhs\} or there is}}
\DoxyCodeLine{154   \textcolor{comment}{// no overlap between the two.}}
\DoxyCodeLine{155   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst.low\_gp(), lhs.high\_gp());}
\DoxyCodeLine{156   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm\_low\_word = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(imm);}
\DoxyCodeLine{157   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm\_high\_word = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(imm >> 32);}
\DoxyCodeLine{158   (assm-\/>*op)(dst.low\_gp(), lhs.low\_gp(), Operand(imm\_low\_word), \mbox{\hyperlink{namespacev8_1_1internal_abc1ce5f55b839af55436324774ad66d4}{SetCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}});}
\DoxyCodeLine{159   (assm-\/>*op\_with\_carry)(dst.high\_gp(), lhs.high\_gp(), Operand(imm\_high\_word),}
\DoxyCodeLine{160                          \mbox{\hyperlink{namespacev8_1_1internal_a4f48518ecf36583d3c1d585ada4784ee}{LeaveCC}}, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}});}
\DoxyCodeLine{161 \}}

\end{DoxyCode}


References v8\+::internal\+::al, DCHECK\+\_\+\+NE, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::\+Leave\+CC, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), and v8\+::internal\+::\+Set\+CC.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a68de027480f7a57f736cd3209d6638f9_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a31f1666048ca688e73024cf25bc67738}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a31f1666048ca688e73024cf25bc67738}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!I64Shiftop@{I64Shiftop}}
\index{I64Shiftop@{I64Shiftop}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{I64Shiftop()}{I64Shiftop()}}
{\footnotesize\ttfamily template$<$void(\+Macro\+Assembler\+::$\ast$)(\+Register, Register, Register, Register, Register) op, bool is\+\_\+left\+\_\+shift$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+I64\+Shiftop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{amount }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 166 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{167                                                              \{}
\DoxyCodeLine{168   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src\_low = src.low\_gp();}
\DoxyCodeLine{169   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src\_high = src.high\_gp();}
\DoxyCodeLine{170   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_low = dst.low\_gp();}
\DoxyCodeLine{171   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_high = dst.high\_gp();}
\DoxyCodeLine{172   \textcolor{comment}{// Left shift writes \{dst\_high\} then \{dst\_low\}, right shifts write \{dst\_low\}}}
\DoxyCodeLine{173   \textcolor{comment}{// then \{dst\_high\}.}}
\DoxyCodeLine{174   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} clobbered\_dst\_reg = is\_left\_shift ? dst\_high : dst\_low;}
\DoxyCodeLine{175   LiftoffRegList pinned\{clobbered\_dst\_reg, src\};}
\DoxyCodeLine{176   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount\_capped =}
\DoxyCodeLine{177       pinned.set(assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned)).gp();}
\DoxyCodeLine{178   assm-\/>and\_(amount\_capped, amount, Operand(0x3F));}
\DoxyCodeLine{179 }
\DoxyCodeLine{180   \textcolor{comment}{// Ensure that writing the first half of \{dst\} does not overwrite the still}}
\DoxyCodeLine{181   \textcolor{comment}{// needed half of \{src\}.}}
\DoxyCodeLine{182   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}}* later\_src\_reg = is\_left\_shift ? \&src\_low : \&src\_high;}
\DoxyCodeLine{183   \textcolor{keywordflow}{if} (*later\_src\_reg == clobbered\_dst\_reg) \{}
\DoxyCodeLine{184     *later\_src\_reg = assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, pinned).gp();}
\DoxyCodeLine{185     assm-\/>MacroAssembler::Move(*later\_src\_reg, clobbered\_dst\_reg);}
\DoxyCodeLine{186   \}}
\DoxyCodeLine{187 }
\DoxyCodeLine{188   (assm-\/>*op)(dst\_low, dst\_high, src\_low, src\_high, amount\_capped);}
\DoxyCodeLine{189 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::and\+\_\+(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a31f1666048ca688e73024cf25bc67738_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af92bdfb1116d30cd8f659107a06d33a9}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af92bdfb1116d30cd8f659107a06d33a9}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!I64Store@{I64Store}}
\index{I64Store@{I64Store}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{I64Store()}{I64Store()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+I64\+Store (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1247 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1248                                                            \{}
\DoxyCodeLine{1249   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst.low\_gp(), src.low\_gp());}
\DoxyCodeLine{1250   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst.high\_gp(), src.high\_gp());}
\DoxyCodeLine{1251 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Exchange(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Store().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af92bdfb1116d30cd8f659107a06d33a9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af92bdfb1116d30cd8f659107a06d33a9_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!IsRegInRegPair@{IsRegInRegPair}}
\index{IsRegInRegPair@{IsRegInRegPair}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{IsRegInRegPair()}{IsRegInRegPair()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::wasm\+::liftoff\+::\+Is\+Reg\+In\+Reg\+Pair (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{pair,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1515 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1515                                                                \{}
\DoxyCodeLine{1516   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(pair.is\_gp\_pair());}
\DoxyCodeLine{1517   \textcolor{keywordflow}{return} pair.low\_gp() == reg || pair.high\_gp() == reg;}
\DoxyCodeLine{1518 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::is\+\_\+gp\+\_\+pair(), and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp().



Referenced by Emit64\+Bit\+Shift\+Operation().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Load@{Load}}
\index{Load@{Load}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Load()}{Load()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Load (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 321 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{322                                  \{}
\DoxyCodeLine{323   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{324     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{325       assm-\/>ldrh(dst.gp(), src);}
\DoxyCodeLine{326       \textcolor{keywordflow}{break};}
\DoxyCodeLine{327     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{328     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{329     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{330       assm-\/>ldr(dst.gp(), src);}
\DoxyCodeLine{331       \textcolor{keywordflow}{break};}
\DoxyCodeLine{332     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{333       assm-\/>ldr(dst.low\_gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(src.rn(), src.offset()));}
\DoxyCodeLine{334       assm-\/>ldr(}
\DoxyCodeLine{335           dst.high\_gp(),}
\DoxyCodeLine{336           \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(src.rn(), src.offset() + \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae36b5a92de1655749a9b92ba8e7941d8}{liftoff::kHalfStackSlotSize}}));}
\DoxyCodeLine{337       \textcolor{keywordflow}{break};}
\DoxyCodeLine{338     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{339       assm-\/>vldr(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}{liftoff::GetFloatRegister}}(dst.fp()), src);}
\DoxyCodeLine{340       \textcolor{keywordflow}{break};}
\DoxyCodeLine{341     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{342       assm-\/>vldr(dst.fp(), src);}
\DoxyCodeLine{343       \textcolor{keywordflow}{break};}
\DoxyCodeLine{344     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}: \{}
\DoxyCodeLine{345       \textcolor{comment}{// Get memory address of slot to fill from.}}
\DoxyCodeLine{346       UseScratchRegisterScope temps(assm);}
\DoxyCodeLine{347       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{liftoff::CalculateActualAddress}}(assm, \&temps, src.rn(),}
\DoxyCodeLine{348                                                       \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}, src.offset());}
\DoxyCodeLine{349       assm-\/>vld1(\mbox{\hyperlink{namespacev8_1_1internal_a32abac64e4721dac677f04db429e5050}{Neon8}}, NeonListOperand(dst.low\_fp(), 2), NeonMemOperand(addr));}
\DoxyCodeLine{350       \textcolor{keywordflow}{break};}
\DoxyCodeLine{351     \}}
\DoxyCodeLine{352     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{353       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{354   \}}
\DoxyCodeLine{355 \}}

\end{DoxyCode}


References Calculate\+Actual\+Address(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), Get\+Float\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, k\+Half\+Stack\+Slot\+Size, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::\+Assembler\+::ldr(), v8\+::internal\+::\+Assembler\+::ldrh(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Neon8, v8\+::internal\+::no\+\_\+reg, v8\+::internal\+::\+Mem\+Operand\+::offset(), v8\+::internal\+::\+Mem\+Operand\+::rn(), v8\+::internal\+::\+UNREACHABLE(), v8\+::internal\+::\+Assembler\+::vld1(), and v8\+::internal\+::\+Assembler\+::vldr().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+CWith\+Stack\+Buffer(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Fill(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Caller\+Frame\+Slot(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Return\+Stack\+Slot().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff73ea33dca7e6455c75446bc081153d}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff73ea33dca7e6455c75446bc081153d}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Load@{Load}}
\index{Load@{Load}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Load()}{Load()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Load (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{int32\+\_\+t}]{offset,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 50 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{51                                                  \{}
\DoxyCodeLine{52   Operand src(base, offset);}
\DoxyCodeLine{53   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{54     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{55       assm-\/>mov\_w(dst.gp(), src);}
\DoxyCodeLine{56       \textcolor{keywordflow}{break};}
\DoxyCodeLine{57     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{58     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{59     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{60       assm-\/>mov(dst.gp(), src);}
\DoxyCodeLine{61       \textcolor{keywordflow}{break};}
\DoxyCodeLine{62     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{63       assm-\/>mov(dst.low\_gp(), src);}
\DoxyCodeLine{64       assm-\/>mov(dst.high\_gp(), Operand(base, offset + 4));}
\DoxyCodeLine{65       \textcolor{keywordflow}{break};}
\DoxyCodeLine{66     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{67       assm-\/>movss(dst.fp(), src);}
\DoxyCodeLine{68       \textcolor{keywordflow}{break};}
\DoxyCodeLine{69     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{70       assm-\/>movsd(dst.fp(), src);}
\DoxyCodeLine{71       \textcolor{keywordflow}{break};}
\DoxyCodeLine{72     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{73       assm-\/>movdqu(dst.fp(), src);}
\DoxyCodeLine{74       \textcolor{keywordflow}{break};}
\DoxyCodeLine{75     \textcolor{keywordflow}{case} kVoid:}
\DoxyCodeLine{76     \textcolor{keywordflow}{case} kTop:}
\DoxyCodeLine{77     \textcolor{keywordflow}{case} kBottom:}
\DoxyCodeLine{78     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6c86e764d5c427a8339c3920a3c08603}{kI8}}:}
\DoxyCodeLine{79     \textcolor{keywordflow}{case} kF16:}
\DoxyCodeLine{80       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{81   \}}
\DoxyCodeLine{82 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+I8, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::\+Assembler\+::mov\+\_\+w(), v8\+::internal\+::\+Assembler\+::movdqu(), v8\+::internal\+::\+Assembler\+::movsd(), v8\+::internal\+::\+Assembler\+::movss(), and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff73ea33dca7e6455c75446bc081153d_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae834e6ea7e40c1993bd3b9de2a64bbb0}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae834e6ea7e40c1993bd3b9de2a64bbb0}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!LoadFromStack@{LoadFromStack}}
\index{LoadFromStack@{LoadFromStack}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{LoadFromStack()}{LoadFromStack()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Load\+From\+Stack (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 76 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{77                                                        \{}
\DoxyCodeLine{78   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{79     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{80       assm-\/>movw(dst.gp(), src);}
\DoxyCodeLine{81       \textcolor{keywordflow}{break};}
\DoxyCodeLine{82     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{83       assm-\/>movl(dst.gp(), src);}
\DoxyCodeLine{84       \textcolor{keywordflow}{break};}
\DoxyCodeLine{85     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{86     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{87     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{88       \textcolor{comment}{// Stack slots are uncompressed even when heap pointers are compressed.}}
\DoxyCodeLine{89       assm-\/>movq(dst.gp(), src);}
\DoxyCodeLine{90       \textcolor{keywordflow}{break};}
\DoxyCodeLine{91     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{92       assm-\/>Movss(dst.fp(), src);}
\DoxyCodeLine{93       \textcolor{keywordflow}{break};}
\DoxyCodeLine{94     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{95       assm-\/>Movsd(dst.fp(), src);}
\DoxyCodeLine{96       \textcolor{keywordflow}{break};}
\DoxyCodeLine{97     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{98       assm-\/>Movdqu(dst.fp(), src);}
\DoxyCodeLine{99       \textcolor{keywordflow}{break};}
\DoxyCodeLine{100     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{101       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{102   \}}
\DoxyCodeLine{103 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::\+Assembler\+::movl(), v8\+::internal\+::\+Assembler\+::movq(), v8\+::internal\+::\+Assembler\+::movw(), and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae834e6ea7e40c1993bd3b9de2a64bbb0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aaad63bfcfad4dfc066e235d1fb8aaa24}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aaad63bfcfad4dfc066e235d1fb8aaa24}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!LoadInternal@{LoadInternal}}
\index{LoadInternal@{LoadInternal}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{LoadInternal()}{LoadInternal()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Load\+Internal (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src\+\_\+addr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{int32\+\_\+t}]{offset\+\_\+imm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LoadType}{Load\+Type}}}]{type,  }\item[{uint32\+\_\+t $\ast$}]{protected\+\_\+load\+\_\+pc = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{needs\+\_\+shift = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 793 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{797                                                    \{}
\DoxyCodeLine{798   \textcolor{keywordtype}{unsigned} shift\_amount = needs\_shift ? \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.size\_log\_2() : 0;}
\DoxyCodeLine{799   \mbox{\hyperlink{src_2base_2logging_8h_a96a75539aa82216cdde2250a11126ea0}{DCHECK\_IMPLIES}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value\_type() == \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_aee8b7f805fa662ae4ed159f8072bea5f}{kWasmI64}}, dst.is\_gp\_pair());}
\DoxyCodeLine{800   UseScratchRegisterScope temps(lasm);}
\DoxyCodeLine{801   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value() == LoadType::kF64Load ||}
\DoxyCodeLine{802       \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value() == LoadType::kF32Load ||}
\DoxyCodeLine{803       \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value() == LoadType::kS128Load) \{}
\DoxyCodeLine{804     \textcolor{comment}{// Remove the DCHECK and implement scaled offsets for these types if needed.}}
\DoxyCodeLine{805     \textcolor{comment}{// For now this path is never used.}}
\DoxyCodeLine{806     \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(!needs\_shift);}
\DoxyCodeLine{807     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} actual\_src\_addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{liftoff::CalculateActualAddress}}(}
\DoxyCodeLine{808         lasm, \&temps, src\_addr, offset\_reg, offset\_imm);}
\DoxyCodeLine{809     \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value() == LoadType::kF64Load) \{}
\DoxyCodeLine{810       \textcolor{comment}{// Armv6 is not supported so Neon can be used to avoid alignment issues.}}
\DoxyCodeLine{811       CpuFeatureScope scope(lasm, NEON);}
\DoxyCodeLine{812       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vld1(\mbox{\hyperlink{namespacev8_1_1internal_a452c02ca200687366d0f0772dc51dc2c}{Neon64}}, NeonListOperand(dst.fp()),}
\DoxyCodeLine{813               NeonMemOperand(actual\_src\_addr));}
\DoxyCodeLine{814     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value() == LoadType::kF32Load) \{}
\DoxyCodeLine{815       \textcolor{comment}{// TODO(arm): Use vld1 for f32 when implemented in simulator as used for}}
\DoxyCodeLine{816       \textcolor{comment}{// f64. It supports unaligned access.}}
\DoxyCodeLine{817       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} scratch =}
\DoxyCodeLine{818           (actual\_src\_addr == src\_addr) ? temps.Acquire() : actual\_src\_addr;}
\DoxyCodeLine{819       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(scratch, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(actual\_src\_addr));}
\DoxyCodeLine{820       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vmov(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}{liftoff::GetFloatRegister}}(dst.fp()), scratch);}
\DoxyCodeLine{821     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{822       \textcolor{comment}{// Armv6 is not supported so Neon can be used to avoid alignment issues.}}
\DoxyCodeLine{823       CpuFeatureScope scope(lasm, NEON);}
\DoxyCodeLine{824       \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vld1(\mbox{\hyperlink{namespacev8_1_1internal_a32abac64e4721dac677f04db429e5050}{Neon8}}, NeonListOperand(dst.low\_fp(), 2),}
\DoxyCodeLine{825               NeonMemOperand(actual\_src\_addr));}
\DoxyCodeLine{826     \}}
\DoxyCodeLine{827   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{828     \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}} src\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7}{liftoff::GetMemOp}}(lasm, \&temps, src\_addr, offset\_reg,}
\DoxyCodeLine{829                                           offset\_imm, shift\_amount);}
\DoxyCodeLine{830     \textcolor{keywordflow}{if} (protected\_load\_pc) *protected\_load\_pc = \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} pc\_offset();}
\DoxyCodeLine{831     \textcolor{keywordflow}{switch} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}.value()) \{}
\DoxyCodeLine{832       \textcolor{keywordflow}{case} LoadType::kI32Load8U:}
\DoxyCodeLine{833         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrb(dst.gp(), src\_op);}
\DoxyCodeLine{834         \textcolor{keywordflow}{break};}
\DoxyCodeLine{835       \textcolor{keywordflow}{case} LoadType::kI64Load8U:}
\DoxyCodeLine{836         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrb(dst.low\_gp(), src\_op);}
\DoxyCodeLine{837         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst.high\_gp(), Operand(0));}
\DoxyCodeLine{838         \textcolor{keywordflow}{break};}
\DoxyCodeLine{839       \textcolor{keywordflow}{case} LoadType::kI32Load8S:}
\DoxyCodeLine{840         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrsb(dst.gp(), src\_op);}
\DoxyCodeLine{841         \textcolor{keywordflow}{break};}
\DoxyCodeLine{842       \textcolor{keywordflow}{case} LoadType::kI64Load8S:}
\DoxyCodeLine{843         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrsb(dst.low\_gp(), src\_op);}
\DoxyCodeLine{844         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} asr(dst.high\_gp(), dst.low\_gp(), Operand(31));}
\DoxyCodeLine{845         \textcolor{keywordflow}{break};}
\DoxyCodeLine{846       \textcolor{keywordflow}{case} LoadType::kI32Load16U:}
\DoxyCodeLine{847         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrh(dst.gp(), src\_op);}
\DoxyCodeLine{848         \textcolor{keywordflow}{break};}
\DoxyCodeLine{849       \textcolor{keywordflow}{case} LoadType::kI64Load16U:}
\DoxyCodeLine{850         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrh(dst.low\_gp(), src\_op);}
\DoxyCodeLine{851         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst.high\_gp(), Operand(0));}
\DoxyCodeLine{852         \textcolor{keywordflow}{break};}
\DoxyCodeLine{853       \textcolor{keywordflow}{case} LoadType::kI32Load16S:}
\DoxyCodeLine{854         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrsh(dst.gp(), src\_op);}
\DoxyCodeLine{855         \textcolor{keywordflow}{break};}
\DoxyCodeLine{856       \textcolor{keywordflow}{case} LoadType::kI32Load:}
\DoxyCodeLine{857         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(dst.gp(), src\_op);}
\DoxyCodeLine{858         \textcolor{keywordflow}{break};}
\DoxyCodeLine{859       \textcolor{keywordflow}{case} LoadType::kI64Load16S:}
\DoxyCodeLine{860         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldrsh(dst.low\_gp(), src\_op);}
\DoxyCodeLine{861         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} asr(dst.high\_gp(), dst.low\_gp(), Operand(31));}
\DoxyCodeLine{862         \textcolor{keywordflow}{break};}
\DoxyCodeLine{863       \textcolor{keywordflow}{case} LoadType::kI64Load32U:}
\DoxyCodeLine{864         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(dst.low\_gp(), src\_op);}
\DoxyCodeLine{865         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mov(dst.high\_gp(), Operand(0));}
\DoxyCodeLine{866         \textcolor{keywordflow}{break};}
\DoxyCodeLine{867       \textcolor{keywordflow}{case} LoadType::kI64Load32S:}
\DoxyCodeLine{868         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(dst.low\_gp(), src\_op);}
\DoxyCodeLine{869         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} asr(dst.high\_gp(), dst.low\_gp(), Operand(31));}
\DoxyCodeLine{870         \textcolor{keywordflow}{break};}
\DoxyCodeLine{871       \textcolor{keywordflow}{case} LoadType::kI64Load:}
\DoxyCodeLine{872         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(dst.low\_gp(), src\_op);}
\DoxyCodeLine{873         \textcolor{comment}{// GetMemOp may use a scratch register as the offset register, in which}}
\DoxyCodeLine{874         \textcolor{comment}{// case, calling GetMemOp again will fail due to the assembler having}}
\DoxyCodeLine{875         \textcolor{comment}{// ran out of scratch registers.}}
\DoxyCodeLine{876         \textcolor{keywordflow}{if} (temps.CanAcquire()) \{}
\DoxyCodeLine{877           src\_op = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7}{liftoff::GetMemOp}}(lasm, \&temps, src\_addr, offset\_reg,}
\DoxyCodeLine{878                                      offset\_imm + \mbox{\hyperlink{namespacev8_1_1internal_a72cbfdfeabb9a401f279f7b80bcff67a}{kSystemPointerSize}});}
\DoxyCodeLine{879         \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{880           \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} add(src\_op.rm(), src\_op.rm(), Operand(\mbox{\hyperlink{namespacev8_1_1internal_a72cbfdfeabb9a401f279f7b80bcff67a}{kSystemPointerSize}}));}
\DoxyCodeLine{881         \}}
\DoxyCodeLine{882         \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(dst.high\_gp(), src\_op);}
\DoxyCodeLine{883         \textcolor{keywordflow}{break};}
\DoxyCodeLine{884       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{885         \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{886     \}}
\DoxyCodeLine{887   \}}
\DoxyCodeLine{888 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire(), Calculate\+Actual\+Address(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Can\+Acquire(), v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+IMPLIES, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), Get\+Float\+Register(), Get\+Mem\+Op(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::is\+\_\+gp\+\_\+pair(), v8\+::internal\+::k\+System\+Pointer\+Size, v8\+::internal\+::wasm\+::k\+Wasm\+I64, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), Mem\+Operand(), v8\+::internal\+::\+Neon64, v8\+::internal\+::\+Neon8, v8\+::internal\+::\+Mem\+Operand\+::rm(), v8\+::internal\+::tracing\+::type, and v8\+::internal\+::\+UNREACHABLE().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Load\+Tagged\+Pointer().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aaad63bfcfad4dfc066e235d1fb8aaa24_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aaad63bfcfad4dfc066e235d1fb8aaa24_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a58deecb3e6ab68ff694b5e3b027b9eb1}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a58deecb3e6ab68ff694b5e3b027b9eb1}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!LoadToRegister@{LoadToRegister}}
\index{LoadToRegister@{LoadToRegister}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{LoadToRegister()}{LoadToRegister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{CPURegister}} v8\+::internal\+::wasm\+::liftoff\+::\+Load\+To\+Register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{Use\+Scratch\+Register\+Scope}} $\ast$}]{temps,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 209 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{211                                                                        \{}
\DoxyCodeLine{212   \textcolor{keywordflow}{if} (src.is\_reg()) \{}
\DoxyCodeLine{213     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad88e1577a411da643a6496d14d4c630b}{GetRegFromType}}(src.reg(), src.kind());}
\DoxyCodeLine{214   \}}
\DoxyCodeLine{215   \textcolor{keywordflow}{if} (src.is\_const()) \{}
\DoxyCodeLine{216     \textcolor{keywordflow}{if} (src.kind() == kI32) \{}
\DoxyCodeLine{217       \textcolor{keywordflow}{if} (src.i32\_const() == 0) \textcolor{keywordflow}{return} wzr;}
\DoxyCodeLine{218       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps-\/>AcquireW();}
\DoxyCodeLine{219       assm-\/>Mov(temp, src.i32\_const());}
\DoxyCodeLine{220       \textcolor{keywordflow}{return} temp;}
\DoxyCodeLine{221     \}}
\DoxyCodeLine{222     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(kI64, src.kind());}
\DoxyCodeLine{223     \textcolor{keywordflow}{if} (src.i32\_const() == 0) \textcolor{keywordflow}{return} xzr;}
\DoxyCodeLine{224     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} temp = temps-\/>AcquireX();}
\DoxyCodeLine{225     assm-\/>Mov(temp, \textcolor{keyword}{static\_cast<}int64\_t\textcolor{keyword}{>}(src.i32\_const()));}
\DoxyCodeLine{226     \textcolor{keywordflow}{return} temp;}
\DoxyCodeLine{227   \}}
\DoxyCodeLine{228   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(src.is\_stack());}
\DoxyCodeLine{229   CPURegister temp = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a8d80824317a74f5b2d78780b6b8568}{AcquireByType}}(temps, src.kind());}
\DoxyCodeLine{230   assm-\/>Ldr(temp, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{GetStackSlot}}(src.offset()));}
\DoxyCodeLine{231   \textcolor{keywordflow}{return} temp;}
\DoxyCodeLine{232 \}}

\end{DoxyCode}


References Acquire\+By\+Type(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+W(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+X(), v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, Get\+Reg\+From\+Type(), Get\+Stack\+Slot(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::i32\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+reg(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+stack(), v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::kind(), v8\+::internal\+::\+Macro\+Assembler\+::\+Ldr(), v8\+::internal\+::\+Macro\+Assembler\+::\+Mov(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::offset(), and v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::reg().



Referenced by v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Array\+New(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Call\+Indirect\+Impl(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Pop\+Index\+To\+Var\+State(), Store\+To\+Memory(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+Compare(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+Encode\+Wtf16(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+Encode\+Wtf16\+Array(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+Encode\+Wtf8(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+Encode\+Wtf8\+Array(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+Hash(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+New\+Wtf16\+Array(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+New\+Wtf8\+Array(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Iter\+Advance(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Iter\+Rewind(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Iter\+Slice(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Wtf16\+Encode(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Wtf8\+Advance(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Wtf8\+Encode(), and v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+String\+View\+Wtf8\+Slice().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a58deecb3e6ab68ff694b5e3b027b9eb1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a58deecb3e6ab68ff694b5e3b027b9eb1_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a194349c16c4333a7ff8c6fa14b9e0447}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a194349c16c4333a7ff8c6fa14b9e0447}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MakeUnsigned@{MakeUnsigned}}
\index{MakeUnsigned@{MakeUnsigned}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MakeUnsigned()}{MakeUnsigned()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} v8\+::internal\+::wasm\+::liftoff\+::\+Make\+Unsigned (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{cond }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 108 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{108                                               \{}
\DoxyCodeLine{109   \textcolor{keywordflow}{switch} (cond) \{}
\DoxyCodeLine{110     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ad13d3d584e488a474dfd415a2601f0b3}{kLessThan}}:}
\DoxyCodeLine{111       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a469f7cd20b52660d97324664ffb26db7}{kUnsignedLessThan}};}
\DoxyCodeLine{112     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aecce22aece8bd9c9d92045dfc2e5473d}{kLessThanEqual}}:}
\DoxyCodeLine{113       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21acd81733204b83b0732f437ed3e5b781a}{kUnsignedLessThanEqual}};}
\DoxyCodeLine{114     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a91630e3bea4acdc25a85c839ab2ce574}{kGreaterThan}}:}
\DoxyCodeLine{115       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a786cc42a3c28f6f7b33eff4754b41712}{kUnsignedGreaterThan}};}
\DoxyCodeLine{116     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a0bcf1b71bd023fddc7dca4d73db47a1f}{kGreaterThanEqual}}:}
\DoxyCodeLine{117       \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a3f018e64c0aa70e5dcccba23cd6e8ff6}{kUnsignedGreaterThanEqual}};}
\DoxyCodeLine{118     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac0ed9651e6769dd886c6e6e713cf5067}{kEqual}}:}
\DoxyCodeLine{119     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a26a5934e256740899f4fd130f028fc70}{kNotEqual}}:}
\DoxyCodeLine{120     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a469f7cd20b52660d97324664ffb26db7}{kUnsignedLessThan}}:}
\DoxyCodeLine{121     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21acd81733204b83b0732f437ed3e5b781a}{kUnsignedLessThanEqual}}:}
\DoxyCodeLine{122     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a786cc42a3c28f6f7b33eff4754b41712}{kUnsignedGreaterThan}}:}
\DoxyCodeLine{123     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a3f018e64c0aa70e5dcccba23cd6e8ff6}{kUnsignedGreaterThanEqual}}:}
\DoxyCodeLine{124       \textcolor{keywordflow}{return} cond;}
\DoxyCodeLine{125     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{126       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{127   \}}
\DoxyCodeLine{128 \}}

\end{DoxyCode}


References v8\+::internal\+::k\+Equal, v8\+::internal\+::k\+Greater\+Than, v8\+::internal\+::k\+Greater\+Than\+Equal, v8\+::internal\+::k\+Less\+Than, v8\+::internal\+::k\+Less\+Than\+Equal, v8\+::internal\+::k\+Not\+Equal, v8\+::internal\+::k\+Unsigned\+Greater\+Than, v8\+::internal\+::k\+Unsigned\+Greater\+Than\+Equal, v8\+::internal\+::k\+Unsigned\+Less\+Than, v8\+::internal\+::k\+Unsigned\+Less\+Than\+Equal, and v8\+::internal\+::\+UNREACHABLE().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i64\+\_\+set\+\_\+cond().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a194349c16c4333a7ff8c6fa14b9e0447_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a194349c16c4333a7ff8c6fa14b9e0447_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MaskFromNeonDataType@{MaskFromNeonDataType}}
\index{MaskFromNeonDataType@{MaskFromNeonDataType}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MaskFromNeonDataType()}{MaskFromNeonDataType()}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classint}{int}} v8\+::internal\+::wasm\+::liftoff\+::\+Mask\+From\+Neon\+Data\+Type (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9096af544696b89a3dcdc04d371bcc33}{Neon\+Data\+Type}}}]{dt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 357 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{357                                                     \{}
\DoxyCodeLine{358   \textcolor{keywordflow}{switch} (dt) \{}
\DoxyCodeLine{359     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a4773e5b819a4254e6559879efeb69817}{NeonS8}}:}
\DoxyCodeLine{360     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a81f0a0fdb893b661fbb57977a1e6a5af}{NeonU8}}:}
\DoxyCodeLine{361       \textcolor{keywordflow}{return} 7;}
\DoxyCodeLine{362     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a1f4ba0fd038161f1f82ae02ff3d240af}{NeonS16}}:}
\DoxyCodeLine{363     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_a9e84c4f4f3b0b4362fdd296793f706a5}{NeonU16}}:}
\DoxyCodeLine{364       \textcolor{keywordflow}{return} 15;}
\DoxyCodeLine{365     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_aa162ec3da45f8e784683d919f73f7246}{NeonS32}}:}
\DoxyCodeLine{366     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_ab65dd90b49cbc2cf57f44d2999d7bbdf}{NeonU32}}:}
\DoxyCodeLine{367       \textcolor{keywordflow}{return} 31;}
\DoxyCodeLine{368     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_ac94b82f3c12424ffb907955ca0b52220}{NeonS64}}:}
\DoxyCodeLine{369     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_ac68a62f6c9a43a5eeb4c8d53a4b90f18}{NeonU64}}:}
\DoxyCodeLine{370       \textcolor{keywordflow}{return} 63;}
\DoxyCodeLine{371     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{372       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{373       \textcolor{keywordflow}{return} 0;}
\DoxyCodeLine{374   \}}
\DoxyCodeLine{375 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Neon\+S16, v8\+::internal\+::\+Neon\+S32, v8\+::internal\+::\+Neon\+S64, v8\+::internal\+::\+Neon\+S8, v8\+::internal\+::\+Neon\+U16, v8\+::internal\+::\+Neon\+U32, v8\+::internal\+::\+Neon\+U64, v8\+::internal\+::\+Neon\+U8, and v8\+::internal\+::\+UNREACHABLE().



Referenced by Emit\+Simd\+Shift(), and Emit\+Simd\+Shift\+Immediate().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} v8\+::internal\+::wasm\+::liftoff\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset\+\_\+reg,  }\item[{\mbox{\hyperlink{classint}{int}}}]{offset\+\_\+imm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 42 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{42                                                                               \{}
\DoxyCodeLine{43   \textcolor{keywordflow}{return} offset\_reg == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}} ? Operand(base, offset\_imm)}
\DoxyCodeLine{44                               : Operand(base, offset\_reg, \mbox{\hyperlink{namespacev8_1_1internal_ad062ccc55d6b3a92f3d004481233ef48a5ea24a9c35e0127c467633897f707029}{times\_1}}, offset\_imm);}
\DoxyCodeLine{45 \}}

\end{DoxyCode}


References v8\+::internal\+::no\+\_\+reg, and v8\+::internal\+::times\+\_\+1.



Referenced by Atomic\+Add\+Or\+Sub\+Or\+Exchange32(), Atomic\+Binop32(), Atomic\+Binop64(), Get\+Half\+Stack\+Slot(), Get\+Mem\+Op(), Get\+Stack\+Slot(), and Load\+Internal().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9148f339dec4f6d166e629964403b6_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a639828202ed386be3256a91b1aabcf9b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a639828202ed386be3256a91b1aabcf9b}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!MoveStackValue@{MoveStackValue}}
\index{MoveStackValue@{MoveStackValue}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{MoveStackValue()}{MoveStackValue()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Move\+Stack\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \&}]{src,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \&}]{dst }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 168 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{169                                                \{}
\DoxyCodeLine{170   \textcolor{keywordflow}{if} (assm-\/>cache\_state()-\/>has\_unused\_register(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}})) \{}
\DoxyCodeLine{171     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp = assm-\/>cache\_state()-\/>unused\_register(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}).gp();}
\DoxyCodeLine{172     assm-\/>mov(tmp, src);}
\DoxyCodeLine{173     assm-\/>mov(dst, tmp);}
\DoxyCodeLine{174   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{175     \textcolor{comment}{// No free register, move via the stack.}}
\DoxyCodeLine{176     assm-\/>push(src);}
\DoxyCodeLine{177     assm-\/>pop(dst);}
\DoxyCodeLine{178   \}}
\DoxyCodeLine{179 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::cache\+\_\+state(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Cache\+State\+::has\+\_\+unused\+\_\+register(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::\+Macro\+Assembler\+::pop(), v8\+::internal\+::\+Macro\+Assembler\+::push(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Cache\+State\+::unused\+\_\+register().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a639828202ed386be3256a91b1aabcf9b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a00d7265233a703a60436d47a22bf06de}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a00d7265233a703a60436d47a22bf06de}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!OpWithCarry@{OpWithCarry}}
\index{OpWithCarry@{OpWithCarry}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{OpWithCarry()}{OpWithCarry()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op, void(\+Assembler\+::$\ast$)(\+Register, Register) op\+\_\+with\+\_\+carry$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Op\+With\+Carry (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1778 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1779                                                                   \{}
\DoxyCodeLine{1780   \textcolor{comment}{// First, compute the low half of the result, potentially into a temporary dst}}
\DoxyCodeLine{1781   \textcolor{comment}{// register if \{dst.low\_gp()\} equals \{rhs.low\_gp()\} or any register we need to}}
\DoxyCodeLine{1782   \textcolor{comment}{// keep alive for computing the upper half.}}
\DoxyCodeLine{1783   LiftoffRegList keep\_alive\{lhs.high\_gp(), rhs\};}
\DoxyCodeLine{1784   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_low = keep\_alive.has(dst.low\_gp())}
\DoxyCodeLine{1785                          ? assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, keep\_alive).gp()}
\DoxyCodeLine{1786                          : dst.low\_gp();}
\DoxyCodeLine{1787 }
\DoxyCodeLine{1788   \textcolor{keywordflow}{if} (dst\_low != lhs.low\_gp()) assm-\/>mov(dst\_low, lhs.low\_gp());}
\DoxyCodeLine{1789   (assm-\/>*op)(dst\_low, rhs.low\_gp());}
\DoxyCodeLine{1790 }
\DoxyCodeLine{1791   \textcolor{comment}{// Now compute the upper half, while keeping alive the previous result.}}
\DoxyCodeLine{1792   keep\_alive = LiftoffRegList\{dst\_low, rhs.high\_gp()\};}
\DoxyCodeLine{1793   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst\_high = keep\_alive.has(dst.high\_gp())}
\DoxyCodeLine{1794                           ? assm-\/>GetUnusedRegister(\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1anonymous__namespace_02gap-resolver_8cc_03_a013cf8bece83ac1bb92ff1729616a4fcae59ce2896278add8cbb4a032c0e760bb}{kGpReg}}, keep\_alive).gp()}
\DoxyCodeLine{1795                           : dst.high\_gp();}
\DoxyCodeLine{1796 }
\DoxyCodeLine{1797   \textcolor{keywordflow}{if} (dst\_high != lhs.high\_gp()) assm-\/>mov(dst\_high, lhs.high\_gp());}
\DoxyCodeLine{1798   (assm-\/>*op\_with\_carry)(dst\_high, rhs.high\_gp());}
\DoxyCodeLine{1799 }
\DoxyCodeLine{1800   \textcolor{comment}{// If necessary, move result into the right registers.}}
\DoxyCodeLine{1801   LiftoffRegister tmp\_result = LiftoffRegister::ForPair(dst\_low, dst\_high);}
\DoxyCodeLine{1802   \textcolor{keywordflow}{if} (tmp\_result != dst) assm-\/>Move(dst, tmp\_result, kI64);}
\DoxyCodeLine{1803 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::\+For\+Pair(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Get\+Unused\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::k\+Gp\+Reg, v8\+::internal\+::k\+I64, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Move().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a00d7265233a703a60436d47a22bf06de_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_acd212ae4995110954cd8b7a04d9e6e2e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_acd212ae4995110954cd8b7a04d9e6e2e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!OpWithCarryI@{OpWithCarryI}}
\index{OpWithCarryI@{OpWithCarryI}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{OpWithCarryI()}{OpWithCarryI()}}
{\footnotesize\ttfamily template$<$void(\+Assembler\+::$\ast$)(\+Register, const Immediate \&) op, void(\+Assembler\+::$\ast$)(\+Register, int32\+\_\+t) op\+\_\+with\+\_\+carry$>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Op\+With\+CarryI (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{int64\+\_\+t}]{imm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1807 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1808                                                            \{}
\DoxyCodeLine{1809   \textcolor{comment}{// The compiler allocated registers such that either \{dst == lhs\} or there is}}
\DoxyCodeLine{1810   \textcolor{comment}{// no overlap between the two.}}
\DoxyCodeLine{1811   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst.low\_gp(), lhs.high\_gp());}
\DoxyCodeLine{1812 }
\DoxyCodeLine{1813   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm\_low\_word = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(imm);}
\DoxyCodeLine{1814   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm\_high\_word = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(imm >> 32);}
\DoxyCodeLine{1815 }
\DoxyCodeLine{1816   \textcolor{comment}{// First, compute the low half of the result.}}
\DoxyCodeLine{1817   \textcolor{keywordflow}{if} (dst.low\_gp() != lhs.low\_gp()) assm-\/>mov(dst.low\_gp(), lhs.low\_gp());}
\DoxyCodeLine{1818   (assm-\/>*op)(dst.low\_gp(), Immediate(imm\_low\_word));}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820   \textcolor{comment}{// Now compute the upper half.}}
\DoxyCodeLine{1821   \textcolor{keywordflow}{if} (dst.high\_gp() != lhs.high\_gp()) assm-\/>mov(dst.high\_gp(), lhs.high\_gp());}
\DoxyCodeLine{1822   (assm-\/>*op\_with\_carry)(dst.high\_gp(), imm\_high\_word);}
\DoxyCodeLine{1823 \}}

\end{DoxyCode}


References DCHECK\+\_\+\+NE, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), and v8\+::internal\+::\+Macro\+Assembler\+::mov().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_acd212ae4995110954cd8b7a04d9e6e2e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a24872df7f8d6cca2dfa5d306274d315e}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a24872df7f8d6cca2dfa5d306274d315e}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Or@{Or}}
\index{Or@{Or}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Or()}{Or()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Or (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1106 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1107                              \{}
\DoxyCodeLine{1108   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} orr(dst, lhs, rhs);}
\DoxyCodeLine{1109 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Arch\+Instruction(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Or(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Check\+Not\+Back\+Reference\+Ignore\+Case(), and v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a24872df7f8d6cca2dfa5d306274d315e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af58ebd4a5ffc4087b6c4af70107c524a}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af58ebd4a5ffc4087b6c4af70107c524a}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!PadRegList@{PadRegList}}
\index{PadRegList@{PadRegList}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{PadRegList()}{PadRegList()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1CPURegList}{CPUReg\+List}} v8\+::internal\+::wasm\+::liftoff\+::\+Pad\+Reg\+List (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a56a42bc7828cb67b2ccd0904fcad6608}{Reg\+List}}}]{list }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 74 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{74                                            \{}
\DoxyCodeLine{75   \textcolor{keywordflow}{if} ((list.Count() \& 1) != 0) list.set(\mbox{\hyperlink{namespacev8_1_1internal_afe37e12f36a26345439ef209c3d11e1d}{padreg}});}
\DoxyCodeLine{76   \textcolor{keywordflow}{return} CPURegList(\mbox{\hyperlink{namespacev8_1_1internal_ac43e1c52fcf9048d6ef3fffbf30385c8}{kXRegSizeInBits}}, list);}
\DoxyCodeLine{77 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Reg\+List\+Base$<$ Register\+T $>$\+::\+Count(), v8\+::internal\+::k\+XReg\+Size\+In\+Bits, v8\+::internal\+::padreg, and v8\+::internal\+::\+Reg\+List\+Base$<$ Register\+T $>$\+::set().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af58ebd4a5ffc4087b6c4af70107c524a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_abdc5c3c83e6850b36831348cedee858b}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_abdc5c3c83e6850b36831348cedee858b}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!PadVRegList@{PadVRegList}}
\index{PadVRegList@{PadVRegList}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{PadVRegList()}{PadVRegList()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1CPURegList}{CPUReg\+List}} v8\+::internal\+::wasm\+::liftoff\+::\+Pad\+VReg\+List (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a7dc86e9c8e4597463b77ea1314736a34}{Double\+Reg\+List}}}]{list }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 79 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{79                                                   \{}
\DoxyCodeLine{80   \textcolor{keywordflow}{if} ((list.Count() \& 1) != 0) list.set(fp\_scratch);}
\DoxyCodeLine{81   \textcolor{keywordflow}{return} CPURegList(\mbox{\hyperlink{namespacev8_1_1internal_ad510c9b131142a14f00b0cb802e02b29}{kQRegSizeInBits}}, list);}
\DoxyCodeLine{82 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Reg\+List\+Base$<$ Register\+T $>$\+::\+Count(), v8\+::internal\+::k\+QReg\+Size\+In\+Bits, and v8\+::internal\+::\+Reg\+List\+Base$<$ Register\+T $>$\+::set().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_abdc5c3c83e6850b36831348cedee858b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!PairContains@{PairContains}}
\index{PairContains@{PairContains}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{PairContains()}{PairContains()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::wasm\+::liftoff\+::\+Pair\+Contains (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{pair,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1906 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1906                                                              \{}
\DoxyCodeLine{1907   \textcolor{keywordflow}{return} pair.low\_gp() == reg || pair.high\_gp() == reg;}
\DoxyCodeLine{1908 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp().



Referenced by Emit64\+Bit\+Shift\+Operation().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5c85bc38182e58c012acbbadca2289f3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!push@{push}}
\index{push@{push}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{push()}{push()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::push (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{reg,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 157 of file liftoff-\/assembler-\/loong64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{157                                                                               \{}
\DoxyCodeLine{158   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{159     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{160       assm-\/>addi\_d(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, -\/\mbox{\hyperlink{namespacev8_1_1internal_a72cbfdfeabb9a401f279f7b80bcff67a}{kSystemPointerSize}});}
\DoxyCodeLine{161       assm-\/>St\_w(reg.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, 0));}
\DoxyCodeLine{162       \textcolor{keywordflow}{break};}
\DoxyCodeLine{163     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{164     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{165     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{166       assm-\/>Push(reg.gp());}
\DoxyCodeLine{167       \textcolor{keywordflow}{break};}
\DoxyCodeLine{168     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{169       assm-\/>addi\_d(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, -\/\mbox{\hyperlink{namespacev8_1_1internal_a72cbfdfeabb9a401f279f7b80bcff67a}{kSystemPointerSize}});}
\DoxyCodeLine{170       assm-\/>Fst\_s(reg.fp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, 0));}
\DoxyCodeLine{171       \textcolor{keywordflow}{break};}
\DoxyCodeLine{172     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{173       assm-\/>addi\_d(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, -\/\mbox{\hyperlink{namespacev8_1_1internal_a72cbfdfeabb9a401f279f7b80bcff67a}{kSystemPointerSize}});}
\DoxyCodeLine{174       assm-\/>Fst\_d(reg.fp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, 0));}
\DoxyCodeLine{175       \textcolor{keywordflow}{break};}
\DoxyCodeLine{176     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{177       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{178       \textcolor{keywordflow}{break};}
\DoxyCodeLine{179     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{180       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{181   \}}
\DoxyCodeLine{182 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::addi\+\_\+d(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::\+Macro\+Assembler\+::\+Fst\+\_\+d(), v8\+::internal\+::\+Macro\+Assembler\+::\+Fst\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::k\+System\+Pointer\+Size, v8\+::internal\+::\+Macro\+Assembler\+::\+Push(), v8\+::internal\+::\+Macro\+Assembler\+::\+St\+\_\+w(), and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!push@{push}}
\index{push@{push}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{push()}{push()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::push (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{reg,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classint}{int}}}]{padding = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 118 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{119                                   \{}
\DoxyCodeLine{120   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{121     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{122     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{123     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{124       assm-\/>AllocateStackSpace(padding);}
\DoxyCodeLine{125       assm-\/>push(reg.gp());}
\DoxyCodeLine{126       \textcolor{keywordflow}{break};}
\DoxyCodeLine{127     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{128       assm-\/>AllocateStackSpace(padding);}
\DoxyCodeLine{129       assm-\/>push(reg.high\_gp());}
\DoxyCodeLine{130       assm-\/>push(reg.low\_gp());}
\DoxyCodeLine{131       \textcolor{keywordflow}{break};}
\DoxyCodeLine{132     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{133       assm-\/>AllocateStackSpace(\textcolor{keyword}{sizeof}(\textcolor{keywordtype}{float}) + padding);}
\DoxyCodeLine{134       assm-\/>movss(Operand(esp, 0), reg.fp());}
\DoxyCodeLine{135       \textcolor{keywordflow}{break};}
\DoxyCodeLine{136     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{137       assm-\/>AllocateStackSpace(\textcolor{keyword}{sizeof}(\textcolor{keywordtype}{double}) + padding);}
\DoxyCodeLine{138       assm-\/>movsd(Operand(esp, 0), reg.fp());}
\DoxyCodeLine{139       \textcolor{keywordflow}{break};}
\DoxyCodeLine{140     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{141       assm-\/>AllocateStackSpace(\textcolor{keyword}{sizeof}(\textcolor{keywordtype}{double}) * 2 + padding);}
\DoxyCodeLine{142       assm-\/>movdqu(Operand(esp, 0), reg.fp());}
\DoxyCodeLine{143       \textcolor{keywordflow}{break};}
\DoxyCodeLine{144     \textcolor{keywordflow}{case} kVoid:}
\DoxyCodeLine{145     \textcolor{keywordflow}{case} kTop:}
\DoxyCodeLine{146     \textcolor{keywordflow}{case} kBottom:}
\DoxyCodeLine{147     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6c86e764d5c427a8339c3920a3c08603}{kI8}}:}
\DoxyCodeLine{148     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{149     \textcolor{keywordflow}{case} kF16:}
\DoxyCodeLine{150       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{151   \}}
\DoxyCodeLine{152 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Macro\+Assembler\+::\+Allocate\+Stack\+Space(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+I8, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Assembler\+::movdqu(), v8\+::internal\+::\+Assembler\+::movsd(), v8\+::internal\+::\+Assembler\+::movss(), v8\+::internal\+::\+Macro\+Assembler\+::push(), and v8\+::internal\+::\+UNREACHABLE().



Referenced by v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Arch\+Instruction(), Atomic\+Binop32(), Atomic\+Binop64(), v8\+::internal\+::\+Builtins\+::\+Generate\+\_\+\+Call\+Or\+Construct\+Varargs(), v8\+::internal\+::\+Builtins\+::\+Generate\+\_\+\+Construct\+Forward\+All\+Args\+Impl(), v8\+::internal\+::anonymous\+\_\+namespace\{builtins-\/riscv.\+cc\}\+::\+Generate\+\_\+\+Deoptimization\+Entry(), v8\+::internal\+::\+Builtins\+::\+Generate\+\_\+\+Interpreter\+Push\+Args\+Then\+Construct\+Impl(), v8\+::internal\+::anonymous\+\_\+namespace\{builtins-\/riscv.\+cc\}\+::\+Generate\+\_\+\+JSEntry\+Variant(), v8\+::internal\+::anonymous\+\_\+namespace\{builtins-\/riscv.\+cc\}\+::\+Generate\+\_\+\+Push\+Arguments(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Get\+Code(), v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Push(), v8\+::internal\+::\+Macro\+Assembler\+::\+Push(), v8\+::internal\+::\+Macro\+Assembler\+::\+Push\+All(), v8\+::internal\+::\+Macro\+Assembler\+::\+Push\+Return\+Address\+From(), and v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Safe\+Call\+Target().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!ReplaceInPair@{ReplaceInPair}}
\index{ReplaceInPair@{ReplaceInPair}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{ReplaceInPair()}{ReplaceInPair()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}} v8\+::internal\+::wasm\+::liftoff\+::\+Replace\+In\+Pair (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{pair,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{old\+\_\+reg,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{new\+\_\+reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1910 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1911                                                        \{}
\DoxyCodeLine{1912   \textcolor{keywordflow}{if} (pair.low\_gp() == old\_reg) \{}
\DoxyCodeLine{1913     \textcolor{keywordflow}{return} LiftoffRegister::ForPair(new\_reg, pair.high\_gp());}
\DoxyCodeLine{1914   \}}
\DoxyCodeLine{1915   \textcolor{keywordflow}{if} (pair.high\_gp() == old\_reg) \{}
\DoxyCodeLine{1916     \textcolor{keywordflow}{return} LiftoffRegister::ForPair(pair.low\_gp(), new\_reg);}
\DoxyCodeLine{1917   \}}
\DoxyCodeLine{1918   \textcolor{keywordflow}{return} pair;}
\DoxyCodeLine{1919 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::\+For\+Pair(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), and v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp().



Referenced by Emit64\+Bit\+Shift\+Operation().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_ace67ed199a04227ec5aba3a879080664_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_afb6a243a345c492880c8155dcd79e480}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_afb6a243a345c492880c8155dcd79e480}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!S128NarrowOp@{S128NarrowOp}}
\index{S128NarrowOp@{S128NarrowOp}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{S128NarrowOp()}{S128NarrowOp()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+S128\+Narrow\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9096af544696b89a3dcdc04d371bcc33}{Neon\+Data\+Type}}}]{dt,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9096af544696b89a3dcdc04d371bcc33}{Neon\+Data\+Type}}}]{sdt,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 237 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{239                                                                    \{}
\DoxyCodeLine{240   \textcolor{keywordflow}{if} (dst == lhs) \{}
\DoxyCodeLine{241     assm-\/>vqmovn(dt, sdt, dst.low\_fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs));}
\DoxyCodeLine{242     assm-\/>vqmovn(dt, sdt, dst.high\_fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(rhs));}
\DoxyCodeLine{243   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{244     assm-\/>vqmovn(dt, sdt, dst.high\_fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(rhs));}
\DoxyCodeLine{245     assm-\/>vqmovn(dt, sdt, dst.low\_fp(), \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{liftoff::GetSimd128Register}}(lhs));}
\DoxyCodeLine{246   \}}
\DoxyCodeLine{247 \}}

\end{DoxyCode}


References Get\+Simd128\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+fp(), and v8\+::internal\+::\+Assembler\+::vqmovn().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+sconvert\+\_\+i32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i16x8\+\_\+uconvert\+\_\+i32x4(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+sconvert\+\_\+i16x8(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+i8x16\+\_\+uconvert\+\_\+i16x8().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_afb6a243a345c492880c8155dcd79e480_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_afb6a243a345c492880c8155dcd79e480_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a80e3e8c5c0858f16e39428cf1d65f1f0}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a80e3e8c5c0858f16e39428cf1d65f1f0}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!setcc\_32@{setcc\_32}}
\index{setcc\_32@{setcc\_32}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{setcc\_32()}{setcc\_32()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::setcc\+\_\+32 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{cond,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2737 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2737                                                                            \{}
\DoxyCodeLine{2738   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} tmp\_byte\_reg = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7a375ed57e102bb2c459e781a4fcabea}{GetTmpByteRegister}}(assm, dst);}
\DoxyCodeLine{2739   \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae}{setcc\_32\_no\_spill}}(assm, cond, dst, tmp\_byte\_reg);}
\DoxyCodeLine{2740 \}}

\end{DoxyCode}


References Get\+Tmp\+Byte\+Register(), and setcc\+\_\+32\+\_\+no\+\_\+spill().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a80e3e8c5c0858f16e39428cf1d65f1f0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!setcc\_32\_no\_spill@{setcc\_32\_no\_spill}}
\index{setcc\_32\_no\_spill@{setcc\_32\_no\_spill}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{setcc\_32\_no\_spill()}{setcc\_32\_no\_spill()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::setcc\+\_\+32\+\_\+no\+\_\+spill (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}}}]{cond,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp\+\_\+byte\+\_\+reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 2730 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{2731                                                                    \{}
\DoxyCodeLine{2732   assm-\/>setcc(cond, tmp\_byte\_reg);}
\DoxyCodeLine{2733   assm-\/>movzx\_b(dst, tmp\_byte\_reg);}
\DoxyCodeLine{2734 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::movzx\+\_\+b(), and v8\+::internal\+::\+Assembler\+::setcc().



Referenced by Emit\+Float\+Set\+Cond(), and setcc\+\_\+32().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32156f9db0f38f9969cc0bea0fe39aae_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8672b11e6544edbbbdc72e89a58b6df0}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8672b11e6544edbbbdc72e89a58b6df0}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!SignExtendI32ToI64@{SignExtendI32ToI64}}
\index{SignExtendI32ToI64@{SignExtendI32ToI64}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{SignExtendI32ToI64()}{SignExtendI32ToI64()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Sign\+Extend\+I32\+To\+I64 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 154 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{154                                                                      \{}
\DoxyCodeLine{155   assm-\/>mov(reg.high\_gp(), reg.low\_gp());}
\DoxyCodeLine{156   assm-\/>sar(reg.high\_gp(), 31);}
\DoxyCodeLine{157 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Assembler\+::mov(), and v8\+::internal\+::\+Assembler\+::sar().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8672b11e6544edbbbdc72e89a58b6df0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0ecba5b44024d8add4d50d38bd3bb8af}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0ecba5b44024d8add4d50d38bd3bb8af}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Store@{Store}}
\index{Store@{Store}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Store()}{Store()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}}}]{dst,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 279 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{280                                   \{}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#ifdef DEBUG}}
\DoxyCodeLine{282   \textcolor{comment}{// The \{str\} instruction needs a temp register when the immediate in the}}
\DoxyCodeLine{283   \textcolor{comment}{// provided MemOperand does not fit into 12 bits. This happens for large stack}}
\DoxyCodeLine{284   \textcolor{comment}{// frames. This DCHECK checks that the temp register is available when needed.}}
\DoxyCodeLine{285   \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(UseScratchRegisterScope\{assm\}.CanAcquire());}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{287   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{288     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{289       assm-\/>strh(src.gp(), dst);}
\DoxyCodeLine{290       \textcolor{keywordflow}{break};}
\DoxyCodeLine{291     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{292     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{293     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{294       assm-\/>str(src.gp(), dst);}
\DoxyCodeLine{295       \textcolor{keywordflow}{break};}
\DoxyCodeLine{296     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{297       \textcolor{comment}{// Positive offsets should be lowered to kI32.}}
\DoxyCodeLine{298       assm-\/>str(src.low\_gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(dst.rn(), dst.offset()));}
\DoxyCodeLine{299       assm-\/>str(}
\DoxyCodeLine{300           src.high\_gp(),}
\DoxyCodeLine{301           \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(dst.rn(), dst.offset() + \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae36b5a92de1655749a9b92ba8e7941d8}{liftoff::kHalfStackSlotSize}}));}
\DoxyCodeLine{302       \textcolor{keywordflow}{break};}
\DoxyCodeLine{303     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{304       assm-\/>vstr(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}{liftoff::GetFloatRegister}}(src.fp()), dst);}
\DoxyCodeLine{305       \textcolor{keywordflow}{break};}
\DoxyCodeLine{306     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{307       assm-\/>vstr(src.fp(), dst);}
\DoxyCodeLine{308       \textcolor{keywordflow}{break};}
\DoxyCodeLine{309     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}: \{}
\DoxyCodeLine{310       UseScratchRegisterScope temps(assm);}
\DoxyCodeLine{311       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} addr = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{liftoff::CalculateActualAddress}}(assm, \&temps, dst.rn(),}
\DoxyCodeLine{312                                                       \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}, dst.offset());}
\DoxyCodeLine{313       assm-\/>vst1(\mbox{\hyperlink{namespacev8_1_1internal_a32abac64e4721dac677f04db429e5050}{Neon8}}, NeonListOperand(src.low\_fp(), 2), NeonMemOperand(addr));}
\DoxyCodeLine{314       \textcolor{keywordflow}{break};}
\DoxyCodeLine{315     \}}
\DoxyCodeLine{316     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{317       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{318   \}}
\DoxyCodeLine{319 \}}

\end{DoxyCode}


References Calculate\+Actual\+Address(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), Get\+Float\+Register(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, k\+Half\+Stack\+Slot\+Size, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Neon8, v8\+::internal\+::no\+\_\+reg, v8\+::internal\+::\+Mem\+Operand\+::offset(), v8\+::internal\+::\+Mem\+Operand\+::rn(), v8\+::internal\+::\+Assembler\+::str(), v8\+::internal\+::\+Assembler\+::strh(), v8\+::internal\+::\+UNREACHABLE(), v8\+::internal\+::\+Assembler\+::vst1(), and v8\+::internal\+::\+Assembler\+::vstr().



Referenced by v8\+::internal\+::\+String\+Builtins\+Reducer$<$ Next $>$\+::\+Allocate\+Seq\+One\+Byte\+String(), v8\+::internal\+::\+String\+Builtins\+Reducer$<$ Next $>$\+::\+Allocate\+Seq\+Two\+Byte\+String(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Lowering\+Reducer$<$ Next $>$\+::\+Array\+Set(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Asmjs\+Store\+Mem(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Atomic\+Op(), v8\+::internal\+::compiler\+::fast\+\_\+api\+\_\+call\+::\+Fast\+Api\+Call\+Builder\+::\+Build(), v8\+::internal\+::wasm\+::\+Wasm\+Wrapper\+TSGraph\+Builder\+::\+Build\+Capi\+Call\+Wrapper(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Build\+Ccall\+Convert\+Float\+Sat(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Build\+CCall\+For\+Float\+Conversion(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Build\+Div64\+Call(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Build\+Int\+To\+Float\+Conversion\+Instruction(), v8\+::internal\+::wasm\+::\+Wasm\+Graph\+Builder\+Base\+::\+Build\+Modify\+Thread\+In\+Wasm\+Flag\+Helper(), v8\+::internal\+::compiler\+::\+Wasm\+Graph\+Builder\+::\+Build\+Safe\+Store(), v8\+::internal\+::wasm\+::\+Wasm\+Graph\+Builder\+Base\+::\+Build\+Set\+New\+Stack\+Limit(), v8\+::internal\+::wasm\+::\+Wasm\+Graph\+Builder\+Base\+::\+Build\+Switch\+Back\+From\+Central\+Stack(), v8\+::internal\+::wasm\+::\+Wasm\+Graph\+Builder\+Base\+::\+Build\+Switch\+To\+The\+Central\+Stack(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+In\+JSInlining\+Reducer$<$ Next $>$\+::\+Call(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+C(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Call\+CStack\+Slot\+To\+Int32(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Call\+CStack\+Slot\+To\+Stack\+Slot(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+CWith\+Stack\+Buffer(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Check\+Max\+Steps(), v8\+::internal\+::\+String\+Builtins\+Reducer$<$ Next $>$\+::\+Copy\+String\+Characters(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Data\+Drop(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Data\+Drop(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Do\+Return(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turbolev\+Early\+Lowering\+Reducer$<$ Next $>$\+::\+Generator\+Store(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Global\+Set(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Initialize(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Inline\+Mem\+Copy(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Global\+Set\+Or\+Get(), v8\+::internal\+::compiler\+::turboshaft\+::\+Graph\+Building\+Node\+Processor\+::\+Process(), v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process(), v8\+::internal\+::compiler\+::\+Memory\+Lowering\+::\+Reduce\+Allocate\+Raw(), v8\+::internal\+::compiler\+::\+Memory\+Lowering\+::\+Reduce\+Store(), v8\+::internal\+::compiler\+::\+Memory\+Lowering\+::\+Reduce\+Store\+Element(), v8\+::internal\+::compiler\+::\+Memory\+Lowering\+::\+Reduce\+Store\+Field(), v8\+::internal\+::wasm\+::\+Wasm\+Wrapper\+TSGraph\+Builder\+::\+Safe\+Store(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Set\+Data\+View\+Op\+For\+Error\+Message(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill(), v8\+::internal\+::compiler\+::\+Raw\+Machine\+Assembler\+::\+Store(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Store(), v8\+::internal\+::anonymous\+\_\+namespace\{code-\/stub-\/assembler.\+cc\}\+::\+Meta\+Table\+Accessor\+::\+Store(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Store\+Caller\+Frame\+Slot(), v8\+::internal\+::compiler\+::turboshaft\+::\+Block\+Instrumentation\+Reducer$<$ Next $>$\+::\+Store\+Counter\+Value(), v8\+::internal\+::compiler\+::turboshaft\+::\+Data\+View\+Lowering\+Reducer$<$ Next $>$\+::\+Store\+Data\+View\+Element(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Store\+Element(), v8\+::internal\+::\+Feedback\+Collector\+Reducer$<$ Next $>$\+::\+Store\+Feedback\+Vector\+Slot(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Store\+Field\+Impl(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Store\+Fixed\+Array\+Element(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Store\+Fixed\+Double\+Array\+Element(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Store\+In\+Stack\+Slot(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Store\+Mem(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Store\+Mem(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Store\+Object\+Field(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turboshaft\+Assembler\+Op\+Interface$<$ Assembler $>$\+::\+Store\+Off\+Heap(), v8\+::internal\+::compiler\+::\+Raw\+Machine\+Assembler\+::\+Store\+To\+Pointer(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Lowering\+Reducer$<$ Next $>$\+::\+Struct\+Set(), v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{liftoff-\/compiler.\+cc\}\+::\+Liftoff\+Compiler\+::\+Trace\+Memory\+Operation(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Trace\+Memory\+Operation(), v8\+::internal\+::compiler\+::\+Typer\+::\+Visitor\+::\+Type\+Node(), v8\+::internal\+::compiler\+::\+Raw\+Machine\+Assembler\+::\+Unaligned\+Store(), v8\+::internal\+::compiler\+::turboshaft\+::\+Turbolev\+Early\+Lowering\+Reducer$<$ Next $>$\+::\+Update\+JSArray\+Length(), v8\+::internal\+::compiler\+::\+Simplified\+Lowering\+Verifier\+::\+Visit\+Node(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Well\+Known\+\_\+\+Fast\+Api(), and v8\+::internal\+::compiler\+::fast\+\_\+api\+\_\+call\+::\+Fast\+Api\+Call\+Builder\+::\+Wrap\+Fast\+Call().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0ecba5b44024d8add4d50d38bd3bb8af_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0ecba5b44024d8add4d50d38bd3bb8af_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42bdfc75f5562fa965c6d5ab06aa5b2c}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42bdfc75f5562fa965c6d5ab06aa5b2c}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Store@{Store}}
\index{Store@{Store}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Store()}{Store()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 126 of file liftoff-\/assembler-\/loong64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{127                                   \{}
\DoxyCodeLine{128   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{129     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{130       assm-\/>St\_h(src.gp(), dst);}
\DoxyCodeLine{131       \textcolor{keywordflow}{break};}
\DoxyCodeLine{132     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{133       assm-\/>St\_w(src.gp(), dst);}
\DoxyCodeLine{134       \textcolor{keywordflow}{break};}
\DoxyCodeLine{135     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{136     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{137     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{138       assm-\/>St\_d(src.gp(), dst);}
\DoxyCodeLine{139       \textcolor{keywordflow}{break};}
\DoxyCodeLine{140     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{141       assm-\/>Fst\_s(src.fp(), dst);}
\DoxyCodeLine{142       \textcolor{keywordflow}{break};}
\DoxyCodeLine{143     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{144       assm-\/>Fst\_d(src.fp(), dst);}
\DoxyCodeLine{145       \textcolor{keywordflow}{break};}
\DoxyCodeLine{146     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{147       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{148   \}}
\DoxyCodeLine{149 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::\+Macro\+Assembler\+::\+Fst\+\_\+d(), v8\+::internal\+::\+Macro\+Assembler\+::\+Fst\+\_\+s(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::\+Macro\+Assembler\+::\+St\+\_\+d(), v8\+::internal\+::\+Macro\+Assembler\+::\+St\+\_\+h(), v8\+::internal\+::\+Macro\+Assembler\+::\+St\+\_\+w(), and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42bdfc75f5562fa965c6d5ab06aa5b2c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Store@{Store}}
\index{Store@{Store}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Store()}{Store()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{int32\+\_\+t}]{offset,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 84 of file liftoff-\/assembler-\/ia32-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{85                                                        \{}
\DoxyCodeLine{86   Operand dst(base, offset);}
\DoxyCodeLine{87   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{88     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{89       assm-\/>mov\_w(dst, src.gp());}
\DoxyCodeLine{90       \textcolor{keywordflow}{break};}
\DoxyCodeLine{91     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{92     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{93     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{94       assm-\/>mov(dst, src.gp());}
\DoxyCodeLine{95       \textcolor{keywordflow}{break};}
\DoxyCodeLine{96     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{97       assm-\/>mov(dst, src.low\_gp());}
\DoxyCodeLine{98       assm-\/>mov(Operand(base, offset + 4), src.high\_gp());}
\DoxyCodeLine{99       \textcolor{keywordflow}{break};}
\DoxyCodeLine{100     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{101       assm-\/>movss(dst, src.fp());}
\DoxyCodeLine{102       \textcolor{keywordflow}{break};}
\DoxyCodeLine{103     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{104       assm-\/>movsd(dst, src.fp());}
\DoxyCodeLine{105       \textcolor{keywordflow}{break};}
\DoxyCodeLine{106     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{107       assm-\/>movdqu(dst, src.fp());}
\DoxyCodeLine{108       \textcolor{keywordflow}{break};}
\DoxyCodeLine{109     \textcolor{keywordflow}{case} kVoid:}
\DoxyCodeLine{110     \textcolor{keywordflow}{case} kTop:}
\DoxyCodeLine{111     \textcolor{keywordflow}{case} kBottom:}
\DoxyCodeLine{112     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6c86e764d5c427a8339c3920a3c08603}{kI8}}:}
\DoxyCodeLine{113     \textcolor{keywordflow}{case} kF16:}
\DoxyCodeLine{114       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{115   \}}
\DoxyCodeLine{116 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::high\+\_\+gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+I8, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::low\+\_\+gp(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::\+Assembler\+::mov\+\_\+w(), v8\+::internal\+::\+Assembler\+::movdqu(), v8\+::internal\+::\+Assembler\+::movsd(), v8\+::internal\+::\+Assembler\+::movss(), and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!StoreToMemory@{StoreToMemory}}
\index{StoreToMemory@{StoreToMemory}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{StoreToMemory()}{StoreToMemory()}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}}}]{dst,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 234 of file liftoff-\/assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{235                                                                \{}
\DoxyCodeLine{236   \textcolor{keywordflow}{if} (src.kind() == kI16) \{}
\DoxyCodeLine{237     \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(src.is\_reg());}
\DoxyCodeLine{238     assm-\/>Strh(src.reg().gp(), dst);}
\DoxyCodeLine{239     \textcolor{keywordflow}{return};}
\DoxyCodeLine{240   \}}
\DoxyCodeLine{241   UseScratchRegisterScope temps\{assm\};}
\DoxyCodeLine{242   CPURegister src\_reg = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a58deecb3e6ab68ff694b5e3b027b9eb1}{LoadToRegister}}(assm, \&temps, src);}
\DoxyCodeLine{243   assm-\/>Str(src\_reg, dst);}
\DoxyCodeLine{244 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+reg(), v8\+::internal\+::k\+I16, v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::kind(), Load\+To\+Register(), and v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::reg().



Referenced by Store\+To\+Memory().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5e79b2e501f872c10f0f5f799722ddc7}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5e79b2e501f872c10f0f5f799722ddc7}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!StoreToMemory@{StoreToMemory}}
\index{StoreToMemory@{StoreToMemory}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{StoreToMemory()}{StoreToMemory()}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}}}]{dst,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 54 of file liftoff-\/assembler-\/s390-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{56                                             \{}
\DoxyCodeLine{57   \textcolor{keywordflow}{if} (src.is\_reg()) \{}
\DoxyCodeLine{58     \textcolor{keywordflow}{switch} (src.kind()) \{}
\DoxyCodeLine{59       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{60         assm-\/>StoreU16(src.reg().gp(), dst);}
\DoxyCodeLine{61         \textcolor{keywordflow}{break};}
\DoxyCodeLine{62       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{63         assm-\/>StoreU32(src.reg().gp(), dst);}
\DoxyCodeLine{64         \textcolor{keywordflow}{break};}
\DoxyCodeLine{65       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{66         assm-\/>StoreU64(src.reg().gp(), dst);}
\DoxyCodeLine{67         \textcolor{keywordflow}{break};}
\DoxyCodeLine{68       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{69         assm-\/>StoreF32(src.reg().fp(), dst);}
\DoxyCodeLine{70         \textcolor{keywordflow}{break};}
\DoxyCodeLine{71       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{72         assm-\/>StoreF64(src.reg().fp(), dst);}
\DoxyCodeLine{73         \textcolor{keywordflow}{break};}
\DoxyCodeLine{74       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{75         assm-\/>StoreV128(src.reg().fp(), dst, scratch);}
\DoxyCodeLine{76         \textcolor{keywordflow}{break};}
\DoxyCodeLine{77       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{78         \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{79     \}}
\DoxyCodeLine{80   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (src.is\_const()) \{}
\DoxyCodeLine{81     \textcolor{keywordflow}{if} (src.kind() == kI32) \{}
\DoxyCodeLine{82       assm-\/>mov(scratch, Operand(src.i32\_const()));}
\DoxyCodeLine{83       assm-\/>StoreU32(scratch, dst);}
\DoxyCodeLine{84     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{85       assm-\/>mov(scratch, Operand(\textcolor{keyword}{static\_cast<}int64\_t\textcolor{keyword}{>}(src.i32\_const())));}
\DoxyCodeLine{86       assm-\/>StoreU64(scratch, dst);}
\DoxyCodeLine{87     \}}
\DoxyCodeLine{88   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb2eeb24dfcb7dd107368ce803dc860a}{value\_kind\_size}}(src.kind()) == 4) \{}
\DoxyCodeLine{89     assm-\/>LoadU32(scratch, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{liftoff::GetStackSlot}}(src.offset()), scratch);}
\DoxyCodeLine{90     assm-\/>StoreU32(scratch, dst);}
\DoxyCodeLine{91   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{92     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(8, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb2eeb24dfcb7dd107368ce803dc860a}{value\_kind\_size}}(src.kind()));}
\DoxyCodeLine{93     assm-\/>LoadU64(scratch, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{liftoff::GetStackSlot}}(src.offset()), scratch);}
\DoxyCodeLine{94     assm-\/>StoreU64(scratch, dst);}
\DoxyCodeLine{95   \}}
\DoxyCodeLine{96 \}}

\end{DoxyCode}


References DCHECK\+\_\+\+EQ, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), Get\+Stack\+Slot(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::i32\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+reg(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::kind(), v8\+::internal\+::k\+S128, v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+U32(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+U64(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::offset(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::reg(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+F32(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+F64(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+U16(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+U32(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+U64(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+V128(), v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::wasm\+::value\+\_\+kind\+\_\+size().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5e79b2e501f872c10f0f5f799722ddc7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_addf316e265738c96d1fa6a7a60df6756}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_addf316e265738c96d1fa6a7a60df6756}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!StoreToMemory@{StoreToMemory}}
\index{StoreToMemory@{StoreToMemory}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{StoreToMemory()}{StoreToMemory()}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}}}]{dst,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 91 of file liftoff-\/assembler-\/ppc-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{93                                                                 \{}
\DoxyCodeLine{94   \textcolor{keywordflow}{if} (src.is\_reg()) \{}
\DoxyCodeLine{95     \textcolor{keywordflow}{switch} (src.kind()) \{}
\DoxyCodeLine{96       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{97         assm-\/>StoreU16(src.reg().gp(), dst, scratch1);}
\DoxyCodeLine{98         \textcolor{keywordflow}{break};}
\DoxyCodeLine{99       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{100         assm-\/>StoreU32(src.reg().gp(), dst, scratch1);}
\DoxyCodeLine{101         \textcolor{keywordflow}{break};}
\DoxyCodeLine{102       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{103         assm-\/>StoreU64(src.reg().gp(), dst, scratch1);}
\DoxyCodeLine{104         \textcolor{keywordflow}{break};}
\DoxyCodeLine{105       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{106         assm-\/>StoreF32(src.reg().fp(), dst, scratch1);}
\DoxyCodeLine{107         \textcolor{keywordflow}{break};}
\DoxyCodeLine{108       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{109         assm-\/>StoreF64(src.reg().fp(), dst, scratch1);}
\DoxyCodeLine{110         \textcolor{keywordflow}{break};}
\DoxyCodeLine{111       \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{112         assm-\/>StoreSimd128(src.reg().fp().toSimd(), dst, scratch1);}
\DoxyCodeLine{113         \textcolor{keywordflow}{break};}
\DoxyCodeLine{114       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{115         \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{116     \}}
\DoxyCodeLine{117   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (src.is\_const()) \{}
\DoxyCodeLine{118     \textcolor{keywordflow}{if} (src.kind() == kI32) \{}
\DoxyCodeLine{119       assm-\/>mov(scratch2, Operand(src.i32\_const()));}
\DoxyCodeLine{120       assm-\/>StoreU32(scratch2, dst, scratch1);}
\DoxyCodeLine{121     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{122       assm-\/>mov(scratch2, Operand(\textcolor{keyword}{static\_cast<}int64\_t\textcolor{keyword}{>}(src.i32\_const())));}
\DoxyCodeLine{123       assm-\/>StoreU64(scratch2, dst, scratch1);}
\DoxyCodeLine{124     \}}
\DoxyCodeLine{125   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb2eeb24dfcb7dd107368ce803dc860a}{value\_kind\_size}}(src.kind()) == 4) \{}
\DoxyCodeLine{126     assm-\/>LoadU32(scratch2, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af175f84e1d73a8f505de6ade93340790}{liftoff::GetStackSlot}}(src.offset()), scratch1);}
\DoxyCodeLine{127     assm-\/>StoreU32(scratch2, dst, scratch1);}
\DoxyCodeLine{128   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{129     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(8, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb2eeb24dfcb7dd107368ce803dc860a}{value\_kind\_size}}(src.kind()));}
\DoxyCodeLine{130     assm-\/>LoadU64(scratch2, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af175f84e1d73a8f505de6ade93340790}{liftoff::GetStackSlot}}(src.offset()), scratch1);}
\DoxyCodeLine{131     assm-\/>StoreU64(scratch2, dst, scratch1);}
\DoxyCodeLine{132   \}}
\DoxyCodeLine{133 \}}

\end{DoxyCode}


References DCHECK\+\_\+\+EQ, v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), Get\+Stack\+Slot(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::i32\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+reg(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::kind(), v8\+::internal\+::k\+S128, v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+U32(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+U64(), v8\+::internal\+::\+Macro\+Assembler\+::mov(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::offset(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::reg(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+F32(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+F64(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+Simd128(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+U16(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+U32(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+U64(), v8\+::internal\+::\+Double\+Register\+::to\+Simd(), v8\+::internal\+::\+UNREACHABLE(), and v8\+::internal\+::wasm\+::value\+\_\+kind\+\_\+size().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_addf316e265738c96d1fa6a7a60df6756_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa39802e69f81532fdaefdf9e9a9ffc22}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa39802e69f81532fdaefdf9e9a9ffc22}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!StoreToMemory@{StoreToMemory}}
\index{StoreToMemory@{StoreToMemory}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{StoreToMemory()}{StoreToMemory()}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{dst,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_abae15ac4566e3e9066a5b50cdaea10cc}{Liftoff\+Assembler\+::\+Var\+State}} \&}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 134 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{135                                                                \{}
\DoxyCodeLine{136   \textcolor{keywordflow}{if} (src.is\_reg()) \{}
\DoxyCodeLine{137     \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa39802e69f81532fdaefdf9e9a9ffc22}{liftoff::StoreToMemory}}(assm, dst, src.reg(), src.kind());}
\DoxyCodeLine{138   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (src.is\_const()) \{}
\DoxyCodeLine{139     \textcolor{keywordflow}{if} (src.kind() == kI32) \{}
\DoxyCodeLine{140       assm-\/>movl(dst, Immediate(src.i32\_const()));}
\DoxyCodeLine{141     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{142       assm-\/>MacroAssembler::Move(dst, \textcolor{keyword}{static\_cast<}int64\_t\textcolor{keyword}{>}(src.i32\_const()));}
\DoxyCodeLine{143     \}}
\DoxyCodeLine{144   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb2eeb24dfcb7dd107368ce803dc860a}{value\_kind\_size}}(src.kind()) == 4) \{}
\DoxyCodeLine{145     \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(src.is\_stack());}
\DoxyCodeLine{146     assm-\/>movl(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{liftoff::GetStackSlot}}(src.offset()));}
\DoxyCodeLine{147     assm-\/>movl(dst, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}});}
\DoxyCodeLine{148   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{149     \mbox{\hyperlink{src_2base_2logging_8h_ae17f8119c108cf3070bad3449c7e0006}{DCHECK}}(src.is\_stack());}
\DoxyCodeLine{150     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(8, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb2eeb24dfcb7dd107368ce803dc860a}{value\_kind\_size}}(src.kind()));}
\DoxyCodeLine{151     assm-\/>movq(\mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{liftoff::GetStackSlot}}(src.offset()));}
\DoxyCodeLine{152     assm-\/>movq(dst, \mbox{\hyperlink{namespacev8_1_1internal_a86d3328383670dd58368a5f91326793a}{kScratchRegister}});}
\DoxyCodeLine{153   \}}
\DoxyCodeLine{154 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, Get\+Stack\+Slot(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::i32\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+const(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+reg(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::is\+\_\+stack(), v8\+::internal\+::k\+I32, v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::kind(), v8\+::internal\+::k\+Scratch\+Register, v8\+::internal\+::\+Assembler\+::movl(), v8\+::internal\+::\+Assembler\+::movq(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::offset(), v8\+::internal\+::wasm\+::\+Liftoff\+Var\+State\+::reg(), Store\+To\+Memory(), and v8\+::internal\+::wasm\+::value\+\_\+kind\+\_\+size().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa39802e69f81532fdaefdf9e9a9ffc22_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a45a81b15716cf112e06a575bc2c216ff}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a45a81b15716cf112e06a575bc2c216ff}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!StoreToMemory@{StoreToMemory}}
\index{StoreToMemory@{StoreToMemory}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{StoreToMemory()}{StoreToMemory()}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegister}{Liftoff\+Register}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_a3c3af68913657ea09674c213ad0a3641}{Value\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 105 of file liftoff-\/assembler-\/x64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{106                                                                \{}
\DoxyCodeLine{107   \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{108     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a1201e21104cbb7ea3a7c362efcb325a3}{kI16}}:}
\DoxyCodeLine{109       assm-\/>movw(dst, src.gp());}
\DoxyCodeLine{110       \textcolor{keywordflow}{break};}
\DoxyCodeLine{111     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a0a0ecdb4eded286c722877578774a293}{kI32}}:}
\DoxyCodeLine{112       assm-\/>movl(dst, src.gp());}
\DoxyCodeLine{113       \textcolor{keywordflow}{break};}
\DoxyCodeLine{114     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a6601e7b0f7c0f03d9ffa9f222c82e6a0}{kI64}}:}
\DoxyCodeLine{115     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210aafd4fc7d3d7d9d9bc84ef9f0fd3d09c3}{kRefNull}}:}
\DoxyCodeLine{116     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210ab5b96df89f6d4b5436a728a5a4014d83}{kRef}}:}
\DoxyCodeLine{117       \textcolor{comment}{// Stack slots are uncompressed even when heap pointers are compressed.}}
\DoxyCodeLine{118       assm-\/>movq(dst, src.gp());}
\DoxyCodeLine{119       \textcolor{keywordflow}{break};}
\DoxyCodeLine{120     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a941c992a0e3d2eb28203202730996ba2}{kF32}}:}
\DoxyCodeLine{121       assm-\/>Movss(dst, src.fp());}
\DoxyCodeLine{122       \textcolor{keywordflow}{break};}
\DoxyCodeLine{123     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210a5234930e162acb53b17e178221057319}{kF64}}:}
\DoxyCodeLine{124       assm-\/>Movsd(dst, src.fp());}
\DoxyCodeLine{125       \textcolor{keywordflow}{break};}
\DoxyCodeLine{126     \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_abb767b639fb9b3ebabe15c8e91e99210af99a6cf928bc2257d654d6301969318c}{kS128}}:}
\DoxyCodeLine{127       assm-\/>Movdqu(dst, src.fp());}
\DoxyCodeLine{128       \textcolor{keywordflow}{break};}
\DoxyCodeLine{129     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{130       \mbox{\hyperlink{src_2base_2logging_8h_a0bc63b24b654ca433be7b97a3edde132}{UNREACHABLE}}();}
\DoxyCodeLine{131   \}}
\DoxyCodeLine{132 \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::fp(), v8\+::internal\+::wasm\+::\+Liftoff\+Register\+::gp(), v8\+::internal\+::k\+F32, v8\+::internal\+::k\+F64, v8\+::internal\+::k\+I16, v8\+::internal\+::k\+I32, v8\+::internal\+::k\+I64, v8\+::internal\+::k\+Ref, v8\+::internal\+::k\+Ref\+Null, v8\+::internal\+::k\+S128, v8\+::internal\+::\+Assembler\+::movl(), v8\+::internal\+::\+Assembler\+::movq(), v8\+::internal\+::\+Assembler\+::movw(), and v8\+::internal\+::\+UNREACHABLE().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a45a81b15716cf112e06a575bc2c216ff_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_af235e0902cf4fbd4131a93f64a84552d}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_af235e0902cf4fbd4131a93f64a84552d}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Sub@{Sub}}
\index{Sub@{Sub}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Sub()}{Sub()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Sub (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1096 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1097                               \{}
\DoxyCodeLine{1098   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} sub(dst, lhs, rhs);}
\DoxyCodeLine{1099 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Arch\+Instruction(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Sub(), v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{loop-\/unrolling-\/reducer.\+cc\}\+::\+Next(), v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process(), v8\+::internal\+::anonymous\+\_\+namespace\{runtime-\/regexp.\+cc\}\+::\+Reg\+Exp\+Match\+Global\+Atom\+\_\+\+One\+Char\+Pattern(), v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Simd\+Op(), v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/assembler-\/arm64.\+cc\}\+::\+Sub\+Size\+And\+Tag\+Object(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Typer\+::\+Type\+Float\+Binop().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_af235e0902cf4fbd4131a93f64a84552d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc68fba13d62f020ba376f9d5a806de}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc68fba13d62f020ba376f9d5a806de}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!Xor@{Xor}}
\index{Xor@{Xor}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{Xor()}{Xor()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ac81d27d6edb00aeed62a3e4745b8cba0}{void}} v8\+::internal\+::wasm\+::liftoff\+::\+Xor (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler}{Liftoff\+Assembler}} $\ast$}]{lasm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rhs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1111 of file liftoff-\/assembler-\/arm-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1112                               \{}
\DoxyCodeLine{1113   \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} eor(dst, lhs, rhs);}
\DoxyCodeLine{1114 \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Arch\+Instruction(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Atomic\+Xor(), v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler\+RISCV\+::\+Check\+Special\+Class\+Ranges(), v8\+::internal\+::\+Macro\+Assembler\+::\+Negate\+Bool(), and v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc68fba13d62f020ba376f9d5a806de_icgraph}
\end{center}
\end{figure}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1bc6aefe031a11152fc27cecc3d0fdb8}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kByteRegs@{kByteRegs}}
\index{kByteRegs@{kByteRegs}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kByteRegs}{kByteRegs}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffRegList}{Liftoff\+Reg\+List}} v8\+::internal\+::wasm\+::liftoff\+::k\+Byte\+Regs\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{=}
\DoxyCodeLine{    LiftoffRegList::FromBits<\mbox{\hyperlink{namespacev8_1_1internal_a56a42bc7828cb67b2ccd0904fcad6608}{RegList}}\{eax, ecx, edx\}.\mbox{\hyperlink{classv8_1_1internal_1_1RegListBase_ae72b648167186792e2a8be007e5458bd}{bits}}()>()}

\end{DoxyCode}


Definition at line 47 of file liftoff-\/assembler-\/ia32-\/inl.\+h.



Referenced by Atomic\+Add\+Or\+Sub\+Or\+Exchange32(), and Get\+Tmp\+Byte\+Register().

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae36b5a92de1655749a9b92ba8e7941d8}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae36b5a92de1655749a9b92ba8e7941d8}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kHalfStackSlotSize@{kHalfStackSlotSize}}
\index{kHalfStackSlotSize@{kHalfStackSlotSize}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kHalfStackSlotSize}{kHalfStackSlotSize}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classint}{int}} v8\+::internal\+::wasm\+::liftoff\+::k\+Half\+Stack\+Slot\+Size = \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1LiftoffAssembler_ab68dce19070853e0707abd4f767fd04d}{Liftoff\+Assembler\+::k\+Stack\+Slot\+Size}} $>$$>$ 1\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 56 of file liftoff-\/assembler-\/arm-\/inl.\+h.



Referenced by Load(), and Store().

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a199a8905e6ad71cd77470c2dfdce9039}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a199a8905e6ad71cd77470c2dfdce9039}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kHighWordOffset@{kHighWordOffset}}
\index{kHighWordOffset@{kHighWordOffset}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kHighWordOffset}{kHighWordOffset}}
{\footnotesize\ttfamily constexpr int32\+\_\+t v8\+::internal\+::wasm\+::liftoff\+::k\+High\+Word\+Offset = 4\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 48 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ab8538520579e39cb56c092a04507c8}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ab8538520579e39cb56c092a04507c8}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kInstanceDataOperand@{kInstanceDataOperand}}
\index{kInstanceDataOperand@{kInstanceDataOperand}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kInstanceDataOperand}{kInstanceDataOperand}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} v8\+::internal\+::wasm\+::liftoff\+::k\+Instance\+Data\+Operand\hspace{0.3cm}{\ttfamily [constexpr]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{=}
\DoxyCodeLine{    \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{GetStackSlot}}(WasmLiftoffFrameConstants::kInstanceDataOffset)}

\end{DoxyCode}


Definition at line 53 of file liftoff-\/assembler-\/x64-\/inl.\+h.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4e2c88a1b277edff4d5512cea33585d7}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4e2c88a1b277edff4d5512cea33585d7}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kLowWordOffset@{kLowWordOffset}}
\index{kLowWordOffset@{kLowWordOffset}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kLowWordOffset}{kLowWordOffset}}
{\footnotesize\ttfamily constexpr int32\+\_\+t v8\+::internal\+::wasm\+::liftoff\+::k\+Low\+Word\+Offset = 0\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 47 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a409f416d91bd9b39a951ce75b58ee8cf}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a409f416d91bd9b39a951ce75b58ee8cf}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kOSRTargetSlot@{kOSRTargetSlot}}
\index{kOSRTargetSlot@{kOSRTargetSlot}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kOSRTargetSlot}{kOSRTargetSlot}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} v8\+::internal\+::wasm\+::liftoff\+::k\+OSRTarget\+Slot = \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{Get\+Stack\+Slot}}(k\+OSRTarget\+Offset)\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 56 of file liftoff-\/assembler-\/x64-\/inl.\+h.

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9d09d5ad187c43ec72afa1aa84afc652}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9d09d5ad187c43ec72afa1aa84afc652}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kPatchInstructionsRequired@{kPatchInstructionsRequired}}
\index{kPatchInstructionsRequired@{kPatchInstructionsRequired}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kPatchInstructionsRequired}{kPatchInstructionsRequired}}
{\footnotesize\ttfamily constexpr int32\+\_\+t v8\+::internal\+::wasm\+::liftoff\+::k\+Patch\+Instructions\+Required = 3\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 55 of file liftoff-\/assembler-\/arm-\/inl.\+h.



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Patch\+Prepare\+Stack\+Frame(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Prepare\+Stack\+Frame().

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4a8bc4aa963280cb0a3f347b49fd8b12}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kScratchDoubleReg@{kScratchDoubleReg}}
\index{kScratchDoubleReg@{kScratchDoubleReg}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kScratchDoubleReg}{kScratchDoubleReg}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} v8\+::internal\+::wasm\+::liftoff\+::k\+Scratch\+Double\+Reg = xmm7\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 215 of file liftoff-\/assembler-\/ia32-\/inl.\+h.



Referenced by Emit\+All\+True(), Emit\+Simd\+Non\+Commutative\+Bin\+Op(), Emit\+Simd\+Shift\+Op(), Emit\+Truncate\+Float\+To\+Int(), and I32x4\+Ext\+Mul\+Helper().

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_abfac21c6f172a1f7ea739191eaa149bd}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_abfac21c6f172a1f7ea739191eaa149bd}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kScratchDoubleReg2@{kScratchDoubleReg2}}
\index{kScratchDoubleReg2@{kScratchDoubleReg2}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kScratchDoubleReg2}{kScratchDoubleReg2}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} v8\+::internal\+::wasm\+::liftoff\+::k\+Scratch\+Double\+Reg2 = xmm0\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 216 of file liftoff-\/assembler-\/ia32-\/inl.\+h.



Referenced by Emit\+Truncate\+Float\+To\+Int().

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0190ce9fd95671b3d0e5c29930540424}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0190ce9fd95671b3d0e5c29930540424}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kScratchRegister2@{kScratchRegister2}}
\index{kScratchRegister2@{kScratchRegister2}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kScratchRegister2}{kScratchRegister2}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::wasm\+::liftoff\+::k\+Scratch\+Register2 = \mbox{\hyperlink{namespacev8_1_1internal_ab9a366b114762fc880a39cf87d6ad94b}{r11}}\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 35 of file liftoff-\/assembler-\/x64-\/inl.\+h.



Referenced by Get\+Mem\+Op().

\mbox{\Hypertarget{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab9a1f4c6a2d0218fe390a6715ec4e8b3}\label{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab9a1f4c6a2d0218fe390a6715ec4e8b3}} 
\index{v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}!kSubSpSize@{kSubSpSize}}
\index{kSubSpSize@{kSubSpSize}!v8::internal::wasm::liftoff@{v8::internal::wasm::liftoff}}
\doxysubsubsection{\texorpdfstring{kSubSpSize}{kSubSpSize}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classint}{int}} v8\+::internal\+::wasm\+::liftoff\+::k\+Sub\+Sp\+Size = 6\hspace{0.3cm}{\ttfamily [constexpr]}}



Definition at line 220 of file liftoff-\/assembler-\/ia32-\/inl.\+h.

