

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Wed Aug 30 08:42:31 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.058 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1478|     1478| 19.300 us | 19.300 us |  1478|  1478|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i3_l_j2  |     1300|     1300|        14|          9|          1|   144|    yes   |
        |- l_update_i4_l_j3   |      161|      161|        19|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|    1236|   2546|    -|
|Memory           |        0|      -|      64|      6|    0|
|Multiplexer      |        -|      -|       -|    566|    -|
|Register         |        0|      -|     501|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1801|   3470|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Bert_layer_fadd_3bkb_U256  |Bert_layer_fadd_3bkb  |        0|      2|  205|   390|    0|
    |Bert_layer_fdiv_3hbi_U257  |Bert_layer_fdiv_3hbi  |        0|      0|  761|   994|    0|
    |Bert_layer_fexp_3ibs_U258  |Bert_layer_fexp_3ibs  |        0|      1|  270|  1032|    0|
    |Bert_layer_mux_16fYi_U259  |Bert_layer_mux_16fYi  |        0|      0|    0|    65|    0|
    |Bert_layer_mux_16fYi_U260  |Bert_layer_mux_16fYi  |        0|      0|    0|    65|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                      |                      |        0|      3| 1236|  2546|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |inp_sumRow_U  |Softmax_layer_inpg8j  |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln113_fu_662_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln116_fu_750_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln125_fu_840_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln128_fu_960_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln131_fu_936_p2       |     +    |      0|  0|  15|           7|           7|
    |i3_fu_668_p2              |     +    |      0|  0|  13|           1|           4|
    |i4_fu_846_p2              |     +    |      0|  0|  13|           1|           4|
    |j2_fu_829_p2              |     +    |      0|  0|  13|           4|           1|
    |j3_fu_986_p2              |     +    |      0|  0|  13|           4|           1|
    |v41_fu_645_p2             |     +    |      0|  0|  13|           4|           1|
    |sub_ln116_fu_726_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln128_fu_908_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln131_fu_926_p2       |     -    |      0|  0|  15|           7|           7|
    |icmp_ln110_fu_639_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln113_fu_656_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln114_fu_674_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln125_fu_834_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln126_fu_852_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln116_1_fu_688_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln116_fu_680_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln128_1_fu_866_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln128_fu_858_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 256|         100|          90|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter18                 |   9|          2|    1|          2|
    |ap_phi_mux_i3_0_phi_fu_551_p4            |   9|          2|    4|          8|
    |ap_phi_mux_i4_0_phi_fu_584_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_540_p4  |   9|          2|    8|         16|
    |ap_phi_mux_j2_0_phi_fu_562_p4            |   9|          2|    4|          8|
    |i3_0_reg_547                             |   9|          2|    4|          8|
    |i4_0_reg_580                             |   9|          2|    4|          8|
    |indvar_flatten14_reg_569                 |   9|          2|    8|         16|
    |indvar_flatten_reg_536                   |   9|          2|    8|         16|
    |inp_sumRow_address0                      |  27|          5|    4|         20|
    |inp_sumRow_d0                            |  15|          3|   32|         96|
    |j2_0_reg_558                             |   9|          2|    4|          8|
    |j3_0_reg_591                             |   9|          2|    4|          8|
    |v38_0_0_address0                         |  21|          4|    4|         16|
    |v38_0_1_address0                         |  21|          4|    4|         16|
    |v38_0_2_address0                         |  21|          4|    4|         16|
    |v38_0_3_address0                         |  21|          4|    4|         16|
    |v38_1_0_address0                         |  21|          4|    4|         16|
    |v38_1_1_address0                         |  21|          4|    4|         16|
    |v38_1_2_address0                         |  21|          4|    4|         16|
    |v38_1_3_address0                         |  21|          4|    4|         16|
    |v38_2_0_address0                         |  21|          4|    4|         16|
    |v38_2_1_address0                         |  21|          4|    4|         16|
    |v38_2_2_address0                         |  21|          4|    4|         16|
    |v38_2_3_address0                         |  21|          4|    4|         16|
    |v38_3_0_address0                         |  21|          4|    4|         16|
    |v38_3_1_address0                         |  21|          4|    4|         16|
    |v38_3_2_address0                         |  21|          4|    4|         16|
    |v38_3_3_address0                         |  21|          4|    4|         16|
    |v41_0_reg_525                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 566|        115|  160|        505|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln113_reg_1064                 |   8|   0|    8|          0|
    |add_ln131_reg_1210                 |   7|   0|    7|          0|
    |ap_CS_fsm                          |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9            |   1|   0|    1|          0|
    |i3_0_reg_547                       |   4|   0|    4|          0|
    |i4_0_reg_580                       |   4|   0|    4|          0|
    |icmp_ln113_reg_1060                |   1|   0|    1|          0|
    |icmp_ln113_reg_1060_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln125_reg_1190                |   1|   0|    1|          0|
    |indvar_flatten14_reg_569           |   8|   0|    8|          0|
    |indvar_flatten_reg_536             |   8|   0|    8|          0|
    |inp_sumRow_addr_2_reg_1175         |   4|   0|    4|          0|
    |j2_0_reg_558                       |   4|   0|    4|          0|
    |j2_reg_1185                        |   4|   0|    4|          0|
    |j3_0_reg_591                       |   4|   0|    4|          0|
    |reg_633                            |  32|   0|   32|          0|
    |select_ln116_1_reg_1074            |   4|   0|    4|          0|
    |select_ln116_reg_1069              |   4|   0|    4|          0|
    |select_ln128_1_reg_1199            |   4|   0|    4|          0|
    |trunc_ln116_1_reg_1085             |   2|   0|    2|          0|
    |trunc_ln116_reg_1080               |   2|   0|    2|          0|
    |trunc_ln128_1_reg_1215             |   2|   0|    2|          0|
    |trunc_ln128_reg_1205               |   2|   0|    2|          0|
    |v38_0_0_addr_reg_1090              |   4|   0|    4|          0|
    |v38_0_1_addr_reg_1095              |   4|   0|    4|          0|
    |v38_0_2_addr_reg_1100              |   4|   0|    4|          0|
    |v38_0_3_addr_reg_1105              |   4|   0|    4|          0|
    |v38_1_0_addr_reg_1110              |   4|   0|    4|          0|
    |v38_1_1_addr_reg_1115              |   4|   0|    4|          0|
    |v38_1_2_addr_reg_1120              |   4|   0|    4|          0|
    |v38_1_3_addr_reg_1125              |   4|   0|    4|          0|
    |v38_2_0_addr_reg_1130              |   4|   0|    4|          0|
    |v38_2_1_addr_reg_1135              |   4|   0|    4|          0|
    |v38_2_2_addr_reg_1140              |   4|   0|    4|          0|
    |v38_2_3_addr_reg_1145              |   4|   0|    4|          0|
    |v38_3_0_addr_reg_1150              |   4|   0|    4|          0|
    |v38_3_1_addr_reg_1155              |   4|   0|    4|          0|
    |v38_3_2_addr_reg_1160              |   4|   0|    4|          0|
    |v38_3_3_addr_reg_1165              |   4|   0|    4|          0|
    |v41_0_reg_525                      |   4|   0|    4|          0|
    |v46_reg_1180                       |  32|   0|   32|          0|
    |v51_reg_1310                       |  32|   0|   32|          0|
    |v53_reg_1315                       |  32|   0|   32|          0|
    |add_ln131_reg_1210                 |  64|  32|    7|          0|
    |icmp_ln125_reg_1190                |  64|  32|    1|          0|
    |trunc_ln128_reg_1205               |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 501|  96|  319|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_done           | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|v38_0_0_address0  | out |    4|  ap_memory |    v38_0_0    |     array    |
|v38_0_0_ce0       | out |    1|  ap_memory |    v38_0_0    |     array    |
|v38_0_0_we0       | out |    1|  ap_memory |    v38_0_0    |     array    |
|v38_0_0_d0        | out |   32|  ap_memory |    v38_0_0    |     array    |
|v38_0_0_q0        |  in |   32|  ap_memory |    v38_0_0    |     array    |
|v38_0_1_address0  | out |    4|  ap_memory |    v38_0_1    |     array    |
|v38_0_1_ce0       | out |    1|  ap_memory |    v38_0_1    |     array    |
|v38_0_1_we0       | out |    1|  ap_memory |    v38_0_1    |     array    |
|v38_0_1_d0        | out |   32|  ap_memory |    v38_0_1    |     array    |
|v38_0_1_q0        |  in |   32|  ap_memory |    v38_0_1    |     array    |
|v38_0_2_address0  | out |    4|  ap_memory |    v38_0_2    |     array    |
|v38_0_2_ce0       | out |    1|  ap_memory |    v38_0_2    |     array    |
|v38_0_2_we0       | out |    1|  ap_memory |    v38_0_2    |     array    |
|v38_0_2_d0        | out |   32|  ap_memory |    v38_0_2    |     array    |
|v38_0_2_q0        |  in |   32|  ap_memory |    v38_0_2    |     array    |
|v38_0_3_address0  | out |    4|  ap_memory |    v38_0_3    |     array    |
|v38_0_3_ce0       | out |    1|  ap_memory |    v38_0_3    |     array    |
|v38_0_3_we0       | out |    1|  ap_memory |    v38_0_3    |     array    |
|v38_0_3_d0        | out |   32|  ap_memory |    v38_0_3    |     array    |
|v38_0_3_q0        |  in |   32|  ap_memory |    v38_0_3    |     array    |
|v38_1_0_address0  | out |    4|  ap_memory |    v38_1_0    |     array    |
|v38_1_0_ce0       | out |    1|  ap_memory |    v38_1_0    |     array    |
|v38_1_0_we0       | out |    1|  ap_memory |    v38_1_0    |     array    |
|v38_1_0_d0        | out |   32|  ap_memory |    v38_1_0    |     array    |
|v38_1_0_q0        |  in |   32|  ap_memory |    v38_1_0    |     array    |
|v38_1_1_address0  | out |    4|  ap_memory |    v38_1_1    |     array    |
|v38_1_1_ce0       | out |    1|  ap_memory |    v38_1_1    |     array    |
|v38_1_1_we0       | out |    1|  ap_memory |    v38_1_1    |     array    |
|v38_1_1_d0        | out |   32|  ap_memory |    v38_1_1    |     array    |
|v38_1_1_q0        |  in |   32|  ap_memory |    v38_1_1    |     array    |
|v38_1_2_address0  | out |    4|  ap_memory |    v38_1_2    |     array    |
|v38_1_2_ce0       | out |    1|  ap_memory |    v38_1_2    |     array    |
|v38_1_2_we0       | out |    1|  ap_memory |    v38_1_2    |     array    |
|v38_1_2_d0        | out |   32|  ap_memory |    v38_1_2    |     array    |
|v38_1_2_q0        |  in |   32|  ap_memory |    v38_1_2    |     array    |
|v38_1_3_address0  | out |    4|  ap_memory |    v38_1_3    |     array    |
|v38_1_3_ce0       | out |    1|  ap_memory |    v38_1_3    |     array    |
|v38_1_3_we0       | out |    1|  ap_memory |    v38_1_3    |     array    |
|v38_1_3_d0        | out |   32|  ap_memory |    v38_1_3    |     array    |
|v38_1_3_q0        |  in |   32|  ap_memory |    v38_1_3    |     array    |
|v38_2_0_address0  | out |    4|  ap_memory |    v38_2_0    |     array    |
|v38_2_0_ce0       | out |    1|  ap_memory |    v38_2_0    |     array    |
|v38_2_0_we0       | out |    1|  ap_memory |    v38_2_0    |     array    |
|v38_2_0_d0        | out |   32|  ap_memory |    v38_2_0    |     array    |
|v38_2_0_q0        |  in |   32|  ap_memory |    v38_2_0    |     array    |
|v38_2_1_address0  | out |    4|  ap_memory |    v38_2_1    |     array    |
|v38_2_1_ce0       | out |    1|  ap_memory |    v38_2_1    |     array    |
|v38_2_1_we0       | out |    1|  ap_memory |    v38_2_1    |     array    |
|v38_2_1_d0        | out |   32|  ap_memory |    v38_2_1    |     array    |
|v38_2_1_q0        |  in |   32|  ap_memory |    v38_2_1    |     array    |
|v38_2_2_address0  | out |    4|  ap_memory |    v38_2_2    |     array    |
|v38_2_2_ce0       | out |    1|  ap_memory |    v38_2_2    |     array    |
|v38_2_2_we0       | out |    1|  ap_memory |    v38_2_2    |     array    |
|v38_2_2_d0        | out |   32|  ap_memory |    v38_2_2    |     array    |
|v38_2_2_q0        |  in |   32|  ap_memory |    v38_2_2    |     array    |
|v38_2_3_address0  | out |    4|  ap_memory |    v38_2_3    |     array    |
|v38_2_3_ce0       | out |    1|  ap_memory |    v38_2_3    |     array    |
|v38_2_3_we0       | out |    1|  ap_memory |    v38_2_3    |     array    |
|v38_2_3_d0        | out |   32|  ap_memory |    v38_2_3    |     array    |
|v38_2_3_q0        |  in |   32|  ap_memory |    v38_2_3    |     array    |
|v38_3_0_address0  | out |    4|  ap_memory |    v38_3_0    |     array    |
|v38_3_0_ce0       | out |    1|  ap_memory |    v38_3_0    |     array    |
|v38_3_0_we0       | out |    1|  ap_memory |    v38_3_0    |     array    |
|v38_3_0_d0        | out |   32|  ap_memory |    v38_3_0    |     array    |
|v38_3_0_q0        |  in |   32|  ap_memory |    v38_3_0    |     array    |
|v38_3_1_address0  | out |    4|  ap_memory |    v38_3_1    |     array    |
|v38_3_1_ce0       | out |    1|  ap_memory |    v38_3_1    |     array    |
|v38_3_1_we0       | out |    1|  ap_memory |    v38_3_1    |     array    |
|v38_3_1_d0        | out |   32|  ap_memory |    v38_3_1    |     array    |
|v38_3_1_q0        |  in |   32|  ap_memory |    v38_3_1    |     array    |
|v38_3_2_address0  | out |    4|  ap_memory |    v38_3_2    |     array    |
|v38_3_2_ce0       | out |    1|  ap_memory |    v38_3_2    |     array    |
|v38_3_2_we0       | out |    1|  ap_memory |    v38_3_2    |     array    |
|v38_3_2_d0        | out |   32|  ap_memory |    v38_3_2    |     array    |
|v38_3_2_q0        |  in |   32|  ap_memory |    v38_3_2    |     array    |
|v38_3_3_address0  | out |    4|  ap_memory |    v38_3_3    |     array    |
|v38_3_3_ce0       | out |    1|  ap_memory |    v38_3_3    |     array    |
|v38_3_3_we0       | out |    1|  ap_memory |    v38_3_3    |     array    |
|v38_3_3_d0        | out |   32|  ap_memory |    v38_3_3    |     array    |
|v38_3_3_q0        |  in |   32|  ap_memory |    v38_3_3    |     array    |
|v39_0_address0    | out |    6|  ap_memory |     v39_0     |     array    |
|v39_0_ce0         | out |    1|  ap_memory |     v39_0     |     array    |
|v39_0_we0         | out |    1|  ap_memory |     v39_0     |     array    |
|v39_0_d0          | out |   32|  ap_memory |     v39_0     |     array    |
|v39_1_address0    | out |    6|  ap_memory |     v39_1     |     array    |
|v39_1_ce0         | out |    1|  ap_memory |     v39_1     |     array    |
|v39_1_we0         | out |    1|  ap_memory |     v39_1     |     array    |
|v39_1_d0          | out |   32|  ap_memory |     v39_1     |     array    |
|v39_2_address0    | out |    6|  ap_memory |     v39_2     |     array    |
|v39_2_ce0         | out |    1|  ap_memory |     v39_2     |     array    |
|v39_2_we0         | out |    1|  ap_memory |     v39_2     |     array    |
|v39_2_d0          | out |   32|  ap_memory |     v39_2     |     array    |
|v39_3_address0    | out |    6|  ap_memory |     v39_3     |     array    |
|v39_3_ce0         | out |    1|  ap_memory |     v39_3     |     array    |
|v39_3_we0         | out |    1|  ap_memory |     v39_3     |     array    |
|v39_3_d0          | out |   32|  ap_memory |     v39_3     |     array    |
+------------------+-----+-----+------------+---------------+--------------+

