	component sub_top is
		port (
			audio_0_external_interface_BCLK    : in  std_logic := 'X'; -- BCLK
			audio_0_external_interface_DACDAT  : out std_logic;        -- DACDAT
			audio_0_external_interface_DACLRCK : in  std_logic := 'X'; -- DACLRCK
			clk_clk                            : in  std_logic := 'X'; -- clk
			reset_reset_n                      : in  std_logic := 'X'  -- reset_n
		);
	end component sub_top;

