# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab07.srcs/sources_1/new/BCD 6.sv" \
"../../../../Lab07.srcs/sources_1/new/add3.sv" \
"../../../../Lab07.srcs/sim_2/new/BCD6_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
