// Seed: 2976009849
module module_0 (
    output tri   id_0,
    output uwire id_1#(.id_4(id_4), .id_5(1), .id_6(1), .id_7(1'b0 >> 1)),
    input  tri0  id_2
);
  wire id_8;
  assign id_8 = ~1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output logic id_2,
    input logic id_3,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    input uwire id_7
);
  always @(posedge 1) id_2 <= id_3;
  module_0(
      id_5, id_5, id_4
  );
endmodule
