 command line:
   E:\Programs\VHDL\Full_Adder\FULL_ADDER_TBW_tbxr.exe
     -intstyle  ise
     -tclbatch  genExpectedResults.cmd

Sat Mar 08 02:52:04 2014

Total Line Count = 752

 Elaboration time 0 sec.

 Estimate current memory usage 61.0345 Meg. 

 Total signals 10
 Total nets 5
 Total signal drivers 5
 Total blocks 7
 Total primitive blocks 1
 Total processes 4
isim batch on 
run all 
Simulator is doing circuit initialization process.
Finished circuit initialization process.
quit 

 Simulation time 0.03125 sec.

 Estimate current memory usage 69.247 Meg. 

Sat Mar 08 02:52:04 2014

