Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'clk' [C:/Users/Freez/OneDrive/Desktop/CMPSC/CMPEN331/Lab_5/Lab_5.srcs/sources_1/new/Datapath.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'eqb' [C:/Users/Freez/OneDrive/Desktop/CMPSC/CMPEN331/Lab_5/Lab_5.srcs/sources_1/new/Datapath.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegRTMux
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEPipelineRegister
Compiling module xil_defaultlib.ALUMultiplexer
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineRegister
Compiling module xil_defaultlib.WBMultiplexer
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
