Model {
  Name			  "seti_ct_xaui"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.793"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed Jun 21 16:23:39 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "lspitler"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat Mar 28 16:17:51 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:793>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "10"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "seti_ct_xaui"
    Location		    [38, 102, 705, 608]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [55, 22, 98, 65]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp70"
      speed		      "-7"
      package		      "ff1704"
      synthesis_tool	      "XST"
      directory		      "./seti_ct_xaui/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "ModelSim"
      Ports		      []
      Position		      [127, 21, 192, 69]
      FontName		      "Arial"
      SourceBlock	      "xbsIndex_r3/ModelSim"
      SourceType	      "ModelSim HDL Co-Simulation Interface"
      dir		      "./modelsim"
      waveform		      on
      leave_open	      on
      skip_compile	      off
      custom_scripts	      on
      post_vsim_script	      "dram_sim.do"
      startup_timeout	      "3600"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [235, 24, 281, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "BEE2_usr"
      ibob_linux	      off
      clk_src		      "usr_clk2x"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sys"
      Ports		      []
      Position		      [150, 155, 227, 222]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Specs?|Length of Specs?|CornerTurn De"
"lay"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "numSpecs=@1;length=@2;ct_delay=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^15|2^12|50"
      MaskTabNameString	      ",,"
      System {
	Name			"sys"
	Location		[31, 98, 1183, 784]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [1080, 415, 1125, 445]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  Position		  [1510, 250, 1540, 280]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant11"
	  Position		  [50, 495, 80, 525]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant12"
	  Position		  [1405, 340, 1435, 370]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  Position		  [115, 190, 145, 220]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant14"
	  Position		  [575, 134, 600, 156]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant15"
	  Ports			  [0, 1]
	  Position		  [85, 658, 125, 682]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant16"
	  Ports			  [0, 1]
	  Position		  [85, 728, 125, 752]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant17"
	  Ports			  [0, 1]
	  Position		  [85, 693, 125, 717]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant18"
	  Ports			  [0, 1]
	  Position		  [85, 763, 125, 787]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant19"
	  Ports			  [0, 1]
	  Position		  [85, 798, 125, 822]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [1195, 625, 1225, 655]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant21"
	  Ports			  [0, 1]
	  Position		  [1990, 413, 2030, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant22"
	  Ports			  [0, 1]
	  Position		  [1990, 448, 2030, 472]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant23"
	  Position		  [1760, 610, 1790, 640]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant24"
	  Ports			  [0, 1]
	  Position		  [1835, 483, 1875, 507]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant25"
	  Position		  [495, 85, 525, 115]
	  ShowName		  off
	  Value			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant26"
	  Ports			  [0, 1]
	  Position		  [1990, 658, 2030, 682]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant27"
	  Ports			  [0, 1]
	  Position		  [1990, 693, 2030, 717]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant28"
	  Position		  [1760, 810, 1790, 840]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant29"
	  Ports			  [0, 1]
	  Position		  [1995, 528, 2035, 552]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [1390, 825, 1420, 855]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant30"
	  Ports			  [0, 1]
	  Position		  [1990, 773, 2030, 797]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant31"
	  Ports			  [0, 1]
	  Position		  [1570, 369, 1595, 391]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant32"
	  Ports			  [0, 1]
	  Position		  [1835, 538, 1875, 562]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant33"
	  Ports			  [0, 1]
	  Position		  [1835, 703, 1875, 727]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant34"
	  Ports			  [0, 1]
	  Position		  [1835, 758, 1875, 782]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [70, 576, 115, 594]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  Position		  [1335, 770, 1365, 800]
	  ShowName		  off
	  Value			  "8"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [100, 405, 130, 435]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  Position		  [1510, 85, 1540, 115]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [500, 245, 540, 275]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "72"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [1065, 525, 1110, 555]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "72"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [135, 290, 180, 320]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [135, 320, 180, 350]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [1540, 170, 1585, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [1540, 200, 1585, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [330, 707, 370, 723]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [330, 747, 370, 763]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [330, 787, 370, 803]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [1610, 356, 1645, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  on
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [2, 1]
	  Position		  [145, 547, 195, 598]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  on
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [305, 650, 330, 680]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [910, 232, 935, 258]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [910, 287, 935, 313]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [1815, 511, 1870, 539]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [1815, 456, 1870, 484]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [510, 31, 565, 59]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [450, 56, 505, 84]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [1350, 696, 1405, 724]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [1415, 736, 1470, 764]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [1820, 731, 1875, 759]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [1815, 676, 1870, 704]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [210, 247, 295, 273]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "xaui_data_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [205, 452, 290, 478]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "xaui_sync_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [1330, 249, 1385, 271]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1635, 574, 1690, 596]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [1330, 289, 1385, 311]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  Ports			  [1, 1]
	  Position		  [1630, 539, 1685, 561]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1330, 269, 1385, 291]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [1800, 143, 1855, 167]
	  GotoTag		  "data_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [1810, 298, 1865, 322]
	  GotoTag		  "sync_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [460, 198, 515, 222]
	  ShowName		  off
	  GotoTag		  "data_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [455, 418, 510, 442]
	  ShowName		  off
	  GotoTag		  "sync_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [410, 663, 485, 687]
	  ShowName		  off
	  GotoTag		  "xaui_data_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [410, 638, 485, 662]
	  ShowName		  off
	  GotoTag		  "xaui_sync_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [1980, 613, 2025, 637]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [1980, 813, 2025, 837]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [1435, 608, 1480, 652]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1335, 452, 1360, 518]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [1530, 479, 1610, 541]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [1200, 441, 1275, 489]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [2, 1]
	  Position		  [1890, 458, 1935, 507]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  Ports			  [2, 1]
	  Position		  [1890, 513, 1935, 562]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  Ports			  [2, 1]
	  Position		  [1890, 678, 1935, 727]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register7"
	  Ports			  [2, 1]
	  Position		  [1890, 733, 1935, 782]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [200, 325, 230, 345]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [200, 295, 230, 315]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [1605, 205, 1635, 225]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [1605, 175, 1635, 195]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [1385, 508, 1430, 552]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [1660, 343, 1705, 387]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational3"
	  Ports			  [2, 1]
	  Position		  [225, 523, 270, 567]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [1405, 246, 1455, 314]
	  Location		  [16, 500, 1030, 1159]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~0"
	  YMax			  "1~1~1750"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [1]
	  Position		  [1585, 433, 1615, 467]
	  Location		  [5, 49, 1021, 735]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  SaveName		  "ScopeData12"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope4"
	  Ports			  [3]
	  Position		  [1750, 498, 1785, 572]
	  Location		  [6, 49, 1022, 710]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1"
	  YMax			  "1~1~1"
	  SaveName		  "ScopeData10"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope7"
	  Ports			  [1]
	  Position		  [1750, 418, 1780, 452]
	  Location		  [5, 49, 1021, 735]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  SaveName		  "ScopeData13"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [1680, 252, 1710, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [1555, 825, 1590, 855]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice14"
	  Ports			  [1, 1]
	  Position		  [1930, 612, 1960, 638]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [725, 130, 760, 160]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [280, 192, 310, 218]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [270, 407, 300, 433]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [1345, 141, 1390, 169]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "36"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [1380, 629, 1405, 651]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [1930, 812, 1960, 838]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [1680, 87, 1710, 113]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [2225, 410, 2245, 430]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [2225, 435, 2245, 455]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  Position		  [2225, 730, 2245, 750]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  Position		  [2225, 755, 2245, 775]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  Position		  [2225, 780, 2245, 800]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator13"
	  Position		  [2225, 805, 2245, 825]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator14"
	  Position		  [310, 680, 330, 700]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator15"
	  Position		  [315, 805, 335, 825]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator16"
	  Position		  [310, 830, 330, 850]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [2225, 460, 2245, 480]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [2225, 485, 2245, 505]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [2225, 510, 2245, 530]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [2225, 535, 2245, 555]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [2225, 560, 2245, 580]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  Position		  [2225, 655, 2245, 675]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  Position		  [2225, 680, 2245, 700]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  Position		  [2225, 705, 2245, 725]
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "XAUI"
	  Tag			  "xps:xaui"
	  Ports			  [5, 7]
	  Position		  [150, 656, 290, 824]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AncestorBlock		  "xps_library/XAUI"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "xaui"
	  MaskDescription	  "XAUI block for sending and receiving point-"
"to-point, streaming data over the BEE2 and iBOB's CX4 connectors. NOTE: A new"
" version of this block is in development."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\com_xaui\\com_xaui.html''])')"
	  MaskPromptString	  "Demux|Port|---------------------- Show Impl"
"ementation Parameters -------------------------------------------------------"
"----------------------------|Pre-emphasis|Differential swing"
	  MaskStyleString	  "popup(1|2),popup(iBOB:0|iBOB:1|BEE2_ctrl:0|"
"BEE2_ctrl:1|BEE2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,popu"
"p(0|1|2|3),popup(400|500|600|700|800)"
	  MaskTunableValueString  "off,off,off,off,off"
	  MaskCallbackString	  "||myname=gcb;\nif strcmp(get_param(myname, "
"'show_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','o"
"n','on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','"
"on','off','off'});\nend||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "demux=@1;port=@2;show_param=&3;pre_emph=@4;"
"swing=@5;"
	  MaskInitialization	  "xaui_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|BEE2_usr:0|off|3|800"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "XAUI"
	    Location		    [53, 101, 1065, 751]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rx_get"
	      Position		      [20, 52, 50, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rx_reset"
	      Position		      [20, 102, 50, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_data"
	      Position		      [20, 332, 50, 348]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_outofband"
	      Position		      [20, 382, 50, 398]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_valid"
	      Position		      [20, 432, 50, 448]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [530, 280, 555, 300]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [530, 380, 555, 400]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [530, 240, 555, 260]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [530, 150, 555, 170]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [530, 100, 555, 120]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant6"
	      Position		      [530, 50, 555, 70]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant7"
	      Position		      [530, 195, 555, 215]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [465, 330, 485, 350]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [465, 380, 485, 400]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [465, 430, 485, 450]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [395, 50, 415, 70]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [395, 100, 415, 120]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rx_get"
	      Ports		      [1, 1]
	      Position		      [135, 52, 185, 68]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "64"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rx_reset"
	      Ports		      [1, 1]
	      Position		      [135, 102, 185, 118]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_data"
	      Ports		      [1, 1]
	      Position		      [145, 332, 195, 348]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_outofband"
	      Ports		      [1, 1]
	      Position		      [145, 382, 195, 398]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_valid"
	      Ports		      [1, 1]
	      Position		      [145, 432, 195, 448]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_almost_full"
	      Ports		      [1, 1]
	      Position		      [585, 282, 685, 298]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_data"
	      Ports		      [1, 1]
	      Position		      [585, 52, 685, 68]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_empty"
	      Ports		      [1, 1]
	      Position		      [585, 152, 685, 168]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_get"
	      Ports		      [1, 1]
	      Position		      [310, 52, 360, 68]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_linkdown"
	      Ports		      [1, 1]
	      Position		      [585, 242, 685, 258]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_outofband"
	      Ports		      [1, 1]
	      Position		      [585, 102, 685, 118]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_reset"
	      Ports		      [1, 1]
	      Position		      [310, 102, 360, 118]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_rx_valid"
	      Ports		      [1, 1]
	      Position		      [585, 197, 685, 213]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_tx_data"
	      Ports		      [1, 1]
	      Position		      [355, 332, 405, 348]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_tx_full"
	      Ports		      [1, 1]
	      Position		      [585, 382, 685, 398]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_tx_outofband"
	      Ports		      [1, 1]
	      Position		      [355, 382, 405, 398]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI_tx_valid"
	      Ports		      [1, 1]
	      Position		      [355, 432, 405, 448]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_data"
	      Position		      [790, 52, 820, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_outofband"
	      Position		      [790, 102, 820, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_empty"
	      Position		      [790, 152, 820, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_valid"
	      Position		      [790, 197, 820, 213]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_linkdown"
	      Position		      [790, 242, 820, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "tx_full"
	      Position		      [785, 382, 815, 398]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_almost_full"
	      Position		      [790, 282, 820, 298]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_almost_full"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rx_almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_valid"
	      SrcPort		      1
	      DstBlock		      "rx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_reset"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_get"
	      SrcPort		      1
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_empty"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_linkdown"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_tx_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_tx_valid"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_tx_outofband"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_tx_data"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_tx_full"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tx_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_valid"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_tx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_valid"
	      SrcPort		      1
	      DstBlock		      "convert_tx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_outofband"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_tx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_outofband"
	      SrcPort		      1
	      DstBlock		      "convert_tx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_data"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_tx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_data"
	      SrcPort		      1
	      DstBlock		      "convert_tx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_linkdown"
	      SrcPort		      1
	      DstBlock		      "rx_linkdown"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_empty"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rx_empty"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_outofband"
	      SrcPort		      1
	      DstBlock		      "rx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI_rx_data"
	      SrcPort		      1
	      DstBlock		      "rx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rx_reset"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rx_reset"
	      SrcPort		      1
	      DstBlock		      "convert_rx_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rx_get"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI_rx_get"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rx_get"
	      SrcPort		      1
	      DstBlock		      "convert_rx_get"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "XAUI1"
	  Tag			  "xps:xaui"
	  Ports			  [5, 7]
	  Position		  [2055, 411, 2195, 579]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AncestorBlock		  "xps_library/XAUI"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "xaui"
	  MaskDescription	  "XAUI block for sending and receiving point-"
"to-point, streaming data over the BEE2 and iBOB's CX4 connectors. NOTE: A new"
" version of this block is in development."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\com_xaui\\com_xaui.html''])')"
	  MaskPromptString	  "Demux|Port|---------------------- Show Impl"
"ementation Parameters -------------------------------------------------------"
"----------------------------|Pre-emphasis|Differential swing"
	  MaskStyleString	  "popup(1|2),popup(iBOB:0|iBOB:1|BEE2_ctrl:0|"
"BEE2_ctrl:1|BEE2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,popu"
"p(0|1|2|3),popup(400|500|600|700|800)"
	  MaskTunableValueString  "off,off,off,off,off"
	  MaskCallbackString	  "||myname=gcb;\nif strcmp(get_param(myname, "
"'show_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','o"
"n','on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','"
"on','off','off'});\nend||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "demux=@1;port=@2;show_param=&3;pre_emph=@4;"
"swing=@5;"
	  MaskInitialization	  "xaui_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|BEE2_usr:1|off|3|800"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "XAUI1"
	    Location		    [53, 101, 1065, 751]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rx_get"
	      Position		      [20, 52, 50, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rx_reset"
	      Position		      [20, 102, 50, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_data"
	      Position		      [20, 332, 50, 348]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_outofband"
	      Position		      [20, 382, 50, 398]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_valid"
	      Position		      [20, 432, 50, 448]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [530, 280, 555, 300]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [530, 380, 555, 400]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [530, 240, 555, 260]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [530, 150, 555, 170]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [530, 100, 555, 120]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant6"
	      Position		      [530, 50, 555, 70]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant7"
	      Position		      [530, 195, 555, 215]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [465, 330, 485, 350]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [465, 380, 485, 400]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [465, 430, 485, 450]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [395, 50, 415, 70]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [395, 100, 415, 120]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rx_get"
	      Ports		      [1, 1]
	      Position		      [135, 52, 185, 68]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "64"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rx_reset"
	      Ports		      [1, 1]
	      Position		      [135, 102, 185, 118]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_data"
	      Ports		      [1, 1]
	      Position		      [145, 332, 195, 348]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_outofband"
	      Ports		      [1, 1]
	      Position		      [145, 382, 195, 398]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_valid"
	      Ports		      [1, 1]
	      Position		      [145, 432, 195, 448]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_almost_full"
	      Ports		      [1, 1]
	      Position		      [585, 282, 685, 298]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_data"
	      Ports		      [1, 1]
	      Position		      [585, 52, 685, 68]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_empty"
	      Ports		      [1, 1]
	      Position		      [585, 152, 685, 168]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_get"
	      Ports		      [1, 1]
	      Position		      [310, 52, 360, 68]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_linkdown"
	      Ports		      [1, 1]
	      Position		      [585, 242, 685, 258]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_outofband"
	      Ports		      [1, 1]
	      Position		      [585, 102, 685, 118]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_reset"
	      Ports		      [1, 1]
	      Position		      [310, 102, 360, 118]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_rx_valid"
	      Ports		      [1, 1]
	      Position		      [585, 197, 685, 213]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_tx_data"
	      Ports		      [1, 1]
	      Position		      [355, 332, 405, 348]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_tx_full"
	      Ports		      [1, 1]
	      Position		      [585, 382, 685, 398]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_tx_outofband"
	      Ports		      [1, 1]
	      Position		      [355, 382, 405, 398]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI1_tx_valid"
	      Ports		      [1, 1]
	      Position		      [355, 432, 405, 448]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_data"
	      Position		      [790, 52, 820, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_outofband"
	      Position		      [790, 102, 820, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_empty"
	      Position		      [790, 152, 820, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_valid"
	      Position		      [790, 197, 820, 213]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_linkdown"
	      Position		      [790, 242, 820, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "tx_full"
	      Position		      [785, 382, 815, 398]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_almost_full"
	      Position		      [790, 282, 820, 298]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_almost_full"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rx_almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_valid"
	      SrcPort		      1
	      DstBlock		      "rx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_reset"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_get"
	      SrcPort		      1
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_empty"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_linkdown"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_tx_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_tx_valid"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_tx_outofband"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_tx_data"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_tx_full"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tx_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_valid"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_tx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_valid"
	      SrcPort		      1
	      DstBlock		      "convert_tx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_outofband"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_tx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_outofband"
	      SrcPort		      1
	      DstBlock		      "convert_tx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_data"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_tx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_data"
	      SrcPort		      1
	      DstBlock		      "convert_tx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_linkdown"
	      SrcPort		      1
	      DstBlock		      "rx_linkdown"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_empty"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rx_empty"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_outofband"
	      SrcPort		      1
	      DstBlock		      "rx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI1_rx_data"
	      SrcPort		      1
	      DstBlock		      "rx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rx_reset"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rx_reset"
	      SrcPort		      1
	      DstBlock		      "convert_rx_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rx_get"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI1_rx_get"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rx_get"
	      SrcPort		      1
	      DstBlock		      "convert_rx_get"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "XAUI2"
	  Tag			  "xps:xaui"
	  Ports			  [5, 7]
	  Position		  [2055, 656, 2195, 824]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AncestorBlock		  "xps_library/XAUI"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "xaui"
	  MaskDescription	  "XAUI block for sending and receiving point-"
"to-point, streaming data over the BEE2 and iBOB's CX4 connectors. NOTE: A new"
" version of this block is in development."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\com_xaui\\com_xaui.html''])')"
	  MaskPromptString	  "Demux|Port|---------------------- Show Impl"
"ementation Parameters -------------------------------------------------------"
"----------------------------|Pre-emphasis|Differential swing"
	  MaskStyleString	  "popup(1|2),popup(iBOB:0|iBOB:1|BEE2_ctrl:0|"
"BEE2_ctrl:1|BEE2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,popu"
"p(0|1|2|3),popup(400|500|600|700|800)"
	  MaskTunableValueString  "off,off,off,off,off"
	  MaskCallbackString	  "||myname=gcb;\nif strcmp(get_param(myname, "
"'show_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','o"
"n','on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','"
"on','off','off'});\nend||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "demux=@1;port=@2;show_param=&3;pre_emph=@4;"
"swing=@5;"
	  MaskInitialization	  "xaui_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|BEE2_usr:2|off|3|800"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "XAUI2"
	    Location		    [53, 101, 1065, 751]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rx_get"
	      Position		      [20, 52, 50, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rx_reset"
	      Position		      [20, 102, 50, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_data"
	      Position		      [20, 332, 50, 348]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_outofband"
	      Position		      [20, 382, 50, 398]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tx_valid"
	      Position		      [20, 432, 50, 448]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [530, 280, 555, 300]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [530, 380, 555, 400]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [530, 240, 555, 260]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [530, 150, 555, 170]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [530, 100, 555, 120]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant6"
	      Position		      [530, 50, 555, 70]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant7"
	      Position		      [530, 195, 555, 215]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [465, 330, 485, 350]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [465, 380, 485, 400]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [465, 430, 485, 450]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [395, 50, 415, 70]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [395, 100, 415, 120]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rx_get"
	      Ports		      [1, 1]
	      Position		      [135, 52, 185, 68]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "64"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rx_reset"
	      Ports		      [1, 1]
	      Position		      [135, 102, 185, 118]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_data"
	      Ports		      [1, 1]
	      Position		      [145, 332, 195, 348]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_outofband"
	      Ports		      [1, 1]
	      Position		      [145, 382, 195, 398]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_tx_valid"
	      Ports		      [1, 1]
	      Position		      [145, 432, 195, 448]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_almost_full"
	      Ports		      [1, 1]
	      Position		      [585, 282, 685, 298]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_data"
	      Ports		      [1, 1]
	      Position		      [585, 52, 685, 68]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_empty"
	      Ports		      [1, 1]
	      Position		      [585, 152, 685, 168]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_get"
	      Ports		      [1, 1]
	      Position		      [310, 52, 360, 68]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_linkdown"
	      Ports		      [1, 1]
	      Position		      [585, 242, 685, 258]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_outofband"
	      Ports		      [1, 1]
	      Position		      [585, 102, 685, 118]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_reset"
	      Ports		      [1, 1]
	      Position		      [310, 102, 360, 118]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_rx_valid"
	      Ports		      [1, 1]
	      Position		      [585, 197, 685, 213]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_tx_data"
	      Ports		      [1, 1]
	      Position		      [355, 332, 405, 348]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_tx_full"
	      Ports		      [1, 1]
	      Position		      [585, 382, 685, 398]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_tx_outofband"
	      Ports		      [1, 1]
	      Position		      [355, 382, 405, 398]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "seti_ct_xaui_sys_XAUI2_tx_valid"
	      Ports		      [1, 1]
	      Position		      [355, 432, 405, 448]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_data"
	      Position		      [790, 52, 820, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_outofband"
	      Position		      [790, 102, 820, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_empty"
	      Position		      [790, 152, 820, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_valid"
	      Position		      [790, 197, 820, 213]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_linkdown"
	      Position		      [790, 242, 820, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "tx_full"
	      Position		      [785, 382, 815, 398]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rx_almost_full"
	      Position		      [790, 282, 820, 298]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "rx_get"
	      SrcPort		      1
	      DstBlock		      "convert_rx_get"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rx_get"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_get"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rx_reset"
	      SrcPort		      1
	      DstBlock		      "convert_rx_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rx_reset"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_data"
	      SrcPort		      1
	      DstBlock		      "rx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_outofband"
	      SrcPort		      1
	      DstBlock		      "rx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_empty"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rx_empty"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_linkdown"
	      SrcPort		      1
	      DstBlock		      "rx_linkdown"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_data"
	      SrcPort		      1
	      DstBlock		      "convert_tx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_data"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_tx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_outofband"
	      SrcPort		      1
	      DstBlock		      "convert_tx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_outofband"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_tx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tx_valid"
	      SrcPort		      1
	      DstBlock		      "convert_tx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_tx_valid"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_tx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_tx_full"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tx_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_tx_data"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_tx_outofband"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_tx_valid"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_tx_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_linkdown"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_empty"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_outofband"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_get"
	      SrcPort		      1
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_reset"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_valid"
	      SrcPort		      1
	      DstBlock		      "rx_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seti_ct_xaui_sys_XAUI2_rx_almost_full"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rx_almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "seti_ct_xaui_sys_XAUI2_rx_almost_full"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "any_error"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [1470, 435, 1570, 465]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:led"
	  io_dir		  "out"
	  arith_type		  "Unsigned"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "4"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  off
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "concat"
	  Ports			  [1, 1]
	  Position		  [595, 32, 635, 58]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "concat"
	    Location		    [397, 99, 682, 241]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [4, 1]
	      Position		      [165, 34, 205, 106]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [75, 25, 120, 55]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [80, 55, 115, 85]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [80, 85, 115, 115]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [230, 63, 260, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Concat1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Concat1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Slice7"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Slice8"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "concat1"
	  Ports			  [1, 1]
	  Position		  [1435, 697, 1475, 723]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "concat1"
	    Location		    [397, 99, 682, 241]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [4, 1]
	      Position		      [165, 34, 205, 106]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [75, 25, 120, 55]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [80, 55, 115, 85]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [80, 85, 115, 115]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [230, 63, 260, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Concat1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Concat1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Slice7"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Slice8"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "correctOutput"
	  Ports			  [1, 1]
	  Position		  [975, 515, 1025, 565]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "log2(length)+log2(numSpecs)"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_in_sel"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [165, 190, 265, 220]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_data_in_sel_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_mux"
	  Ports			  [3, 1]
	  Position		  [330, 193, 365, 327]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_out_mux"
	  Ports			  [3, 1]
	  Position		  [1730, 88, 1765, 222]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_out_sel"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1560, 85, 1660, 115]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_data_out_sel_user_data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dram_ctrl"
	  Ports			  [4, 3]
	  Position		  [795, 220, 885, 380]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Spectrum Length (2^?)|Number of Spectra (2^"
"?)|Counterturn Delay"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "spec_len=@1;num_spec=@2;ct_delay=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "log2(length)|log2(numSpecs)|ct_delay"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "dram_ctrl"
	    Location		    [21, 98, 1273, 838]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 118, 60, 132]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "r_valid"
	      Position		      [30, 238, 60, 252]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "w_valid"
	      Position		      [30, 273, 60, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 338, 60, 352]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [9, 1]
	      Position		      [2010, 762, 2080, 918]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "9"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [2155, 785, 2230, 865]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [775, 50, 820, 80]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [775, 385, 820, 415]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [805, 140, 850, 170]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^18-1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "18"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [775, 475, 820, 505]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^18-1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "18"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [1715, 347, 1755, 363]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [2135, 662, 2175, 678]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [245, 350, 295, 400]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "spec_len + num_spec"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [1600, 235, 1645, 265]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter2"
	      Ports		      [1, 1]
	      Position		      [1590, 570, 1635, 600]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Data"
	      Ports		      [1, 1]
	      Position		      [1915, 896, 1960, 924]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [1975, 642, 2015, 688]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      Ports		      [3, 1]
	      Position		      [1715, 216, 1755, 284]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "~a & b & c"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression1"
	      Ports		      [3, 1]
	      Position		      [1715, 551, 1755, 619]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & b & c"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [2065, 224, 2120, 246]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [910, 968, 965, 982]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [875, 828, 930, 842]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1320, 799, 1375, 821]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1320, 819, 1375, 841]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out13"
	      Ports		      [1, 1]
	      Position		      [1320, 779, 1375, 801]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out14"
	      Ports		      [1, 1]
	      Position		      [1320, 839, 1375, 861]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out15"
	      Ports		      [1, 1]
	      Position		      [1320, 864, 1375, 886]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out16"
	      Ports		      [1, 1]
	      Position		      [1320, 879, 1375, 901]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out17"
	      Ports		      [1, 1]
	      Position		      [1320, 934, 1375, 956]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out18"
	      Ports		      [1, 1]
	      Position		      [1320, 959, 1375, 981]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out19"
	      Ports		      [1, 1]
	      Position		      [1320, 979, 1375, 1001]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [910, 983, 965, 997]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out20"
	      Ports		      [1, 1]
	      Position		      [1315, 999, 1370, 1021]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out21"
	      Ports		      [1, 1]
	      Position		      [875, 808, 930, 822]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [875, 778, 930, 792]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [1320, 1019, 1375, 1041]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1320, 1039, 1375, 1061]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [2065, 244, 2120, 266]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out26"
	      Ports		      [1, 1]
	      Position		      [2065, 264, 2120, 286]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out27"
	      Ports		      [1, 1]
	      Position		      [2065, 284, 2120, 306]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [910, 1003, 965, 1017]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [910, 948, 965, 962]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [910, 1028, 965, 1042]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [910, 1048, 965, 1062]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [875, 888, 930, 902]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [870, 863, 925, 877]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [870, 843, 925, 857]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [615, 373, 665, 407]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [1550, 574, 1570, 596]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [1780, 362, 1820, 393]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [740, 62, 765, 128]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [740, 397, 765, 463]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [740, 212, 765, 278]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [740, 547, 765, 613]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      Ports		      [3, 1]
	      Position		      [1795, 417, 1820, 483]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux9"
	      Ports		      [3, 1]
	      Position		      [1800, 82, 1825, 148]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [510, 363, 555, 412]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [335, 378, 380, 422]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [4]
	      Position		      [2165, 223, 2225, 307]
	      Location		      [6, 49, 1030, 718]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5~-5"
	      YMax		      "5~5~5~5"
	      SaveName		      "ScopeData11"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [1585, 436, 1630, 464]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [1235, 936, 1280, 964]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [1235, 956, 1280, 984]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice12"
	      Ports		      [1, 1]
	      Position		      [1235, 776, 1280, 804]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [1590, 101, 1635, 129]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [1590, 146, 1635, 174]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [1585, 481, 1630, 509]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [810, 816, 855, 844]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [845, 961, 890, 989]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [845, 981, 890, 1009]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [810, 796, 855, 824]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [1235, 796, 1280, 824]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "72"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SpecMux"
	      Ports		      [3, 1]
	      Position		      [2010, 325, 2050, 475]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "addr_gen_DRAM"
	      Ports		      [1, 3]
	      Position		      [125, 302, 200, 388]
	      BackgroundColor	      "lightBlue"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Number of Spectrums?|Length of Spectrum"
"?"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "numSpecs=@1;length=@2;"
	      MaskInitialization      "address_gen_dram_mask;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2^num_spec|2^spec_len"
	      MaskTabNameString	      ","
	      System {
		Name			"addr_gen_DRAM"
		Location		[456, 154, 1864, 993]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 63, 60, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [95, 43, 145, 97]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "counterBitwidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bankCount"
		  Ports			  [1, 1]
		  Position		  [365, 97, 395, 113]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bankCount_read"
		  Ports			  [1, 1]
		  Position		  [335, 677, 365, 693]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bigColCount"
		  Ports			  [1, 1]
		  Position		  [165, 77, 195, 93]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "bigColBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "smallRowBits+smallColBits+bigRowBit"
"s"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bigColCount_read"
		  Ports			  [1, 1]
		  Position		  [165, 627, 195, 643]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "bigColBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bigRowBits+2"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bigRowCount"
		  Ports			  [1, 1]
		  Position		  [165, 127, 195, 143]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "bigRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "smallRowBits+smallColBits"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bigRowCount_read"
		  Ports			  [1, 1]
		  Position		  [165, 677, 195, 693]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "bigRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast0"
		  Ports			  [1, 1]
		  Position		  [565, 317, 595, 333]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "14"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast1"
		  Ports			  [1, 1]
		  Position		  [465, 197, 495, 213]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "6"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast2"
		  Ports			  [1, 1]
		  Position		  [265, 77, 295, 93]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "7"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast3"
		  Ports			  [1, 1]
		  Position		  [235, 577, 265, 593]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast4"
		  Ports			  [1, 1]
		  Position		  [235, 677, 265, 693]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "7"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast5"
		  Ports			  [1, 1]
		  Position		  [435, 477, 465, 493]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "14"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat0"
		  Ports			  [7, 1]
		  Position		  [665, 107, 715, 213]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "7"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat1"
		  Ports			  [2, 1]
		  Position		  [465, 308, 515, 352]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat2"
		  Ports			  [2, 1]
		  Position		  [335, 477, 365, 493]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat7"
		  Ports			  [8, 1]
		  Position		  [665, 609, 715, 716]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "8"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  Ports			  [0, 1]
		  Position		  [565, 67, 595, 83]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "littleCount_read"
		  Ports			  [1, 1]
		  Position		  [165, 727, 195, 743]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "lowerBits"
		  Ports			  [0, 1]
		  Position		  [265, 257, 295, 273]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rankCount"
		  Ports			  [1, 1]
		  Position		  [365, 77, 395, 93]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rankCount_read"
		  Ports			  [1, 1]
		  Position		  [335, 627, 365, 643]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rowUpperBits"
		  Ports			  [1, 1]
		  Position		  [365, 117, 395, 133]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rowUpperBits_read"
		  Ports			  [1, 1]
		  Position		  [335, 727, 365, 743]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "smallColCount"
		  Ports			  [1, 1]
		  Position		  [165, 177, 195, 193]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "smallColBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "smallRowBits"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "smallColCount_read"
		  Ports			  [1, 1]
		  Position		  [165, 527, 195, 543]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "smallColBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bigRowBits+bigColBits+smallRowBits"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "smallRowCount"
		  Ports			  [1, 1]
		  Position		  [165, 227, 195, 243]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "smallRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "smallRowCount_read"
		  Ports			  [1, 1]
		  Position		  [165, 577, 195, 593]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "smallRowBits-2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bigRowBits+bigColBits+2"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  Position		  [765, 150, 795, 170]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read_addr"
		  Position		  [765, 550, 795, 570]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [765, 450, 795, 470]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bigColCount"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "smallColCount"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bigColCount_read"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "smallColCount_read"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "smallRowCount"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bigRowCount"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "smallRowCount_read"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bigRowCount_read"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "littleCount_read"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bigColCount"
		  SrcPort		  1
		  DstBlock		  "concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "smallColCount"
		  SrcPort		  1
		  DstBlock		  "concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "concat1"
		  SrcPort		  1
		  DstBlock		  "cast0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "smallColCount_read"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bigColCount_read"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat2"
		  SrcPort		  1
		  DstBlock		  "cast5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lowerBits"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat0"
		    DstPort		    7
		  }
		  Branch {
		    DstBlock		    "concat7"
		    DstPort		    8
		  }
		}
		Line {
		  SrcBlock		  "cast0"
		  SrcPort		  1
		  DstBlock		  "concat0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cast1"
		  SrcPort		  1
		  DstBlock		  "concat0"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "rankCount"
		  SrcPort		  1
		  DstBlock		  "concat0"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "smallRowCount"
		  SrcPort		  1
		  DstBlock		  "cast1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rowUpperBits"
		  SrcPort		  1
		  DstBlock		  "concat0"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "bankCount"
		  SrcPort		  1
		  DstBlock		  "concat0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "concat7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bigRowCount"
		  SrcPort		  1
		  DstBlock		  "cast2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bankCount"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "rankCount"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "rowUpperBits"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "concat0"
		  SrcPort		  1
		  DstBlock		  "write_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "smallRowCount_read"
		  SrcPort		  1
		  DstBlock		  "cast3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bigRowCount_read"
		  SrcPort		  1
		  DstBlock		  "cast4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "rankCount_read"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bankCount_read"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "rowUpperBits_read"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "concat7"
		  SrcPort		  1
		  DstBlock		  "read_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bankCount_read"
		  SrcPort		  1
		  DstBlock		  "concat7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cast5"
		  SrcPort		  1
		  DstBlock		  "concat7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rankCount_read"
		  SrcPort		  1
		  DstBlock		  "concat7"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "rowUpperBits_read"
		  SrcPort		  1
		  DstBlock		  "concat7"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cast3"
		  SrcPort		  1
		  DstBlock		  "concat7"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "littleCount_read"
		  SrcPort		  1
		  DstBlock		  "concat7"
		  DstPort		  7
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bool"
	      Ports		      [1, 1]
	      Position		      [575, 375, 595, 405]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bool2"
	      Ports		      [1, 1]
	      Position		      [1670, 239, 1690, 261]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bool4"
	      Ports		      [1, 1]
	      Position		      [1670, 574, 1690, 596]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmdAck1"
	      Ports		      [1]
	      Position		      [1445, 57, 1485, 93]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmdAck1"
		Location		[178, 210, 824, 492]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [35, 58, 65, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [1]
		  Position		  [425, 49, 455, 81]
		  Location		  [6, 49, 1278, 991]
		  Open			  off
		  NumInputPorts		  "1"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		  }
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "big_negedge"
		  Ports			  [1, 1]
		  Position		  [130, 46, 190, 84]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "big_negedge"
		    Location		    [36, 91, 953, 649]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [45, 73, 75, 87]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [240, 178, 285, 222]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [510, 178, 555, 222]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [665, 288, 710, 332]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool1"
		    Ports		    [1, 1]
		    Position		    [100, 65, 120, 95]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage1"
		    Ports		    [1, 1]
		    Position		    [430, 55, 475, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage2"
		    Ports		    [1, 1]
		    Position		    [275, 55, 320, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage3"
		    Ports		    [1, 1]
		    Position		    [165, 55, 210, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage4"
		    Ports		    [1, 1]
		    Position		    [315, 175, 360, 225]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage5"
		    Ports		    [1, 1]
		    Position		    [585, 175, 630, 225]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pulse"
		    Position		    [740, 303, 770, 317]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bool1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "stage2"
		    SrcPort		    1
		    Points		    [0, 0; 75, 0]
		    Branch {
		    DstBlock		    "stage1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "stage3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "stage2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "stage1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bool1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "stage3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "stage4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "stage5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "stage5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 100]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "stage4"
		    SrcPort		    1
		    Points		    [25, 0; 0, 120]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "pulse"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "gpio"
		  Tag			  "xps:gpio"
		  Ports			  [1, 1]
		  Position		  [265, 50, 365, 80]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/gpio"
		  SourceType		  "gpio"
		  ShowPortLabels	  on
		  io_group		  "BEE2_usr:led"
		  io_dir		  "out"
		  arith_type		  "Unsigned"
		  bitwidth		  "1"
		  bin_pt		  "0"
		  bit_index		  "1"
		  sample_period		  "1"
		  use_single_ended	  off
		  use_ddr		  off
		  reg_iob		  on
		  reg_clk_phase		  "0"
		  termination		  "None"
		}
		Line {
		  SrcBlock		  "gpio"
		  SrcPort		  1
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "big_negedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "big_negedge"
		  SrcPort		  1
		  DstBlock		  "gpio"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmdAck2"
	      Ports		      [1]
	      Position		      [1445, 392, 1485, 428]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmdAck2"
		Location		[394, 261, 920, 424]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [35, 58, 65, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [1]
		  Position		  [425, 49, 455, 81]
		  Location		  [5, 49, 1277, 991]
		  Open			  off
		  NumInputPorts		  "1"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		  }
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "big_negedge"
		  Ports			  [1, 1]
		  Position		  [130, 46, 190, 84]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "big_negedge"
		    Location		    [36, 91, 953, 649]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [45, 73, 75, 87]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [240, 178, 285, 222]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [510, 178, 555, 222]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [665, 288, 710, 332]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool1"
		    Ports		    [1, 1]
		    Position		    [100, 65, 120, 95]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage1"
		    Ports		    [1, 1]
		    Position		    [430, 55, 475, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage2"
		    Ports		    [1, 1]
		    Position		    [275, 55, 320, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage3"
		    Ports		    [1, 1]
		    Position		    [165, 55, 210, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage4"
		    Ports		    [1, 1]
		    Position		    [315, 175, 360, 225]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "stage5"
		    Ports		    [1, 1]
		    Position		    [585, 175, 630, 225]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pulse"
		    Position		    [740, 303, 770, 317]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bool1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "stage2"
		    SrcPort		    1
		    Points		    [0, 0; 75, 0]
		    Branch {
		    DstBlock		    "stage1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "stage3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "stage2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "stage1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bool1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "stage3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "stage4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "stage5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "stage5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 100]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "stage4"
		    SrcPort		    1
		    Points		    [25, 0; 0, 120]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "pulse"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "gpio"
		  Tag			  "xps:gpio"
		  Ports			  [1, 1]
		  Position		  [265, 50, 365, 80]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/gpio"
		  SourceType		  "gpio"
		  ShowPortLabels	  on
		  io_group		  "BEE2_usr:led"
		  io_dir		  "out"
		  arith_type		  "Unsigned"
		  bitwidth		  "1"
		  bin_pt		  "0"
		  bit_index		  "2"
		  sample_period		  "1"
		  use_single_ended	  off
		  use_ddr		  off
		  reg_iob		  off
		  reg_clk_phase		  "0"
		  termination		  "None"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "big_negedge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "big_negedge"
		  SrcPort		  1
		  DstBlock		  "gpio"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "gpio"
		  SrcPort		  1
		  DstBlock		  "Scope"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dimm1"
	      Tag		      "xps:dram"
	      Ports		      [8, 4]
	      Position		      [900, 44, 1040, 296]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      AncestorBlock	      "xps_library/dram"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "dram"
	      MaskDescription	      "Interface to 1GB DDR2 DIMMs on BEE2.\n"
"\nTo simulate using ModelSim, place a ModelSim block named 'ModelSim' (case-s"
"ensitive) in the top level of the design."
	      MaskPromptString	      "DIMM|Data Type|Data binary point|Datapa"
"th clock rate (MHz)|Sample period|Simulate DRAM using ModelSim|Enable bank ma"
"nagement|Use wide data bus (288 bits)|Use half-burst"
	      MaskStyleString	      "popup(1|2|3|4),popup(Boolean|Unsigned|S"
"igned  (2's comp)),edit,edit,edit,checkbox,checkbox,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||myname=gcb;\nif strcmp(get_param"
"(myname, 'wide_data'), 'off')\n    set_param(myname, 'MaskEnables', {'on','on"
"','on','on','on','on','on','on','on'});\nelse\n    set_param(myname, 'half_bu"
"rst', 'off');\n    set_param(myname, 'MaskEnables', {'on','on','on','on','on'"
",'on','on','on','off'});\nend|"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "dimm=@1;arith_type=@2;bin_pt=@3;ip_cloc"
"k=@4;sample_period=@5;use_sim=&6;bank_mgt=&7;wide_data=&8;half_burst=&9;"
	      MaskInitialization      "dram_mask;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|Unsigned|0|200|1|on|off|off|off"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"dimm1"
		Location		[311, 172, 1549, 1102]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 62, 70, 78]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "address"
		  Position		  [40, 107, 70, 123]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [40, 152, 70, 168]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "wr_be"
		  Position		  [40, 197, 70, 213]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [40, 242, 70, 258]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_tag"
		  Position		  [40, 287, 70, 303]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [40, 332, 70, 348]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [40, 377, 70, 393]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [540, 60, 570, 90]
		  Value			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer"
		  Ports			  [2, 1]
		  Position		  [875, 67, 920, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer1"
		  Ports			  [2, 1]
		  Position		  [875, 157, 920, 193]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer2"
		  Ports			  [2, 1]
		  Position		  [875, 247, 920, 283]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer3"
		  Ports			  [2, 1]
		  Position		  [875, 337, 920, 373]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [450, 60, 470, 80]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [450, 105, 470, 125]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [450, 150, 470, 170]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator3"
		  Position		  [450, 195, 470, 215]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator4"
		  Position		  [450, 240, 470, 260]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator5"
		  Position		  [450, 285, 470, 305]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator6"
		  Position		  [450, 330, 470, 350]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator7"
		  Position		  [450, 375, 470, 395]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_address"
		  Ports			  [1, 1]
		  Position		  [120, 105, 155, 125]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "sample_period"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_tag"
		  Ports			  [1, 1]
		  Position		  [120, 285, 155, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_valid"
		  Ports			  [1, 1]
		  Position		  [120, 330, 155, 350]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_data_in"
		  Ports			  [1, 1]
		  Position		  [120, 150, 155, 170]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "sample_period"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rd_ack"
		  Ports			  [1, 1]
		  Position		  [120, 375, 155, 395]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rst"
		  Ports			  [1, 1]
		  Position		  [120, 60, 155, 80]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "sample_period"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rwn"
		  Ports			  [1, 1]
		  Position		  [120, 240, 155, 260]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_wr_be"
		  Ports			  [1, 1]
		  Position		  [120, 195, 155, 215]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_data_in"
		  Ports			  [1, 1]
		  Position		  [200, 150, 235, 170]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_rd_dout"
		  Ports			  [1, 1]
		  Position		  [980, 165, 1015, 185]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Ack"
		  Ports			  [1, 1]
		  Position		  [670, 64, 725, 86]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Address"
		  Ports			  [1, 1]
		  Position		  [335, 105, 375, 125]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_RNW"
		  Ports			  [1, 1]
		  Position		  [335, 240, 375, 260]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Tag"
		  Ports			  [1, 1]
		  Position		  [335, 285, 375, 305]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Valid"
		  Ports			  [1, 1]
		  Position		  [335, 330, 375, 350]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Ack"
		  Ports			  [1, 1]
		  Position		  [335, 375, 375, 395]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Dout"
		  Ports			  [1, 1]
		  Position		  [670, 154, 725, 176]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Tag"
		  Ports			  [1, 1]
		  Position		  [670, 244, 725, 266]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Valid"
		  Ports			  [1, 1]
		  Position		  [670, 334, 725, 356]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rst"
		  Ports			  [1, 1]
		  Position		  [335, 60, 375, 80]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Wr_BE"
		  Ports			  [1, 1]
		  Position		  [335, 195, 375, 215]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Wr_Din"
		  Ports			  [1, 1]
		  Position		  [335, 150, 375, 170]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_wrapper"
		  Ports			  [8, 4]
		  Position		  [505, 435, 670, 790]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "sim_wrapper"
		    Location		    [821, 442, 1833, 1112]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [140, 193, 170, 207]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "address"
		    Position		    [140, 233, 170, 247]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "data_in"
		    Position		    [140, 273, 170, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_be"
		    Position		    [140, 313, 170, 327]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RWn"
		    Position		    [140, 353, 170, 367]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_tag"
		    Position		    [140, 393, 170, 407]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_valid"
		    Position		    [140, 433, 170, 447]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rd_ack"
		    Position		    [140, 473, 170, 487]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Disregard Subsystem"
		    Tag			    "discardX"
		    Ports		    []
		    Position		    [29, 15, 80, 65]
		    ShowName		    off
		    AttributesFormatString  "Disregard Subsystem\\nFor Generat"
"ion"
		    SourceBlock		    "xbsIndex_r3/Disregard Subsystem"
		    SourceType		    "Xilinx Disregard Subsystem For Ge"
"neration"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ModelSim"
		    Ports		    []
		    Position		    [107, 16, 172, 64]
		    FontName		    "Arial"
		    SourceBlock		    "xbsIndex_r3/ModelSim"
		    SourceType		    "ModelSim HDL Co-Simulation Interf"
"ace"
		    dir			    "./modelsim"
		    waveform		    on
		    leave_open		    on
		    skip_compile	    off
		    custom_scripts	    off
		    post_vsim_script	    "dram_sim.do"
		    startup_timeout	    "600"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [600, 415, 620, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [600, 470, 620, 490]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dram_sim"
		    Ports		    [8, 6]
		    Position		    [380, 180, 535, 500]
		    SourceBlock		    "xbsIndex_r3/Black Box"
		    SourceType		    "Xilinx Blackbox Block"
		    init_code		    "dram_sim"
		    sim_method		    "Use HDL Co-Simulation"
		    engine_block	    "../../../../ModelSim"
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_ack"
		    Position		    [725, 198, 755, 212]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "data_out"
		    Position		    [725, 253, 755, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_tag"
		    Position		    [725, 308, 755, 322]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_valid"
		    Position		    [725, 363, 755, 377]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    1
		    DstBlock		    "cmd_ack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    2
		    DstBlock		    "data_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    3
		    DstBlock		    "rd_tag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    4
		    DstBlock		    "rd_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    5
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    6
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "address"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "data_in"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "wr_be"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "RWn"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmd_tag"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "cmd_valid"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "rd_ack"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    8
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_ack"
		  Position		  [1050, 78, 1080, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [1050, 168, 1080, 182]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_tag"
		  Position		  [1050, 258, 1080, 272]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_valid"
		  Position		  [1050, 348, 1080, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_rd_dout"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_data_in"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Wr_Din"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "convert_rd_ack"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Rd_Ack"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    8
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_valid"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Cmd_Valid"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    7
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_tag"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Cmd_Tag"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    6
		  }
		}
		Line {
		  SrcBlock		  "convert_rwn"
		  SrcPort		  1
		  Points		  [130, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Cmd_RNW"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "convert_wr_be"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Wr_BE"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "convert_data_in"
		  SrcPort		  1
		  DstBlock		  "force_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_address"
		  SrcPort		  1
		  Points		  [145, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Cmd_Address"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "convert_rst"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Rst"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "convert_rd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  DstBlock		  "convert_cmd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_tag"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_cmd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  DstBlock		  "convert_rwn"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "convert_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "convert_rst"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "address"
		  SrcPort		  1
		  DstBlock		  "convert_address"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_be"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_wr_be"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rst"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Address"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Wr_Din"
		  SrcPort		  1
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Wr_BE"
		  SrcPort		  1
		  DstBlock		  "Terminator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_RNW"
		  SrcPort		  1
		  DstBlock		  "Terminator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Tag"
		  SrcPort		  1
		  DstBlock		  "Terminator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Valid"
		  SrcPort		  1
		  DstBlock		  "Terminator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Ack"
		  SrcPort		  1
		  DstBlock		  "Terminator7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Cmd_Ack"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Rd_Dout"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Rd_Tag"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm1_"
"Mem_Rd_Valid"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Cmd_Ack"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer"
		  SrcPort		  1
		  DstBlock		  "cmd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Dout"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer1"
		  SrcPort		  1
		  DstBlock		  "force_rd_dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer2"
		  SrcPort		  1
		  DstBlock		  "rd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer3"
		  SrcPort		  1
		  DstBlock		  "rd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Tag"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm1_Me"
"m_Rd_Valid"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  1
		  Points		  [165, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  2
		  Points		  [170, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  3
		  Points		  [175, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  4
		  Points		  [0, -5; 180, 0; 0, -380]
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dimm2"
	      Tag		      "xps:dram"
	      Ports		      [8, 4]
	      Position		      [900, 374, 1040, 626]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      AncestorBlock	      "xps_library/dram"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "dram"
	      MaskDescription	      "Interface to 1GB DDR2 DIMMs on BEE2.\n"
"\nTo simulate using ModelSim, place a ModelSim block named 'ModelSim' (case-s"
"ensitive) in the top level of the design."
	      MaskPromptString	      "DIMM|Data Type|Data binary point|Datapa"
"th clock rate (MHz)|Sample period|Simulate DRAM using ModelSim|Enable bank ma"
"nagement|Use wide data bus (288 bits)|Use half-burst"
	      MaskStyleString	      "popup(1|2|3|4),popup(Boolean|Unsigned|S"
"igned  (2's comp)),edit,edit,edit,checkbox,checkbox,checkbox,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||myname=gcb;\nif strcmp(get_param"
"(myname, 'wide_data'), 'off')\n    set_param(myname, 'MaskEnables', {'on','on"
"','on','on','on','on','on','on','on'});\nelse\n    set_param(myname, 'half_bu"
"rst', 'off');\n    set_param(myname, 'MaskEnables', {'on','on','on','on','on'"
",'on','on','on','off'});\nend|"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "dimm=@1;arith_type=@2;bin_pt=@3;ip_cloc"
"k=@4;sample_period=@5;use_sim=&6;bank_mgt=&7;wide_data=&8;half_burst=&9;"
	      MaskInitialization      "dram_mask;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|Unsigned|0|200|1|on|off|off|off"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"dimm2"
		Location		[96, 97, 1233, 853]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 62, 70, 78]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "address"
		  Position		  [40, 107, 70, 123]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [40, 152, 70, 168]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "wr_be"
		  Position		  [40, 197, 70, 213]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [40, 242, 70, 258]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_tag"
		  Position		  [40, 287, 70, 303]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [40, 332, 70, 348]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [40, 377, 70, 393]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [540, 60, 570, 90]
		  Value			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer"
		  Ports			  [2, 1]
		  Position		  [875, 67, 920, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer1"
		  Ports			  [2, 1]
		  Position		  [875, 157, 920, 193]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer2"
		  Ports			  [2, 1]
		  Position		  [875, 247, 920, 283]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer3"
		  Ports			  [2, 1]
		  Position		  [875, 337, 920, 373]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [450, 60, 470, 80]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [450, 105, 470, 125]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [450, 150, 470, 170]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator3"
		  Position		  [450, 195, 470, 215]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator4"
		  Position		  [450, 240, 470, 260]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator5"
		  Position		  [450, 285, 470, 305]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator6"
		  Position		  [450, 330, 470, 350]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator7"
		  Position		  [450, 375, 470, 395]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_address"
		  Ports			  [1, 1]
		  Position		  [120, 105, 155, 125]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "sample_period"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_tag"
		  Ports			  [1, 1]
		  Position		  [120, 285, 155, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_valid"
		  Ports			  [1, 1]
		  Position		  [120, 330, 155, 350]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_data_in"
		  Ports			  [1, 1]
		  Position		  [120, 150, 155, 170]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "sample_period"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rd_ack"
		  Ports			  [1, 1]
		  Position		  [120, 375, 155, 395]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rst"
		  Ports			  [1, 1]
		  Position		  [120, 60, 155, 80]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "sample_period"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rwn"
		  Ports			  [1, 1]
		  Position		  [120, 240, 155, 260]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_wr_be"
		  Ports			  [1, 1]
		  Position		  [120, 195, 155, 215]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_data_in"
		  Ports			  [1, 1]
		  Position		  [200, 150, 235, 170]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_rd_dout"
		  Ports			  [1, 1]
		  Position		  [980, 165, 1015, 185]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Ack"
		  Ports			  [1, 1]
		  Position		  [670, 64, 725, 86]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Address"
		  Ports			  [1, 1]
		  Position		  [335, 105, 375, 125]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_RNW"
		  Ports			  [1, 1]
		  Position		  [335, 240, 375, 260]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Tag"
		  Ports			  [1, 1]
		  Position		  [335, 285, 375, 305]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Valid"
		  Ports			  [1, 1]
		  Position		  [335, 330, 375, 350]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Ack"
		  Ports			  [1, 1]
		  Position		  [335, 375, 375, 395]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Dout"
		  Ports			  [1, 1]
		  Position		  [670, 154, 725, 176]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Tag"
		  Ports			  [1, 1]
		  Position		  [670, 244, 725, 266]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Valid"
		  Ports			  [1, 1]
		  Position		  [670, 334, 725, 356]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rst"
		  Ports			  [1, 1]
		  Position		  [335, 60, 375, 80]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Wr_BE"
		  Ports			  [1, 1]
		  Position		  [335, 195, 375, 215]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Wr_Din"
		  Ports			  [1, 1]
		  Position		  [335, 150, 375, 170]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_wrapper"
		  Ports			  [8, 4]
		  Position		  [505, 435, 670, 790]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "sim_wrapper"
		    Location		    [232, 201, 1115, 788]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [140, 193, 170, 207]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "address"
		    Position		    [140, 233, 170, 247]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "data_in"
		    Position		    [140, 273, 170, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_be"
		    Position		    [140, 313, 170, 327]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RWn"
		    Position		    [140, 353, 170, 367]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_tag"
		    Position		    [140, 393, 170, 407]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_valid"
		    Position		    [140, 433, 170, 447]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rd_ack"
		    Position		    [140, 473, 170, 487]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Disregard Subsystem"
		    Tag			    "discardX"
		    Ports		    []
		    Position		    [29, 15, 80, 65]
		    ShowName		    off
		    AttributesFormatString  "Disregard Subsystem\\nFor Generat"
"ion"
		    SourceBlock		    "xbsIndex_r3/Disregard Subsystem"
		    SourceType		    "Xilinx Disregard Subsystem For Ge"
"neration"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ModelSim"
		    Ports		    []
		    Position		    [107, 16, 172, 64]
		    FontName		    "Arial"
		    SourceBlock		    "xbsIndex_r3/ModelSim"
		    SourceType		    "ModelSim HDL Co-Simulation Interf"
"ace"
		    dir			    "./modelsim"
		    waveform		    on
		    leave_open		    on
		    skip_compile	    off
		    custom_scripts	    off
		    post_vsim_script	    "dram_sim.do"
		    startup_timeout	    "600"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [600, 415, 620, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [600, 470, 620, 490]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dram_sim"
		    Ports		    [8, 6]
		    Position		    [380, 180, 535, 500]
		    SourceBlock		    "xbsIndex_r3/Black Box"
		    SourceType		    "Xilinx Blackbox Block"
		    init_code		    "dram_sim"
		    sim_method		    "Use HDL Co-Simulation"
		    engine_block	    "../../../../ModelSim"
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_ack"
		    Position		    [725, 198, 755, 212]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "data_out"
		    Position		    [725, 253, 755, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_tag"
		    Position		    [725, 308, 755, 322]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_valid"
		    Position		    [725, 363, 755, 377]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    1
		    DstBlock		    "cmd_ack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    2
		    DstBlock		    "data_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    3
		    DstBlock		    "rd_tag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    4
		    DstBlock		    "rd_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    5
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    6
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "address"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "data_in"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "wr_be"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "RWn"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmd_tag"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "cmd_valid"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "rd_ack"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    8
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_ack"
		  Position		  [1050, 78, 1080, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [1050, 168, 1080, 182]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_tag"
		  Position		  [1050, 258, 1080, 272]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_valid"
		  Position		  [1050, 348, 1080, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_rd_dout"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_data_in"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Wr_Din"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "convert_rd_ack"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Rd_Ack"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    8
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_valid"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Cmd_Valid"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    7
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_tag"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Cmd_Tag"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    6
		  }
		}
		Line {
		  SrcBlock		  "convert_rwn"
		  SrcPort		  1
		  Points		  [130, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Cmd_RNW"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "convert_wr_be"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Wr_BE"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "convert_data_in"
		  SrcPort		  1
		  DstBlock		  "force_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_address"
		  SrcPort		  1
		  Points		  [145, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Cmd_Address"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "convert_rst"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Rst"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "convert_rd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  DstBlock		  "convert_cmd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_tag"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_cmd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  DstBlock		  "convert_rwn"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "convert_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "convert_rst"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "address"
		  SrcPort		  1
		  DstBlock		  "convert_address"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_be"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_wr_be"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rst"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Address"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Wr_Din"
		  SrcPort		  1
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Wr_BE"
		  SrcPort		  1
		  DstBlock		  "Terminator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_RNW"
		  SrcPort		  1
		  DstBlock		  "Terminator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Tag"
		  SrcPort		  1
		  DstBlock		  "Terminator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Valid"
		  SrcPort		  1
		  DstBlock		  "Terminator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Ack"
		  SrcPort		  1
		  DstBlock		  "Terminator7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Cmd_Ack"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Rd_Dout"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Rd_Tag"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "seti_ct_xaui_sys_dram_ctrl_dimm2_"
"Mem_Rd_Valid"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Cmd_Ack"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer"
		  SrcPort		  1
		  DstBlock		  "cmd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Dout"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer1"
		  SrcPort		  1
		  DstBlock		  "force_rd_dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer2"
		  SrcPort		  1
		  DstBlock		  "rd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer3"
		  SrcPort		  1
		  DstBlock		  "rd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Tag"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seti_ct_xaui_sys_dram_ctrl_dimm2_Me"
"m_Rd_Valid"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  1
		  Points		  [165, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  2
		  Points		  [170, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  3
		  Points		  [175, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  4
		  Points		  [180, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "full_register"
	      Ports		      [4, 1]
	      Position		      [1865, 309, 1900, 391]
	      ForegroundColor	      "white"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Number of Bits|Initial Value"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "num_bits=@1;init_val=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|1"
	      MaskTabNameString	      ","
	      System {
		Name			"full_register"
		Location		[56, 116, 796, 662]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [65, 108, 95, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [65, 203, 95, 217]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [65, 308, 95, 322]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [65, 408, 95, 422]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [65, 250, 110, 280]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^num_bits - 1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "num_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [65, 140, 110, 170]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "num_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [4, 1]
		  Position		  [295, 154, 320, 221]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [4, 1]
		  Position		  [295, 304, 320, 371]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [370, 212, 415, 263]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "init_val"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sel"
		  Ports			  [2, 1]
		  Position		  [155, 197, 205, 248]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [485, 233, 515, 247]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [165, 0; 0, 65]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -90]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [150, 0; 0, -85]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [155, 0]
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux1"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "sel"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sel"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [135, 0; 0, 55]
		  DstBlock		  "Mux"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "inscope1"
	      Ports		      [6]
	      Position		      [950, 772, 1035, 908]
	      Location		      [16, 489, 1040, 1158]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"Address"
		axes2			"Data[144:72]"
		axes3			"Data[71:0]"
		axes4			"RnotW"
		axes5			"cmd tag"
		axes6			"cmd valid"
	      }
	      TimeRange		      "45.11589403973511"
	      YMin		      "0~0~0~0~0~-5"
	      YMax		      "157.8428582181891~4.1454e+022~1~1~1~5"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "inscope2"
	      Ports		      [6]
	      Position		      [985, 937, 1070, 1073]
	      Location		      [6, 49, 1030, 718]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"Address"
		axes2			"Data[144:72]"
		axes3			"Data[71:0]"
		axes4			"RnotW"
		axes5			"cmd tag"
		axes6			"cmd valid"
	      }
	      TimeRange		      "45.11589403973511"
	      YMin		      "0~0~0~0~0~-5"
	      YMax		      "157.8428582181891~4.1454e+022~1~1~1~5"
	      SaveName		      "ScopeData5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "outscope1"
	      Ports		      [6]
	      Position		      [1410, 772, 1495, 908]
	      Location		      [10, 465, 1034, 1134]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"DataOut[144:72]"
		axes2			"DataOut[71:0]"
		axes3			"Read Tag"
		axes4			"Read Valid"
		axes5			"Read Ack"
		axes6			"Cmd Ack"
	      }
	      TimeRange		      "45.11589403973511"
	      YMin		      "1295~1295~-1~0.95~0~0"
	      YMax		      "1335~1335~1~1.05~1~1"
	      SaveName		      "ScopeData6"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "outscope2"
	      Ports		      [6]
	      Position		      [1410, 932, 1495, 1068]
	      Location		      [477, 185, 1501, 854]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"DataOut[144:72]"
		axes2			"DataOut[71:0]"
		axes3			"Read Tag"
		axes4			"Read Valid"
		axes5			"Read Ack"
		axes6			"Cmd Ack"
	      }
	      TimeRange		      "45.11589403973511"
	      YMin		      "-1~-1~-1~0~0~0"
	      YMax		      "1~1~1~1~1~1"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Ports		      [1, 1]
	      Position		      [1445, 321, 1505, 359]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[84, 121, 744, 716]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [45, 73, 75, 87]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [235, 69, 255, 91]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [290, 68, 335, 112]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool3"
		  Ports			  [1, 1]
		  Position		  [425, 75, 445, 105]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge_detect"
		  Ports			  [1, 1]
		  Position		  [160, 55, 205, 105]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pulse"
		  Position		  [465, 83, 495, 97]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "bool3"
		  SrcPort		  1
		  DstBlock		  "pulse"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "posedge_detect"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "posedge_detect"
		  SrcPort		  1
		  DstBlock		  "Inverter3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "bool3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rd_ack_en"
	      Ports		      [2, 3]
	      Position		      [1190, 333, 1275, 377]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Corner Turn Delay"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "ct_delay=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ct_delay"
	      System {
		Name			"rd_ack_en"
		Location		[44, 434, 1056, 1117]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid1"
		  Position		  [70, 288, 100, 302]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid2"
		  Position		  [70, 378, 100, 392]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [435, 405, 480, 435]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [535, 49, 590, 71]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [535, 69, 590, 91]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [535, 89, 590, 111]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [535, 109, 590, 131]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [620, 223, 665, 267]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [620, 418, 665, 462]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [280, 313, 325, 357]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [2, 1]
		  Position		  [435, 323, 480, 372]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [4]
		  Position		  [635, 48, 695, 132]
		  Location		  [5, 49, 1029, 718]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5~-5~-5"
		  YMax			  "5~5~5~5"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool"
		  Ports			  [1, 1]
		  Position		  [370, 320, 390, 350]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool1"
		  Ports			  [1, 1]
		  Position		  [690, 230, 710, 260]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool2"
		  Ports			  [1, 1]
		  Position		  [690, 425, 710, 455]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool3"
		  Ports			  [1, 1]
		  Position		  [165, 370, 180, 400]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool4"
		  Ports			  [1, 1]
		  Position		  [165, 280, 180, 310]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool5"
		  Ports			  [1, 1]
		  Position		  [690, 545, 710, 575]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "d1first"
		  Ports			  [2, 1]
		  Position		  [575, 533, 620, 582]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "freeze_cntr"
		  Ports			  [2, 1]
		  Position		  [530, 340, 580, 380]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Freeze Count"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "ct_delay=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ct_delay"
		  System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [240, 274, 310, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "ct_delay"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(ct_delay))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "ceil(log2(ct_delay))"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [525, 263, 575, 297]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [415, 258, 460, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [635, 273, 665, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 45; -340, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Ports			  [1, 1]
		  Position		  [515, 559, 545, 581]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [84, 121, 744, 716]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [45, 73, 75, 87]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [235, 69, 255, 91]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [290, 68, 335, 112]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bool3"
		    Ports		    [1, 1]
		    Position		    [425, 75, 445, 105]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "posedge_detect"
		    Ports		    [1, 1]
		    Position		    [160, 55, 205, 105]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    on
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pulse"
		    Position		    [465, 83, 495, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "bool3"
		    SrcPort		    1
		    DstBlock		    "pulse"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 30, 0]
		    Branch {
		    DstBlock		    "posedge_detect"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "posedge_detect"
		    SrcPort		    1
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    DstBlock		    "bool3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_en1"
		  Position		  [740, 238, 770, 252]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dimm1_first"
		  Position		  [750, 553, 780, 567]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_en2"
		  Position		  [745, 433, 775, 447]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rd_valid1"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "bool4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -235]
		    DstBlock		    "Gateway Out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rd_valid2"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "bool3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -285]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "bool"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Register1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 220]
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "freeze_cntr"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "freeze_cntr"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bool1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bool2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "rd_en1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -75; -205, 0; 0, -90]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bool2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -250; -205, 0]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "rd_en2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bool3"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bool4"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 250]
		    DstBlock		    "d1first"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "Scope"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "Scope"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "Scope"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "d1first"
		  SrcPort		  1
		  DstBlock		  "bool5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool5"
		  SrcPort		  1
		  DstBlock		  "dimm1_first"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "d1first"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "specmin3"
	      Ports		      [1, 1]
	      Position		      [435, 385, 480, 415]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "specmin5"
	      Ports		      [0, 1]
	      Position		      [245, 413, 295, 447]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^(spec_len+num_spec) -5"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "(spec_len+num_spec)"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "syncer2"
	      Ports		      [1, 1]
	      Position		      [1335, 530, 1365, 550]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "syncer4"
	      Ports		      [1, 1]
	      Position		      [1325, 195, 1355, 215]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tag_pulse"
	      Ports		      [3, 1]
	      Position		      [1445, 196, 1505, 234]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"tag_pulse"
		Location		[79, 193, 739, 788]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rd_tag"
		  Position		  [65, 108, 95, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [70, 188, 100, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid"
		  Position		  [70, 278, 100, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [250, 114, 270, 136]
		  Orientation		  "left"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [155, 163, 200, 207]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [380, 188, 425, 232]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [475, 253, 520, 297]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [240, 148, 285, 197]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool1"
		  Ports			  [1, 1]
		  Position		  [395, 270, 415, 300]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool3"
		  Ports			  [1, 1]
		  Position		  [550, 260, 570, 290]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [590, 268, 620, 282]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rd_tag"
		  SrcPort		  1
		  Points		  [20, 0; 0, 60]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  Points		  [-30, 0; 0, 35]
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rd_valid"
		  SrcPort		  1
		  DstBlock		  "bool1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool3"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "bool3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool1"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tag_pulse1"
	      Ports		      [3, 1]
	      Position		      [1440, 531, 1500, 569]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"tag_pulse1"
		Location		[2, 70, 1022, 695]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rd_tag"
		  Position		  [65, 108, 95, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [70, 188, 100, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid"
		  Position		  [70, 278, 100, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [250, 114, 270, 136]
		  Orientation		  "left"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [155, 163, 200, 207]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [380, 188, 425, 232]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [475, 253, 520, 297]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [2, 1]
		  Position		  [240, 148, 285, 197]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool1"
		  Ports			  [1, 1]
		  Position		  [420, 270, 440, 300]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool3"
		  Ports			  [1, 1]
		  Position		  [550, 260, 570, 290]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [590, 268, 620, 282]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "bool3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool3"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rd_valid"
		  SrcPort		  1
		  DstBlock		  "bool1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  Points		  [-30, 0; 0, 35]
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rd_tag"
		  SrcPort		  1
		  Points		  [20, 0; 0, 60]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool1"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [2090, 393, 2120, 407]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [2050, 658, 2080, 672]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "debug"
	      Position		      [2275, 823, 2305, 837]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "dimm1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [60, 0]
	      DstBlock		      "dimm2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr_gen_DRAM"
	      SrcPort		      2
	      Points		      [510, 0]
	      Branch {
		Points			[0, -230]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"Mux1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"dimm1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 690]
		DstBlock		"Gateway Out22"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[80, 0]
		DstBlock		"dimm2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 525]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "dimm1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [60, 0]
	      DstBlock		      "dimm2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "addr_gen_DRAM"
	      SrcPort		      3
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -165]
		Branch {
		  Points		  [0, -40]
		  Branch {
		    Points		    [0, -110]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [220, 0]
		    Branch {
		    DstBlock		    "dimm1"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 665]
		    DstBlock		    "Gateway Out9"
		    DstPort		    1
		    }
		  }
		}
		Branch {
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"bool"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 20]
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 110]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [140, 0]
		    Branch {
		    Points		    [70, 0]
		    DstBlock		    "dimm2"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 490]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, -35; -180, 0]
		DstBlock		"Register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "specmin5"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [5, 0; 5, 0]
	      Branch {
		Points			[0, -185; 390, 0]
		Branch {
		  DstBlock		  "dimm1"
		  DstPort		  6
		}
		Branch {
		  Points		  [0, 655]
		  DstBlock		  "Gateway Out8"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 150; 425, 0]
		Branch {
		  Points		  [65, 0]
		  DstBlock		  "dimm2"
		  DstPort		  6
		}
		Branch {
		  Points		  [0, 485]
		  DstBlock		  "Gateway Out5"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"specmin3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [160, 0]
	      Branch {
		Points			[550, 0]
		Branch {
		  DstBlock		  "dimm1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 685]
		  Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Slice5"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Points			[0, 335; 585, 0]
		Branch {
		  Points		  [75, 0]
		  DstBlock		  "dimm2"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 515]
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Slice7"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "addr_gen_DRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r_valid"
	      SrcPort		      1
	      Points		      [620, 0]
	      Branch {
		Points			[0, 355]
		DstBlock		"Mux3"
		DstPort			3
	      }
	      Branch {
		Points			[40, 0]
		DstBlock		"Mux2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"dimm1"
		DstPort			7
	      }
	      Branch {
		Points			[0, 650]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[60, 0]
		DstBlock		"dimm2"
		DstPort			7
	      }
	      Branch {
		Points			[0, 475]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "w_valid"
	      SrcPort		      1
	      Points		      [630, 0]
	      Branch {
		Points			[30, 0]
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 300]
		DstBlock		"Mux3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dimm1"
	      SrcPort		      3
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"syncer4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 625]
		DstBlock		"Gateway Out12"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "dimm2"
	      SrcPort		      3
	      Points		      [95, 5]
	      Branch {
		DstBlock		"syncer2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 450]
		DstBlock		"Gateway Out19"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bool"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out21"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "inscope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "inscope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "inscope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Gateway Out11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out14"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out15"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "outscope1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Gateway Out17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      DstBlock		      "Gateway Out18"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out13"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dimm1"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[0, 815]
		DstBlock		"Gateway Out16"
		DstPort			1
	      }
	      Branch {
		Points			[95, 0]
		Branch {
		  DstBlock		  "cmdAck1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 705]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dimm2"
	      SrcPort		      1
	      Points		      [110, 5]
	      Branch {
		Points			[0, 640]
		DstBlock		"Gateway Out24"
		DstPort			1
	      }
	      Branch {
		Points			[25, 0]
		Branch {
		  DstBlock		  "cmdAck2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 415]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dimm2"
	      SrcPort		      4
	      Points		      [75, 5]
	      Branch {
		Points			[0, -240]
		DstBlock		"rd_ack_en"
		DstPort			2
	      }
	      Branch {
		Points			[25, 0]
		Branch {
		  Points		  [0, 405]
		  DstBlock		  "Gateway Out20"
		  DstPort		  1
		}
		Branch {
		  Points		  [850, 0]
		  DstBlock		  "Concat"
		  DstPort		  5
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dimm1"
	      SrcPort		      4
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 580]
		DstBlock		"Gateway Out14"
		DstPort			1
	      }
	      Branch {
		Points			[40, 0; 0, 75]
		Branch {
		  DstBlock		  "rd_ack_en"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 450]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dimm1"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		Points			[0, 650; 35, 0]
		Branch {
		  DstBlock		  "Slice12"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Slice9"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[450, 0]
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, -25]
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, 20]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dimm2"
	      SrcPort		      2
	      Points		      [90, 5]
	      Branch {
		Points			[0, 475]
		Branch {
		  DstBlock		  "Slice10"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Slice11"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[375, 0]
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, 20]
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, -25]
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      DstBlock		      "Gateway Out21"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice12"
	      SrcPort		      1
	      DstBlock		      "Gateway Out13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "inscope1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out16"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out19"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out20"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out17"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "outscope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out18"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Mux9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "Mux9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Mux4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "inscope2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "outscope2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 285]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full_register"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "tag_pulse1"
	      SrcPort		      1
	      Points		      [25, 0; 0, -165]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "full_register"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 195; -260, 0]
		Branch {
		  Points		  [-115, 0]
		  DstBlock		  "Inverter3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Expression1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -140; -255, 0]
		Branch {
		  Points		  [-70, 0]
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Expression"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[15, 0]
		Branch {
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "SpecMux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Gateway Out26"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [0, 520]
		  DstBlock		  "Concat"
		  DstPort		  7
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mux9"
	      SrcPort		      1
	      Points		      [165, 0]
	      DstBlock		      "SpecMux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "SpecMux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SpecMux"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 510]
		DstBlock		"Data"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Counter2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, -155]
		DstBlock		"Mux9"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		Branch {
		  Points		  [-360, 0]
		  Branch {
		    Points		    [0, 5; -330, 0]
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "dimm1"
		    DstPort		    8
		    }
		    Branch {
		    Points		    [0, 565]
		    DstBlock		    "Gateway Out15"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "tag_pulse"
		    DstPort		    2
		  }
		}
		Branch {
		  Points		  [0, 505]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Expression1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -5]
	      Branch {
		DstBlock		"Mux4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		Branch {
		  Points		  [-350, 0]
		  Branch {
		    Points		    [-275, 0]
		    Branch {
		    Points		    [-265, 0]
		    DstBlock		    "dimm2"
		    DstPort		    8
		    }
		    Branch {
		    Points		    [0, 385]
		    DstBlock		    "Gateway Out23"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "tag_pulse1"
		    DstPort		    2
		  }
		}
		Branch {
		  Points		  [0, 210]
		  DstBlock		  "Concat"
		  DstPort		  6
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bool2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bool4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bool2"
	      SrcPort		      1
	      DstBlock		      "Expression"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bool4"
	      SrcPort		      1
	      DstBlock		      "Expression1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr_gen_DRAM"
	      SrcPort		      1
	      Points		      [450, 0]
	      Branch {
		Points			[70, 0]
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -220]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "syncer4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tag_pulse"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "syncer2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tag_pulse1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 220]
		DstBlock		"Concat"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "rd_ack_en"
	      SrcPort		      1
	      Points		      [5, 0; 0, -70]
	      Branch {
		Points			[0, -45]
		DstBlock		"tag_pulse"
		DstPort			3
	      }
	      Branch {
		Points			[375, 0]
		Branch {
		  DstBlock		  "Expression"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 25]
		  DstBlock		  "Gateway Out27"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "rd_ack_en"
	      SrcPort		      3
	      Points		      [5, 0; 0, 190]
	      Branch {
		DstBlock		"tag_pulse1"
		DstPort			3
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Expression1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rd_ack_en"
	      SrcPort		      2
	      Points		      [0, 0; 115, 0]
	      Branch {
		Points			[35, 0]
		DstBlock		"posedge"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, -120]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "tag_pulse"
	      SrcPort		      1
	      Points		      [70, 0; 0, 105]
	      Branch {
		Points			[0, 50]
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full_register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -85]
		DstBlock		"Gateway Out25"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full_register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out26"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [45, 0; 0, 5]
	      DstBlock		      "full_register"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "specmin3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Data"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Concat"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 5]
	      DstBlock		      "debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 105; -45, 0]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Added a latency\nof 1 to 'Expression (1"
")'"
	      Position		      [1711, 518]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dram_in"
	  Ports			  [2, 4]
	  Position		  [555, 218, 645, 382]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Spectrum Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "spec_len=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "log2(length)"
	  System {
	    Name		    "dram_in"
	    Location		    [165, 182, 1177, 807]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [50, 98, 80, 112]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [50, 203, 80, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [445, 67, 495, 118]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [365, 177, 415, 228]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "2"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [365, 91, 410, 119]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [580, 81, 625, 109]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [545, 306, 590, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [250, 49, 305, 61]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [250, 24, 305, 36]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "HighBit"
	      Ports		      [1, 1]
	      Position		      [515, 246, 560, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LowBit"
	      Ports		      [1, 1]
	      Position		      [515, 131, 560, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [685, 62, 710, 128]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [245, 248, 290, 297]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [350, 15, 400, 70]
	      Location		      [768, 180, 1784, 841]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData8"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dbuf_transpose"
	      Ports		      [2, 2]
	      Position		      [130, 88, 215, 152]
	      BackgroundColor	      "magenta"
	      AncestorBlock	      "reorder_library/dbuf_transpose"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Rows of Matrix (data written in): (2^?)"
"|Cols of Matrix (data read out): (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "Rows=@1;Cols=@2;bram_latency=@3;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "spec_len|2|2"
	      MaskTabNameString	      ",,"
	      System {
		Name			"dbuf_transpose"
		Location		[201, 82, 988, 468]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [305, 273, 335, 287]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 128, 45, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [260, 122, 310, 178]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [260, 197, 310, 253]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [85, 108, 135, 162]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "Rows + Cols + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [515, 42, 560, 88]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [365, 48, 395, 82]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [365, 263, 395, 297]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [420, 128, 470, 162]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [370, 167, 395, 233]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "bram_latency"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [610, 52, 635, 118]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [370, 82, 395, 148]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "bram_latency"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM"
		  Ports			  [3, 1]
		  Position		  [495, 104, 560, 156]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "2^(Rows + Cols)"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "bram_latency"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM1"
		  Ports			  [3, 1]
		  Position		  [495, 189, 560, 241]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "2^(Rows + Cols)"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "bram_latency"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "col_in"
		  Ports			  [1, 1]
		  Position		  [170, 121, 215, 149]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "Cols"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "col_out"
		  Ports			  [1, 1]
		  Position		  [170, 241, 215, 269]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "Cols"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "row_in"
		  Ports			  [1, 1]
		  Position		  [170, 161, 215, 189]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "Rows"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "row_out"
		  Ports			  [1, 1]
		  Position		  [170, 201, 215, 229]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "Rows"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rw"
		  Ports			  [1, 1]
		  Position		  [170, 81, 215, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [175, 304, 215, 346]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "fft_library/sync_delay"
		  SourceType		  ""
		  ShowPortLabels	  on
		  DelayLen		  "2^(Rows + Cols) + bram_latency*2 + "
"1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [655, 78, 685, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [245, 318, 275, 332]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "row_out"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "col_out"
		  SrcPort		  1
		  Points		  [10, 0; 0, -45]
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Single Port RAM"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Single Port RAM1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -130]
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  DstBlock		  "Single Port RAM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 190]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "row_in"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "col_in"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  Points		  [40, 0; 0, -25]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rw"
		  SrcPort		  1
		  Points		  [25, 0; 80, 0]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 40]
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "row_out"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "col_out"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "row_in"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "col_in"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "rw"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Single Port RAM1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [75, 0; 0, -65]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Single Port RAM"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Single Port RAM1"
		    DstPort		    2
		  }
		}
		Annotation {
		  Name			  "lspitler: Delays added\nat MUX stag"
"e"
		  Position		  [77, 21]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "is2"
	      Ports		      [2, 1]
	      Position		      [600, 179, 645, 226]
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "~a & b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [750, 88, 780, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "r_valid"
	      Position		      [750, 198, 780, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "w_valid"
	      Position		      [750, 253, 780, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 313, 780, 327]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "dbuf_transpose"
	      SrcPort		      2
	      Points		      [5, 0]
	      Branch {
		Points			[0, 55]
		Branch {
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, -80]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "dbuf_transpose"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[45, 0]
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -25]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Gateway Out5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [15, 0; 0, -75]
	      DstBlock		      "dbuf_transpose"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dbuf_transpose"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"HighBit"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"LowBit"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "LowBit"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[80, 0; 0, -70]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"is2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "is2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "HighBit"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"is2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"w_valid"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60]
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "gpio"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [1635, 495, 1735, 525]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:led"
	  io_dir		  "out"
	  arith_type		  "Unsigned"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "5"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  off
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gpio3"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [625, 490, 725, 520]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "BEE2_usr:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "0"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "led"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1635, 420, 1735, 450]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_led_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pack"
	  Ports			  [2, 1]
	  Position		  [1975, 480, 2020, 515]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "pack"
	    Location		    [280, 772, 694, 1011]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [25, 108, 55, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [245, 29, 270, 141]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant10"
	      Ports		      [0, 1]
	      Position		      [200, 29, 225, 51]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [135, 57, 170, 83]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [140, 88, 170, 112]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "15"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      Ports		      [1, 1]
	      Position		      [140, 118, 170, 142]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "15"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [190, 89, 225, 111]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [190, 119, 225, 141]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 94, 120, 136]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [290, 78, 320, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant10"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pack1"
	  Ports			  [2, 1]
	  Position		  [1985, 720, 2030, 755]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "pack1"
	    Location		    [280, 772, 694, 1011]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [25, 108, 55, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [245, 29, 270, 141]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant10"
	      Ports		      [0, 1]
	      Position		      [200, 29, 225, 51]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [135, 57, 170, 83]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [140, 88, 170, 112]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "15"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      Ports		      [1, 1]
	      Position		      [140, 118, 170, 142]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "15"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [190, 89, 225, 111]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [190, 119, 225, 141]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 94, 120, 136]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [290, 78, 320, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant10"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pulse_ext"
	  Ports			  [1, 1]
	  Position		  [560, 496, 595, 514]
	  SourceBlock		  "casper_library/Misc/pulse_ext"
	  SourceType		  "pulse_ext"
	  ShowPortLabels	  on
	  pulse_len		  "2^25"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reset_led"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1260, 625, 1360, 655]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_reset_led_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [255, 299, 295, 341]
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c1"
	  Ports			  [2, 1]
	  Position		  [1655, 179, 1695, 221]
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "rx_empty"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 700, 485, 730]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_rx_empty_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rx_linkdown"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 780, 485, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_rx_linkdown_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rx_valid"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 740, 485, 770]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_rx_valid_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_in"
	  Ports			  [3]
	  Position		  [780, 32, 820, 148]
	  SourceBlock		  "casper_library/Scopes/snap64"
	  SourceType		  "snap64"
	  ShowPortLabels	  on
	  nsamples		  "12"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_in_delay"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [540, 85, 640, 115]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_snap_in_delay_user_data_ou"
"t"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_in_we"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [610, 130, 710, 160]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_snap_in_we_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_out"
	  Ports			  [3]
	  Position		  [1610, 717, 1675, 833]
	  SourceBlock		  "casper_library/Scopes/snap64"
	  SourceType		  "snap64"
	  ShowPortLabels	  on
	  nsamples		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_out_delay"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1380, 770, 1480, 800]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_snap_out_delay_user_data_o"
"ut"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_out_we"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1440, 825, 1540, 855]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_snap_out_we_user_data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "split"
	  Ports			  [1, 2]
	  Position		  [345, 646, 385, 679]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "split"
	    Location		    [1474, 840, 1869, 1004]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 58, 55, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [145, 53, 180, 77]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [145, 78, 180, 102]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [90, 78, 130, 102]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "15"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [90, 53, 130, 77]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "15"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "15"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [90, 28, 130, 52]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "30"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [200, 54, 240, 96]
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      Position		      [160, 23, 190, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data"
	      Position		      [260, 68, 290, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice6"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice9"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "data"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_in_sel"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [150, 405, 250, 435]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_sync_in_sel_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_mux"
	  Ports			  [3, 1]
	  Position		  [330, 398, 365, 532]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_out_mux"
	  Ports			  [3, 1]
	  Position		  [1740, 243, 1775, 377]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_out_period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1460, 340, 1560, 370]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_sync_out_period_user_data_"
"out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_out_sel"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1560, 250, 1660, 280]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_sync_out_sel_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [95, 495, 195, 525]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_sync_period_user_data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "trig_delay"
	  Ports			  [3, 2]
	  Position		  [660, 41, 740, 99]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "trig_delay"
	    Location		    [703, 144, 1198, 479]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [90, 28, 120, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig_in"
	      Position		      [25, 213, 55, 227]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [135, 93, 165, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [35, 170, 80, 200]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [175, 167, 225, 218]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [205, 12, 250, 58]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [355, 224, 410, 246]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [355, 264, 410, 286]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [110, 181, 155, 229]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [3, 1]
	      Position		      [255, 151, 300, 209]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [440, 215, 470, 295]
	      Location		      [63, 116, 628, 675]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [345, 171, 380, 189]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [340, 28, 370, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig_out"
	      Position		      [400, 173, 430, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig_in"
	      SrcPort		      1
	      Points		      [35, 0; 0, 5]
	      Branch {
		DstBlock		"Register"
		DstPort			3
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -40; -150, 0]
		Branch {
		  Points		  [-70, 0; 0, 65]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 0; 10, 0]
		Branch {
		  Points		  [0, 55]
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "posedge"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35; 80, 0]
		DstBlock		"Relational"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "trig_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "trig_delay1"
	  Ports			  [3, 2]
	  Position		  [1500, 721, 1580, 779]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "trig_delay1"
	    Location		    [703, 144, 1198, 479]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [90, 28, 120, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig_in"
	      Position		      [25, 213, 55, 227]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [135, 93, 165, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [35, 170, 80, 200]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [175, 167, 225, 218]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [205, 12, 250, 58]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [355, 224, 410, 246]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [355, 264, 410, 286]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [110, 181, 155, 229]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [3, 1]
	      Position		      [255, 151, 300, 209]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [440, 215, 470, 295]
	      Location		      [63, 116, 628, 675]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [345, 171, 380, 189]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [340, 28, 370, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig_out"
	      Position		      [400, 173, 430, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig_in"
	      SrcPort		      1
	      Points		      [35, 0; 0, 5]
	      Branch {
		DstBlock		"Register"
		DstPort			3
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -40; -150, 0]
		Branch {
		  Points		  [-70, 0; 0, 65]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 0; 10, 0]
		Branch {
		  Points		  [0, 55]
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "posedge"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35; 80, 0]
		DstBlock		"Relational"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "trig_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tvg_in"
	  Ports			  [0, 2]
	  Position		  [80, 290, 120, 350]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "tvg_in"
	    Location		    [15, 195, 1043, 845]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [415, 395, 460, 425]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [300, 266, 330, 294]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [300, 311, 330, 339]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [300, 356, 330, 384]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [300, 401, 330, 429]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [925, 49, 980, 71]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [925, 124, 980, 146]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [415, 524, 470, 546]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [415, 549, 470, 571]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [415, 574, 470, 596]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [415, 599, 470, 621]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [560, 54, 615, 76]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [560, 129, 615, 151]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM sel  Re (0)"
	      Ports		      [1, 1]
	      Position		      [580, 341, 625, 369]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM sel Im (1)"
	      Ports		      [1, 1]
	      Position		      [580, 396, 625, 424]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM select mux"
	      Ports		      [3, 1]
	      Position		      [480, 359, 500, 461]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM_sel"
	      Ports		      [1, 1]
	      Position		      [235, 311, 280, 339]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "27"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [2]
	      Position		      [1020, 70, 1070, 130]
	      Location		      [792, 544, 1787, 1084]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [4]
	      Position		      [510, 519, 565, 626]
	      Location		      [278, 375, 1275, 1018]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5~-5"
	      YMax		      "5~5~5~5"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope3"
	      Ports		      [2]
	      Position		      [680, 28, 745, 177]
	      Location		      [879, 49, 1876, 612]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "WE"
	      Ports		      [1, 1]
	      Position		      [235, 266, 280, 294]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "29"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add mux"
	      Ports		      [3, 1]
	      Position		      [480, 188, 500, 282]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_vec"
	      Ports		      [1, 1]
	      Position		      [235, 356, 280, 384]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "9"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "18"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bram_wr_out_sim"
	      Ports		      [0, 1]
	      Position		      [25, 315, 65, 375]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Write enable|RAM selector (1 = Re; 2 = "
"Im; 3 = both)|RAM address|Data in"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "we_enable=@1;ram_sel=@2;add_vec=@3;data"
"_in=@4;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|3|512|32"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"bram_wr_out_sim"
		Location		[919, 596, 1274, 925]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [5, 1]
		  Position		  [105, 28, 160, 252]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "5"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [185, 129, 240, 151]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "RAM_sel"
		  Ports			  [0, 1]
		  Position		  [25, 125, 70, 155]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "ram_sel"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "WE"
		  Ports			  [0, 1]
		  Position		  [25, 80, 70, 110]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "we_enable"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_vec"
		  Ports			  [0, 1]
		  Position		  [25, 170, 70, 200]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "add_vec"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_in"
		  Ports			  [0, 1]
		  Position		  [25, 215, 70, 245]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "data_in"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "zeros"
		  Ports			  [0, 1]
		  Position		  [25, 35, 70, 65]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [260, 133, 290, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "zeros"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WE"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "RAM_sel"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "add_vec"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_wr_reg"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [95, 330, 195, 360]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "seti_ct_xaui_sys_tvg_in_bram_wr_reg_use"
"r_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "data_in"
	      Ports		      [1, 1]
	      Position		      [235, 401, 280, 429]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_im"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [775, 361, 855, 419]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_re"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [780, 226, 860, 284]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "thr_cpu_ctrl_sim"
	      Ports		      [0, 1]
	      Position		      [85, 226, 115, 244]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskDescription	      "Mux Data for CT and FFT Syncs:\n\n0 -> "
"Interchip Connection\n1 -> User Generated External Sync\n2 -> Periodic Sync G"
"enerator\n3 -> Periodic Sync Generator (Same as 2)\n\nMux Data for CT and FFT"
" Inputs:\n\n0 -> Interchip Connection\n1 -> Test Vector Generator (TVG)\n2 ->"
" All Zeroes (0's)\n3 -> All Ones (1's)"
	      MaskPromptString	      "Skip|Stall|Length"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "tvg_skip=@1;tvg_stall=@2;tvg_length=@3;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|2|5"
	      MaskTabNameString	      ",,"
	      System {
		Name			"thr_cpu_ctrl_sim"
		Location		[859, 410, 1871, 1060]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [330, 18, 380, 607]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [410, 287, 455, 333]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Disregard Subsystem"
		  Tag			  "discardX"
		  Ports			  []
		  Position		  [34, 15, 85, 65]
		  ShowName		  off
		  AttributesFormatString  "Disregard Subsystem\\nFor Generatio"
"n"
		  SourceBlock		  "xbsIndex_r3/Disregard Subsystem"
		  SourceType		  "Xilinx Disregard Subsystem For Gene"
"ration"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [490, 299, 545, 321]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Length"
		  Ports			  [0, 1]
		  Position		  [175, 225, 220, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "tvg_length"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Skip	"
		  Ports			  [0, 1]
		  Position		  [170, 515, 215, 545]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "tvg_skip"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Stall"
		  Ports			  [0, 1]
		  Position		  [170, 370, 215, 400]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "tvg_stall"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pad_zeroes"
		  Ports			  [0, 1]
		  Position		  [175, 80, 220, 110]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [580, 303, 610, 317]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Skip	"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Stall"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pad_zeroes"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Length"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tvg"
	      Ports		      [1, 1]
	      Position		      [355, 205, 395, 265]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Test Vector Generator(TVG)"
	      MaskPromptString	      "Skip|Stall|Length"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "tvg_skip=@1;tvg_stall=@2;tvg_length=@3;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|1|512"
	      MaskTabNameString	      ",,"
	      System {
		Name			"tvg"
		Location		[236, 186, 832, 612]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 253, 55, 267]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [3, 1]
		  Position		  [520, 424, 565, 516]
		  SourceBlock		  "xbsIndex_r3/Accumulator"
		  SourceType		  "Xilinx Accumulator"
		  n_bits		  "10"
		  overflow		  "Wrap"
		  operation		  "Add"
		  scale			  "1"
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  hasbypass		  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  gen_core		  off
		  use_rpm		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [640, 697, 690, 748]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [230, 215, 275, 245]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [295, 187, 345, 243]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "10"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  on
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [700, 459, 755, 481]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [260, 84, 315, 106]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [260, 119, 315, 141]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [700, 519, 755, 541]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [420, 448, 465, 492]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [805, 668, 850, 712]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [2, 1]
		  Position		  [375, 228, 420, 272]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [2]
		  Position		  [350, 77, 400, 148]
		  Location		  [829, 60, 1911, 652]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "skip"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope3"
		  Ports			  [2]
		  Position		  [790, 442, 845, 558]
		  Location		  [833, 53, 1915, 645]
		  Open			  off
		  NumInputPorts		  "2"
		  List {
		    ListType		    AxesTitles
		    axes1		    "skip"
		    axes2		    "%<SignalLabel>"
		  }
		  TimeRange		  "20"
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  SaveName		  "ScopeData4"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Reference
		  Name			  "length"
		  Ports			  [1, 1]
		  Position		  [100, 696, 145, 724]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "20"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "skip"
		  Ports			  [1, 1]
		  Position		  [95, 176, 140, 204]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "stall"
		  Ports			  [1, 1]
		  Position		  [95, 246, 140, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "10"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [820, 393, 850, 407]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "stall"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "skip"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 450]
		    DstBlock		    "length"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  1
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "Relational2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "skip"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 250]
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 545]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "stall"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -80; -215, 0; 0, 30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [-70, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -85; -460, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "length"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [45, 0; 0, -25]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Annotation {
		  Name			  "BRAM address out"
		  Position		  [619, 452]
		  DropShadow		  on
		}
		Annotation {
		  Name			  "When 'Counter' >= 'stall'\nenable a"
" new accumulation\nand reset counter."
		  Position		  [322, 313]
		  DropShadow		  on
		}
		Annotation {
		  Name			  "skip = number of addresses to skip"
"\nstall = number of clock cycles to spend\non each address\nlength = number o"
"f addresses in BRAM\nto read"
		  Position		  [110, 42]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tvg_ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [145, 220, 245, 250]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "seti_ct_xaui_sys_tvg_in_tvg_ctrl_user_d"
"ata_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re_out"
	      Position		      [925, 248, 955, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im_out"
	      Position		      [930, 383, 960, 397]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "tvg_ctrl"
	      SrcPort		      1
	      DstBlock		      "tvg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tvg"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"add mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, -170]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "RAM select mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RAM select mux"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"RAM sel  Re (0)"
		DstPort			1
	      }
	      Branch {
		DstBlock		"RAM sel Im (1)"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RAM sel  Re (0)"
	      SrcPort		      1
	      Points		      [85, 0; 0, -80]
	      DstBlock		      "ram_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "WE"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "thr_cpu_ctrl_sim"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tvg_ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram_wr_reg"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 70]
		DstBlock		"data_in"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"add_vec"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"RAM_sel"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"WE"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "add_vec"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RAM_sel"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add mux"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[205, 0]
		Branch {
		  Points		  [0, 135]
		  DstBlock		  "ram_im"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "ram_re"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Gateway Out8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RAM sel Im (1)"
	      SrcPort		      1
	      DstBlock		      "ram_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ram_re"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"re_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ram_im"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, -255]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"im_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bram_wr_out_sim"
	      SrcPort		      1
	      DstBlock		      "bram_wr_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	      Branch {
		Points			[75, 0]
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, -75]
		  DstBlock		  "add mux"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 95]
		  DstBlock		  "RAM select mux"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 235]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	      Branch {
		Points			[20, 0; 0, 120]
		DstBlock		"RAM select mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 215]
		DstBlock		"Gateway Out5"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, -105]
		DstBlock		"add mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 195]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	      Branch {
		Points			[55, 0; 0, -95; 285, 0]
		Branch {
		  Points		  [0, -65]
		  DstBlock		  "ram_re"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "ram_im"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "BRAM READ/WRITE MUX\nWE 0: RAM's presum"
"ed filled. \n'addr' for 'data_out' selected \nby 'tvg' skip/step logic thereb"
"y\ngenerating an arbitrary sine wave\nWE 1: RAM selected, addressed \nand fil"
"led through \n'bram_wr_reg'"
	      Position		      [260, 83]
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "(29)"
	      Position		      [280, 302]
	    }
	    Annotation {
	      Name		      "(28 dt 27)"
	      Position		      [306, 347]
	    }
	    Annotation {
	      Name		      "(17 dt 0)"
	      Position		      [300, 439]
	    }
	    Annotation {
	      Name		      "(26 dt 18)"
	      Position		      [306, 393]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tvg_out"
	  Ports			  [0, 2]
	  Position		  [1480, 170, 1520, 230]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "tvg_out"
	    Location		    [14, 111, 914, 628]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [415, 395, 460, 425]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [300, 266, 330, 294]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [300, 311, 330, 339]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [300, 356, 330, 384]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [300, 401, 330, 429]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [470, 306, 500, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [925, 49, 980, 71]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [925, 124, 980, 146]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [415, 524, 470, 546]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [415, 549, 470, 571]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [415, 574, 470, 596]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [415, 599, 470, 621]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [560, 54, 615, 76]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [555, 129, 610, 151]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM sel  Re (0)"
	      Ports		      [1, 1]
	      Position		      [580, 341, 625, 369]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM sel Im (1)"
	      Ports		      [1, 1]
	      Position		      [580, 396, 625, 424]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM select mux"
	      Ports		      [3, 1]
	      Position		      [480, 359, 500, 461]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RAM_sel"
	      Ports		      [1, 1]
	      Position		      [235, 311, 280, 339]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "27"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [2]
	      Position		      [1020, 70, 1070, 130]
	      Location		      [792, 544, 1787, 1084]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [4]
	      Position		      [510, 519, 565, 626]
	      Location		      [278, 375, 1275, 1018]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5~-5"
	      YMax		      "5~5~5~5"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope3"
	      Ports		      [2]
	      Position		      [680, 28, 745, 177]
	      Location		      [879, 49, 1876, 612]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "WE"
	      Ports		      [1, 1]
	      Position		      [235, 266, 280, 294]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "29"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add mux"
	      Ports		      [3, 1]
	      Position		      [480, 188, 500, 282]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_vec"
	      Ports		      [1, 1]
	      Position		      [235, 356, 280, 384]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "9"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "18"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bram_wr_out_sim"
	      Ports		      [0, 1]
	      Position		      [25, 400, 65, 460]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Write enable|RAM selector (1 = Re; 2 = "
"Im; 3 = both)|RAM address|Data in"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "we_enable=@1;ram_sel=@2;add_vec=@3;data"
"_in=@4;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|3|512|32"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"bram_wr_out_sim"
		Location		[919, 596, 1274, 925]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [5, 1]
		  Position		  [105, 28, 160, 252]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "5"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [185, 129, 240, 151]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "RAM_sel"
		  Ports			  [0, 1]
		  Position		  [25, 125, 70, 155]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "ram_sel"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "WE"
		  Ports			  [0, 1]
		  Position		  [25, 80, 70, 110]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "we_enable"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_vec"
		  Ports			  [0, 1]
		  Position		  [25, 170, 70, 200]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "add_vec"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_in"
		  Ports			  [0, 1]
		  Position		  [25, 215, 70, 245]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "data_in"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "zeros"
		  Ports			  [0, 1]
		  Position		  [25, 35, 70, 65]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [260, 133, 290, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "zeros"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WE"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "RAM_sel"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "add_vec"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_wr_reg"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [95, 330, 195, 360]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "seti_ct_xaui_sys_tvg_out_bram_wr_reg_us"
"er_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "data_in"
	      Ports		      [1, 1]
	      Position		      [235, 401, 280, 429]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_im"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [775, 361, 855, 419]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_re"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [780, 226, 860, 284]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "thr_cpu_ctrl_sim"
	      Ports		      [0, 1]
	      Position		      [85, 226, 115, 244]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskDescription	      "Mux Data for CT and FFT Syncs:\n\n0 -> "
"Interchip Connection\n1 -> User Generated External Sync\n2 -> Periodic Sync G"
"enerator\n3 -> Periodic Sync Generator (Same as 2)\n\nMux Data for CT and FFT"
" Inputs:\n\n0 -> Interchip Connection\n1 -> Test Vector Generator (TVG)\n2 ->"
" All Zeroes (0's)\n3 -> All Ones (1's)"
	      MaskPromptString	      "Skip|Stall|Length"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "tvg_skip=@1;tvg_stall=@2;tvg_length=@3;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|2|5"
	      MaskTabNameString	      ",,"
	      System {
		Name			"thr_cpu_ctrl_sim"
		Location		[859, 410, 1871, 1060]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [330, 18, 380, 607]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [410, 287, 455, 333]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Disregard Subsystem"
		  Tag			  "discardX"
		  Ports			  []
		  Position		  [34, 15, 85, 65]
		  ShowName		  off
		  AttributesFormatString  "Disregard Subsystem\\nFor Generatio"
"n"
		  SourceBlock		  "xbsIndex_r3/Disregard Subsystem"
		  SourceType		  "Xilinx Disregard Subsystem For Gene"
"ration"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [490, 299, 545, 321]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Length"
		  Ports			  [0, 1]
		  Position		  [175, 225, 220, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "tvg_length"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Skip	"
		  Ports			  [0, 1]
		  Position		  [170, 515, 215, 545]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "tvg_skip"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Stall"
		  Ports			  [0, 1]
		  Position		  [170, 370, 215, 400]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "tvg_stall"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pad_zeroes"
		  Ports			  [0, 1]
		  Position		  [175, 80, 220, 110]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [580, 303, 610, 317]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Skip	"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Gateway Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Stall"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pad_zeroes"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Length"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tvg"
	      Ports		      [1, 1]
	      Position		      [350, 205, 390, 265]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Test Vector Generator(TVG)"
	      MaskPromptString	      "Skip|Stall|Length"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "tvg_skip=@1;tvg_stall=@2;tvg_length=@3;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|1|512"
	      MaskTabNameString	      ",,"
	      System {
		Name			"tvg"
		Location		[236, 186, 832, 612]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 253, 55, 267]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [3, 1]
		  Position		  [520, 424, 565, 516]
		  SourceBlock		  "xbsIndex_r3/Accumulator"
		  SourceType		  "Xilinx Accumulator"
		  n_bits		  "10"
		  overflow		  "Wrap"
		  operation		  "Add"
		  scale			  "1"
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  hasbypass		  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  gen_core		  off
		  use_rpm		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [640, 697, 690, 748]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [230, 215, 275, 245]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [295, 187, 345, 243]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "10"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  on
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [700, 459, 755, 481]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [260, 84, 315, 106]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [260, 119, 315, 141]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [700, 519, 755, 541]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [420, 448, 465, 492]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [805, 668, 850, 712]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [2, 1]
		  Position		  [375, 228, 420, 272]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [2]
		  Position		  [350, 77, 400, 148]
		  Location		  [829, 60, 1911, 652]
		  Open			  off
		  NumInputPorts		  "2"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "skip"
		    axes2		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope3"
		  Ports			  [2]
		  Position		  [790, 442, 845, 558]
		  Location		  [833, 53, 1915, 645]
		  Open			  off
		  NumInputPorts		  "2"
		  List {
		    ListType		    AxesTitles
		    axes1		    "skip"
		    axes2		    "%<SignalLabel>"
		  }
		  TimeRange		  "20"
		  YMin			  "-5~-5"
		  YMax			  "5~5"
		  SaveName		  "ScopeData4"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Reference
		  Name			  "length"
		  Ports			  [1, 1]
		  Position		  [100, 696, 145, 724]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "20"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "skip"
		  Ports			  [1, 1]
		  Position		  [95, 176, 140, 204]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "stall"
		  Ports			  [1, 1]
		  Position		  [95, 246, 140, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "10"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [820, 393, 850, 407]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "stall"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "skip"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 450]
		    DstBlock		    "length"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  1
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "Relational2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "skip"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 250]
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 545]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "stall"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -80; -215, 0; 0, 30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [-70, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -85; -460, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "length"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [45, 0; 0, -25]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Annotation {
		  Name			  "BRAM address out"
		  Position		  [619, 452]
		  DropShadow		  on
		}
		Annotation {
		  Name			  "When 'Counter' >= 'stall'\nenable a"
" new accumulation\nand reset counter."
		  Position		  [322, 313]
		  DropShadow		  on
		}
		Annotation {
		  Name			  "skip = number of addresses to skip"
"\nstall = number of clock cycles to spend\non each address\nlength = number o"
"f addresses in BRAM\nto read"
		  Position		  [110, 42]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tvg_ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [145, 220, 245, 250]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "seti_ct_xaui_sys_tvg_out_tvg_ctrl_user_"
"data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re_out"
	      Position		      [920, 248, 950, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im_out"
	      Position		      [930, 383, 960, 397]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "tvg_ctrl"
	      SrcPort		      1
	      DstBlock		      "tvg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tvg"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"add mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, -170]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "RAM select mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RAM select mux"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"RAM sel  Re (0)"
		DstPort			1
	      }
	      Branch {
		DstBlock		"RAM sel Im (1)"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RAM sel  Re (0)"
	      SrcPort		      1
	      Points		      [85, 0; 0, -80]
	      DstBlock		      "ram_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "WE"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "thr_cpu_ctrl_sim"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "tvg_ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram_wr_reg"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 70]
		DstBlock		"data_in"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"add_vec"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"RAM_sel"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"WE"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "add_vec"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RAM_sel"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add mux"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[205, 0]
		Branch {
		  Points		  [0, 135]
		  DstBlock		  "ram_im"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "ram_re"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Gateway Out8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RAM sel Im (1)"
	      SrcPort		      1
	      DstBlock		      "ram_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ram_re"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"re_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ram_im"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -255]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"im_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bram_wr_out_sim"
	      SrcPort		      1
	      DstBlock		      "bram_wr_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	      Branch {
		Points			[75, 0]
		Branch {
		  Labels		  [1, 0]
		  Points		  [0, -75]
		  DstBlock		  "add mux"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 95]
		  DstBlock		  "RAM select mux"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 235]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	      Branch {
		Points			[20, 0; 0, 120]
		DstBlock		"RAM select mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 215]
		DstBlock		"Gateway Out5"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, -105]
		DstBlock		"add mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 195]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	      Branch {
		Points			[55, 0; 0, -95]
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [175, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"ram_re"
		DstPort			2
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"ram_im"
		DstPort			2
	      }
	    }
	    Annotation {
	      Name		      "BRAM READ/WRITE MUX\nWE 0: RAM's presum"
"ed filled. \n'addr' for 'data_out' selected \nby 'tvg' skip/step logic thereb"
"y\ngenerating an arbitrary sine wave\nWE 1: RAM selected, addressed \nand fil"
"led through \n'bram_wr_reg'"
	      Position		      [260, 83]
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "(29)"
	      Position		      [280, 302]
	    }
	    Annotation {
	      Name		      "(28 dt 27)"
	      Position		      [306, 347]
	    }
	    Annotation {
	      Name		      "(17 dt 0)"
	      Position		      [300, 439]
	    }
	    Annotation {
	      Name		      "(26 dt 18)"
	      Position		      [306, 393]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "tx_n_valid1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1810, 610, 1910, 640]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_tx_n_valid1_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tx_n_valid2"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1810, 810, 1910, 840]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "seti_ct_xaui_sys_tx_n_valid2_user_data_out"
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "dram_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram_ctrl"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram_ctrl"
	  SrcPort		  2
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "correctOutput"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, -5; 15, 0]
	  Branch {
	    Points		    [20, 0; 0, 5]
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Gateway Out16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "any_error"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "gpio"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "led"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gpio"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [50, 0; 0, 20]
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Scope4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Scope4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "led"
	  SrcPort		  1
	  DstBlock		  "Scope7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reset_led"
	  SrcPort		  1
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reset_led"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [10, 0; 0, -120]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "any_error"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0; 190, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -55]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, -240]
	    DstBlock		    "Gateway Out12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in_sel"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  DstBlock		  "data_in_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "data_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "data_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sync_in_sel"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "sync_in_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_mux"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [100, 0]
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "dram_in"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 40]
	      DstBlock		      "pulse_ext"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg_in"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg_in"
	  SrcPort		  2
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data_out_sel"
	  SrcPort		  1
	  DstBlock		  "Slice9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "data_out_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "data_out_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c1"
	  SrcPort		  1
	  DstBlock		  "data_out_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg_out"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg_out"
	  SrcPort		  2
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -45]
	    DstBlock		    "Counter1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_out_mux"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "sync_out_period"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  DstBlock		  "Relational2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync_out_sel"
	  SrcPort		  1
	  DstBlock		  "Slice10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  DstBlock		  "sync_out_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant12"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out_period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "snap_out_we"
	  SrcPort		  1
	  DstBlock		  "Slice11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap_out"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "snap_out_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Relational3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync_period"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25]
	  DstBlock		  "Relational3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Counter2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational3"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "sync_mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 60; -150, 0]
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "snap_in_we"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "snap_in"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap_in_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pulse_ext"
	  SrcPort		  1
	  DstBlock		  "gpio3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant15"
	  SrcPort		  1
	  DstBlock		  "XAUI"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant17"
	  SrcPort		  1
	  DstBlock		  "XAUI"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  DstBlock		  "XAUI"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant18"
	  SrcPort		  1
	  DstBlock		  "XAUI"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant19"
	  SrcPort		  1
	  DstBlock		  "XAUI"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  3
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  4
	  Points		  [20, 0]
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  5
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "Convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pack"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "XAUI1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant21"
	  SrcPort		  1
	  DstBlock		  "XAUI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant22"
	  SrcPort		  1
	  DstBlock		  "XAUI1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant29"
	  SrcPort		  1
	  DstBlock		  "XAUI1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "tx_n_valid1"
	  SrcPort		  1
	  DstBlock		  "Slice14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant23"
	  SrcPort		  1
	  DstBlock		  "tx_n_valid1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice14"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [5, 0; 0, -60]
	  DstBlock		  "XAUI1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [15, 0; 0, 5]
	  DstBlock		  "pack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant25"
	  SrcPort		  1
	  DstBlock		  "snap_in_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "snap_in_delay"
	  SrcPort		  1
	  DstBlock		  "trig_delay"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "concat"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "trig_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig_delay"
	  SrcPort		  1
	  Points		  [10, 0; 0, -5]
	  DstBlock		  "snap_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig_delay"
	  SrcPort		  2
	  Points		  [10, 0; 0, 5]
	  DstBlock		  "snap_in"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "trig_delay"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "snap_out_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "snap_out_delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "trig_delay1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "concat1"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "trig_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "trig_delay1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "trig_delay1"
	  SrcPort		  1
	  DstBlock		  "snap_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig_delay1"
	  SrcPort		  2
	  Points		  [5, 0; 0, 10]
	  DstBlock		  "snap_out"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pack1"
	  SrcPort		  1
	  DstBlock		  "XAUI2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant26"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "XAUI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant27"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "XAUI2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant30"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "XAUI2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "tx_n_valid2"
	  SrcPort		  1
	  DstBlock		  "Slice7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "Inverter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "XAUI2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Register7"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "pack1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "pack1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant28"
	  SrcPort		  1
	  DstBlock		  "tx_n_valid2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [15, 0; 0, -35]
	  DstBlock		  "pack"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Register7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Register6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  3
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  4
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  5
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  6
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI1"
	  SrcPort		  7
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  2
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  3
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  4
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  5
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  6
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI2"
	  SrcPort		  7
	  DstBlock		  "Terminator13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "split"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  2
	  DstBlock		  "Terminator14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  6
	  Points		  [5, 0]
	  DstBlock		  "Terminator15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XAUI"
	  SrcPort		  7
	  DstBlock		  "Terminator16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant31"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [85, 0; 0, 15; 25, 0]
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [245, 0]
	    Branch {
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -105]
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [205, 0]
	    Branch {
	      Points		      [0, 190]
	      Branch {
		Points			[25, 0]
		DstBlock		"Register2"
		DstPort			3
	      }
	      Branch {
		Points			[0, 100]
		Branch {
		  Points		  [460, 0]
		  DstBlock		  "Gateway Out11"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
	      }
	    }
	    Branch {
	      Points		      [120, 0]
	      Branch {
		Points			[0, -20]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30; 435, 0; 0, -20]
		DstBlock		"sync_out_mux"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 240]
	    DstBlock		    "correctOutput"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_out_mux"
	  SrcPort		  1
	  DstBlock		  "Goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_out_mux"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant24"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant32"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant33"
	  SrcPort		  1
	  DstBlock		  "Register6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant34"
	  SrcPort		  1
	  DstBlock		  "Register7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "split"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "split"
	  SrcPort		  2
	  Points		  [0, 5]
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_mux"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "data_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "sync_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dram_in"
	  SrcPort		  1
	  DstBlock		  "dram_ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram_in"
	  SrcPort		  2
	  DstBlock		  "dram_ctrl"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dram_in"
	  SrcPort		  3
	  DstBlock		  "dram_ctrl"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dram_in"
	  SrcPort		  4
	  DstBlock		  "dram_ctrl"
	  DstPort		  4
	}
	Annotation {
	  Name			  "'sync_out' goes HI\none CLK before \ndata a"
"ppears on 'dout'"
	  Position		  [625, 429]
	  DropShadow		  on
	}
      }
    }
  }
}
MatData {
  NumRecords		  6
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    2!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   #X"
"#   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"0\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   -@#   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    0     8 "
"   (    !          %    \"     $    0     0         0    $    \"XO9')A;5]C=\""
"]S>7-G96X.    ,     8    (    !          %    \"     $    #     0         0  "
", ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ "
"Q,   #@   $@    &    \"     0         !0    @    !    &     $         $    !@"
"   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \" "
"    $    #     0         0  , ;V9F  X    P    !@    @    $          4    (   "
"  0    $    !         !   0 P    #@   #     &    \"     0         !0    @    "
"           $         $          .    8 0   8    (     @         %    \"     $"
"    !     0         %  0 $P    $   #1    ;F=C7V-O;F9I9P           '-Y;G1H97-I"
"<U]L86YG=6%G90!S>6YT:&5S:7-?=&]O;       >&EL:6YX9F%M:6QY         '!A<G0      "
"             !S<&5E9                   =&5S=&)E;F-H             '!A8VMA9V4   "
"            !D:7)E8W1O<GD             <WES8VQK7W!E<FEO9        &-L;V-K7VQO8P "
"                     #@   .@    &    \"     (         !0    @    !     0    $"
"         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8     "
"                  X    X    !@    @    &          4    (     0    $    !     "
"     D    (            \\#\\.    .     8    (    !@         %    \"     $    "
"!     0         )    \"               #@   #     &    \"     0         !0    "
"@    !    !     $         $  $ %9(1$P.    ,     8    (    !          %    \" "
"    $    #     0         0  , 6%-4  X    X    !@    @    $          4    (   "
"  0    @    !         !     (    5FER=&5X,E .    .     8    (    !          %"
"    \"     $    '     0         0    !P   'AC,G9P-S  #@   #     &    \"     0"
"         !0    @    !     @    $         $  \" \"TW   .    ,     8    (    ! "
"         %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $  "
"        4    (     0    8    !         !     &    9F8Q-S T   .    2     8    "
"(    !          %    \"     $    5     0         0    %0   \"XO<V5T:5]C=%]X87"
"5I+W-Y<V=E;@    X    P    !@    @    $          4    (     0    $    !       "
"  !   0 U    #@   #     &    \"     0         !0    @               $        "
" $          .    ^ P   8    (     @         %    \"     $    !     0         "
"%  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@    @$   &    \"     ("
"         !0    @    !     0    $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N"
"          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES="
"         !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V"
"]N=')O;      .    .     8    (    !          %    \"     $    '     0        "
" 0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    "
"$         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0 "
"        %    \"     $    \"     0         .    0     8    (    !          %  "
"  \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8 "
"   (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-"
"T       .    J     8    (     0         %    \"     $    \"     0         .  "
"  .     8    (    !          %    \"     $    '     0         0    !P   '1A<F"
"=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     "
"<   !T87)G970R  X    P    !@    @    $          4    (     0    $    !       "
"  !   0 Q    #@   #     &    \"     0         !0    @    !     P    $        "
" $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         "
"0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4 "
"   (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   "
"#     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    D"
" @   8    (     @         %    \"     $    !     0         %  0 \"     $    0"
"    =&%R9V5T,0!T87)G970R  X   #8 P  !@    @    \"          4    (     0    $ "
"   !          4 !  0     0   ,    !X:6QI;GAF86UI;'D     <&%R=                "
"'-P965D              !P86-K86=E            <WEN=&AE<VES7W1O;VP  &1I<F5C=&]R>0"
"        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9    &-O<F5?9V5N97)A=&EO;@!R=6Y"
"?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7VQO8P         .    .     8    ("
"    !          %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@"
"    &    \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4"
"P  X    P    !@    @    $          4    (     0    (    !         !   @ M-P  "
"#@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F"
"9C$Q-3(   X    P    !@    @    $          4    (     0    ,    !         !   "
"P!84U0 #@   $     &    \"     0         !0    @    !    $     $         $    "
"!     N+V1R86U?8W0O<WES9V5N#@   #     &    \"     0         !0    @    !     "
"P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \""
"     0         0  ( ,3    X   !(    !@    @    $          4    (     0   !@  "
"  !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"    "
" 0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    ! "
"         %    \"     $    !     0         0  $ ,     X    P    !@    @    $  "
"        4    (               !         !          #@   & $   &    \"     (   "
"      !0    @    !     0    $         !0 $ !,    !    T0   &YG8U]C;VYF:6<    "
"       !S>6YT:&5S:7-?;&%N9W5A9V4 <WEN=&AE<VES7W1O;VP      'AI;&EN>&9A;6EL>0  "
"      !P87)T                    <W!E960                  '1E<W1B96YC:        "
"     !P86-K86=E                9&ER96-T;W)Y             '-Y<V-L:U]P97)I;V0   "
"    !C;&]C:U]L;V,                       X   #H    !@    @    \"          4   "
" (     0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@"
"!I;F-L=61E7V-F                       .    .     8    (    !@         %    \" "
"    $    !     0         )    \"            / _#@   #@    &    \"     8      "
"   !0    @    !     0    $         \"0    @               X    P    !@    @  "
"  $          4    (     0    0    !         !  ! !62$1,#@   #     &    \"    "
" 0         !0    @    !     P    $         $  # %A35  .    .     8    (    ! "
"         %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@    & "
"   \"     0         !0    @    !    !P    $         $     <   !X8S)V<#<P  X  "
"  P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   #"
"     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    . "
"    8    (    !          %    \"     $    &     0         0    !@   &9F,3<P- "
"  #@   $@    &    \"     0         !0    @    !    %0    $         $    !4   "
" N+W-E=&E?8W1?>&%U:2]S>7-G96X    .    ,     8    (    !          %    \"     "
"$    !     0         0  $ -0    X    P    !@    @    $          4    (       "
"        !         !          "
  }
}
