{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 09:41:00 2018 " "Info: Processing started: Wed Jul 18 09:41:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCR -c SCR " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SCR -c SCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCR EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"SCR\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 277 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 278 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 279 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCR.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'SCR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { CLK } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 61 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 10 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "notuse\[15\] " "Warning: Node \"notuse\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "notuse\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD0 0 " "Info: Pin \"XD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD1 0 " "Info: Pin \"XD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD2 0 " "Info: Pin \"XD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD3 0 " "Info: Pin \"XD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD4 0 " "Info: Pin \"XD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD5 0 " "Info: Pin \"XD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD6 0 " "Info: Pin \"XD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XD7 0 " "Info: Pin \"XD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCR1 0 " "Info: Pin \"SCR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCR2 0 " "Info: Pin \"SCR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCR3 0 " "Info: Pin \"SCR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCR4 0 " "Info: Pin \"SCR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCR5 0 " "Info: Pin \"SCR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCR6 0 " "Info: Pin \"SCR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENABLE 0 " "Info: Pin \"ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRIP1 0 " "Info: Pin \"TRIP1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRIP2 0 " "Info: Pin \"TRIP2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT1 0 " "Info: Pin \"INT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD0 a permanently disabled " "Info: Pin XD0 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD0 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD0" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 80 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 30 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD1 a permanently disabled " "Info: Pin XD1 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD1 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD1" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 81 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 31 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD2 a permanently disabled " "Info: Pin XD2 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD2 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD2" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 82 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 32 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD3 a permanently disabled " "Info: Pin XD3 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD3 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD3" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 83 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 33 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD4 a permanently disabled " "Info: Pin XD4 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD4 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD4" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 84 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 34 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD5 a permanently disabled " "Info: Pin XD5 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD5 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD5" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 85 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 35 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD6 a permanently disabled " "Info: Pin XD6 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD6 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD6" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 86 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 36 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XD7 a permanently disabled " "Info: Pin XD7 has a permanently disabled output enable" {  } { { "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/development/fpga/altera/quartus/bin64/pin_planner.ppl" { XD7 } } } { "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/development/fpga/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XD7" } } } } { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 87 0 0 } } { "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/development/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/" { { 0 { 0 ""} 0 37 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.fit.smsg " "Info: Generated suppressed messages file C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Info: Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 09:41:10 2018 " "Info: Processing ended: Wed Jul 18 09:41:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
