
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/calculix_3812B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2819851 heartbeat IPC: 3.54629 cumulative IPC: 3.54629 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2819852 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6546598 heartbeat IPC: 2.68331 cumulative IPC: 2.68331 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10290284 heartbeat IPC: 2.67116 cumulative IPC: 2.67722 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13978099 heartbeat IPC: 2.71163 cumulative IPC: 2.68859 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18510950 heartbeat IPC: 2.20612 cumulative IPC: 2.54922 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 22409923 heartbeat IPC: 2.56478 cumulative IPC: 2.55231 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 26126601 heartbeat IPC: 2.69057 cumulative IPC: 2.57436 (Simulation time: 0 hr 3 min 38 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29806067 heartbeat IPC: 2.71779 cumulative IPC: 2.59392 (Simulation time: 0 hr 4 min 16 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 33825164 heartbeat IPC: 2.48812 cumulative IPC: 2.5802 (Simulation time: 0 hr 4 min 52 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 37444710 heartbeat IPC: 2.76278 cumulative IPC: 2.59929 (Simulation time: 0 hr 5 min 19 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 41097983 heartbeat IPC: 2.73727 cumulative IPC: 2.61246 (Simulation time: 0 hr 5 min 45 sec) 
Finished CPU 0 instructions: 100000003 cycles: 38278132 cumulative IPC: 2.61246 (Simulation time: 0 hr 5 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.61246 instructions: 100000003 cycles: 38278132
cpu0_DTLB TOTAL     ACCESS:   14468340  HIT:   14441054  MISS:      27286
cpu0_DTLB LOAD      ACCESS:   12811152  HIT:   12784983  MISS:      26169
cpu0_DTLB RFO       ACCESS:    1657188  HIT:    1656071  MISS:       1117
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.971 cycles
cpu0_ITLB TOTAL     ACCESS:    5735816  HIT:    5735788  MISS:         28
cpu0_ITLB LOAD      ACCESS:    5735816  HIT:    5735788  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:     869567  HIT:     868815  MISS:        752
cpu0_L1I LOAD      ACCESS:     869567  HIT:     868815  MISS:        752
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 64.6356 cycles
cpu0_STLB TOTAL     ACCESS:      27314  HIT:      26540  MISS:        774
cpu0_STLB LOAD      ACCESS:      26197  HIT:      25857  MISS:        340
cpu0_STLB RFO       ACCESS:       1117  HIT:        683  MISS:        434
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.422 cycles
cpu0_L1D TOTAL     ACCESS:   16705037  HIT:   15377745  MISS:    1327292
cpu0_L1D LOAD      ACCESS:   11987404  HIT:   10712314  MISS:    1275090
cpu0_L1D RFO       ACCESS:    4716862  HIT:    4664707  MISS:      52155
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        724  MISS:         47
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 31.037 cycles
cpu0_L2C TOTAL     ACCESS:    1837947  HIT:    1545992  MISS:     291955
cpu0_L2C LOAD      ACCESS:    1275831  HIT:    1023140  MISS:     252691
cpu0_L2C RFO       ACCESS:      52155  HIT:      13805  MISS:      38350
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     509914  HIT:     509016  MISS:        898
cpu0_L2C TRANSLATION ACCESS:         47  HIT:         31  MISS:         16
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 90.5271 cycles
LLC TOTAL     ACCESS:     430992  HIT:     321134  MISS:     109858
LLC LOAD      ACCESS:     252687  HIT:     195684  MISS:      57003
LLC RFO       ACCESS:      38346  HIT:       7592  MISS:      30754
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     139943  HIT:     117847  MISS:      22096
LLC TRANSLATION ACCESS:         16  HIT:         11  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 184.632 cycles
Insertion Distribution: 
	LOAD 0 0 30799 33641 
	RFO 0 0 12933 23881 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 22096 
	 0 0 14 4 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50726  ROW_BUFFER_MISS:      36882
 DBUS AVG_CONGESTED_CYCLE:    3.94007
 WQ ROW_BUFFER_HIT:       3836  ROW_BUFFER_MISS:      22166  FULL:      23144


CPU 0 Branch Prediction Accuracy: 96.6151% MPKI: 1.9742 Average ROB Occupancy at Mispredict: 165.643
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0.00062
BRANCH_CONDITIONAL: 1.97308
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

