0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week-hw2/9week-hw2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week-hw2/9week-hw2.srcs/sim_1/new/tb_comp_2.v,1746451502,verilog,,,,tb_comp_2,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week-hw2/9week-hw2.srcs/sources_1/new/comp_1.v,1746451384,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week-hw2/9week-hw2.srcs/sources_1/new/comp_2.v,,comp_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week-hw2/9week-hw2.srcs/sources_1/new/comp_2.v,1746451387,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/9-week/9week-hw2/9week-hw2.srcs/sim_1/new/tb_comp_2.v,,comp_2,,,,,,,,
