module logic (...);
   wire and = A & B;
   wire or  = A | B;
   wire xor = A ^ B;

   assign X = { and, or, xor };
endmodule
