Flow report for FPGA_clock
Wed Jan 15 23:53:59 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Wed Jan 15 23:53:59 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; FPGA_clock                                 ;
; Top-level Entity Name              ; DE0_Nano                                   ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 146 / 22,320 ( < 1 % )                     ;
;     Total combinational functions  ; 145 / 22,320 ( < 1 % )                     ;
;     Dedicated logic registers      ; 79 / 22,320 ( < 1 % )                      ;
; Total registers                    ; 79                                         ;
; Total pins                         ; 150 / 154 ( 97 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/15/2014 23:53:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; FPGA_clock          ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 70787612899675.138985878225168        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 10 ps                                 ; --            ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP                    ; On                                    ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                            ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; DE0_Nano    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; DE0_Nano    ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; DE0_Nano    ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; DE0_Nano                              ; FPGA_clock    ; --          ; --             ;
; USE_SIGNALTAP_FILE                  ; stp3.stp                              ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 661 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:17     ; 1.4                     ; 1065 MB             ; 00:00:19                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 629 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 722 MB              ; 00:00:06                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 863 MB              ; 00:00:02                           ;
; Total                     ; 00:00:30     ; --                      ; --                  ; 00:00:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                     ;
+---------------------------+------------------+------------------+------------------+----------------+
; Module Name               ; Machine Hostname ; OS Name          ; OS Version       ; Processor type ;
+---------------------------+------------------+------------------+------------------+----------------+
; Analysis & Synthesis      ; Gravygod         ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; Fitter                    ; Gravygod         ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; Assembler                 ; Gravygod         ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; Gravygod         ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; EDA Netlist Writer        ; Gravygod         ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
+---------------------------+------------------+------------------+------------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off FPGA_clock -c FPGA_clock
quartus_fit --read_settings_files=off --write_settings_files=off FPGA_clock -c FPGA_clock
quartus_asm --read_settings_files=off --write_settings_files=off FPGA_clock -c FPGA_clock
quartus_sta FPGA_clock -c FPGA_clock
quartus_eda --read_settings_files=off --write_settings_files=off FPGA_clock -c FPGA_clock



