// Seed: 4028088257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_4 = 1'b0;
  tri0 id_7, id_8;
  tri1 id_9, id_10;
  assign id_1 = -1;
  if (1'b0) begin : LABEL_0
    wire id_11, id_12, id_13;
    id_14(
        -1, -1, -1, "" ? -1 : -1, 1, id_4, (id_9)
    );
  end else assign id_8 = -1 / 1'b0;
  wire id_15;
  assign module_1.type_1 = 0;
  wire id_16;
  wire id_17, id_18;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output supply0 id_2
);
  always if (id_0 * id_0) id_1 = 1;
  wand id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  always id_1 <= 1'b0 == -1;
  wire id_6;
endmodule
