// Seed: 4089965157
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri1 id_3, id_4, id_5, id_6;
  assign id_3 = -1;
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = 1;
  uwire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  id_4 :
  assert property (@(posedge 1'b0) 1 == id_3) $display(id_3, 1);
  assign id_0 = !"";
  wire id_5;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_2 = id_2;
endmodule
