# RISC-V-Semi-Core
A Simple RISC V Semi-Core Implemented in Verilog using RV32E Base ISA.

EDA Tool Used - Xilinx Vivado Design Suite 2021.2

Architecture : 

![Arch](https://user-images.githubusercontent.com/98486578/159456670-e3396c0e-a154-44d6-8d21-a3b3f5cf7276.jpg)

# Output Simulation Examples : 

ADD Operation : 

![Add Simulations](https://user-images.githubusercontent.com/98486578/159457090-8f573570-c395-41b7-91cf-a1bfe6ba5a60.jpg)

OR Operation : 

![OR Simulations](https://user-images.githubusercontent.com/98486578/159457143-93772aad-8623-47fa-9717-cf857bd5da2c.jpg)

# RTL Schematic :

[RTL_schematic.pdf](https://github.com/mamuneeb/RISC-V-Semi-Core/files/8323243/RTL_schematic.pdf)

# Technology Schematic :

[T_schematic.pdf](https://github.com/mamuneeb/RISC-V-Semi-Core/files/8323267/T_schematic.pdf)



