Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: smg_ip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "smg_ip.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "smg_ip"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : smg_ip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rolling.v" in library work
Module <smg_ip_model> compiled
Module <test> compiled
Module <smg_ip> compiled
No errors in compilation
Analysis of file <"smg_ip.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <smg_ip> in library <work>.

Analyzing hierarchy for module <test> in library <work>.

Analyzing hierarchy for module <smg_ip_model> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <smg_ip>.
Module <smg_ip> is correct for synthesis.
 
Analyzing module <test> in library <work>.
Module <test> is correct for synthesis.
 
Analyzing module <smg_ip_model> in library <work>.
WARNING:Xst:905 - "rolling.v" line 44: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Module <smg_ip_model> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <test>.
    Related source file is "rolling.v".
    Found 16-bit register for signal <data>.
    Found 1-bit register for signal <clk_1Hz>.
    Found 32-bit up counter for signal <clk_1Hz_cnt>.
    Found 40-bit register for signal <disp>.
    Summary:
	inferred   1 Counter(s).
	inferred  57 D-type flip-flop(s).
Unit <test> synthesized.


Synthesizing Unit <smg_ip_model>.
    Related source file is "rolling.v".
    Found 16x8-bit ROM for signal <duan>.
    Found 1-bit register for signal <clk_400Hz>.
    Found 32-bit up counter for signal <clk_cnt>.
    Found 4-bit register for signal <wei_ctrl>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <smg_ip_model> synthesized.


Synthesizing Unit <smg_ip>.
    Related source file is "rolling.v".
Unit <smg_ip> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
 40-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <disp_28> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_0> 
INFO:Xst:2261 - The FF/Latch <disp_29> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_1> 
INFO:Xst:2261 - The FF/Latch <disp_34> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_6> 
INFO:Xst:2261 - The FF/Latch <disp_30> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_2> 
INFO:Xst:2261 - The FF/Latch <disp_35> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_7> 
INFO:Xst:2261 - The FF/Latch <disp_31> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_3> 
INFO:Xst:2261 - The FF/Latch <disp_36> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_8> 
INFO:Xst:2261 - The FF/Latch <disp_32> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_4> 
INFO:Xst:2261 - The FF/Latch <disp_37> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_9> 
INFO:Xst:2261 - The FF/Latch <disp_33> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_5> 
INFO:Xst:2261 - The FF/Latch <disp_38> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_10> 
INFO:Xst:2261 - The FF/Latch <disp_39> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_11> 
INFO:Xst:2261 - The FF/Latch <disp_0> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_12> 
INFO:Xst:2261 - The FF/Latch <disp_1> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_13> 
INFO:Xst:2261 - The FF/Latch <disp_2> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_14> 
INFO:Xst:2261 - The FF/Latch <disp_3> in Unit <U0> is equivalent to the following FF/Latch, which will be removed : <data_15> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <disp_28> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_0> 
INFO:Xst:2261 - The FF/Latch <disp_29> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_1> 
INFO:Xst:2261 - The FF/Latch <disp_34> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_6> 
INFO:Xst:2261 - The FF/Latch <disp_30> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_2> 
INFO:Xst:2261 - The FF/Latch <disp_35> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_7> 
INFO:Xst:2261 - The FF/Latch <disp_31> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_3> 
INFO:Xst:2261 - The FF/Latch <disp_36> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_8> 
INFO:Xst:2261 - The FF/Latch <disp_32> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_4> 
INFO:Xst:2261 - The FF/Latch <disp_37> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_9> 
INFO:Xst:2261 - The FF/Latch <disp_33> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_5> 
INFO:Xst:2261 - The FF/Latch <disp_38> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_10> 
INFO:Xst:2261 - The FF/Latch <disp_39> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_11> 
INFO:Xst:2261 - The FF/Latch <disp_0> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_12> 
INFO:Xst:2261 - The FF/Latch <disp_1> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_13> 
INFO:Xst:2261 - The FF/Latch <disp_2> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_14> 
INFO:Xst:2261 - The FF/Latch <disp_3> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <data_15> 

Optimizing unit <smg_ip> ...

Optimizing unit <test> ...

Optimizing unit <smg_ip_model> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block smg_ip, actual ratio is 7.

Final Macro Processing ...

Processing Unit <smg_ip> :
	Found 7-bit shift register for signal <U0/disp_31>.
	Found 7-bit shift register for signal <U0/disp_30>.
	Found 7-bit shift register for signal <U0/disp_29>.
	Found 7-bit shift register for signal <U0/disp_28>.
Unit <smg_ip> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82
# Shift Registers                                      : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : smg_ip.ngr
Top Level Output File Name         : smg_ip
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 250
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT3                        : 4
#      LUT4                        : 36
#      MUXCY                       : 78
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 86
#      FD                          : 20
#      FDE                         : 2
#      FDR                         : 64
# Shift Registers                  : 4
#      SRL16                       : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       56  out of    960     5%  
 Number of Slice Flip Flops:             86  out of   1920     4%  
 Number of 4 input LUTs:                110  out of   1920     5%  
    Number used as logic:               106
    Number used as Shift registers:       4
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     83    15%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
U0/clk_1Hz1                        | BUFG                   | 20    |
U1/clk_400Hz                       | NONE(U1/wei_ctrl_3)    | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.986ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 3170 / 132
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            U0/clk_1Hz_cnt_8 (FF)
  Destination:       U0/clk_1Hz_cnt_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U0/clk_1Hz_cnt_8 to U0/clk_1Hz_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  U0/clk_1Hz_cnt_8 (U0/clk_1Hz_cnt_8)
     LUT4:I0->O            1   0.704   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_lut<0> (U0/clk_1Hz_cnt_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<0> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<1> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<2> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<3> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<4> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<5> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<6> (U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  U0/clk_1Hz_cnt_cmp_eq0000_wg_cy<7> (U0/clk_1Hz_cnt_cmp_eq0000)
     FDR:R                     0.911          U0/clk_1Hz_cnt_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/clk_1Hz1'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            U0/Mshreg_disp_31 (FF)
  Destination:       U0/disp_31 (FF)
  Source Clock:      U0/clk_1Hz1 rising
  Destination Clock: U0/clk_1Hz1 rising

  Data Path: U0/Mshreg_disp_31 to U0/disp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.706   0.000  U0/Mshreg_disp_31 (U0/Mshreg_disp_31)
     FD:D                      0.308          U0/disp_31
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_400Hz'
  Clock period: 1.607ns (frequency: 622.278MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.607ns (Levels of Logic = 0)
  Source:            U1/wei_ctrl_2 (FF)
  Destination:       U1/wei_ctrl_3 (FF)
  Source Clock:      U1/clk_400Hz rising
  Destination Clock: U1/clk_400Hz rising

  Data Path: U1/wei_ctrl_2 to U1/wei_ctrl_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.708  U1/wei_ctrl_2 (U1/wei_ctrl_2)
     FD:D                      0.308          U1/wei_ctrl_3
    ----------------------------------------
    Total                      1.607ns (0.899ns logic, 0.708ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/clk_1Hz1'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              8.355ns (Levels of Logic = 4)
  Source:            U0/disp_37 (FF)
  Destination:       sm_duan<6> (PAD)
  Source Clock:      U0/clk_1Hz1 rising

  Data Path: U0/disp_37 to sm_duan<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  U0/disp_37 (U0/disp_37)
     LUT4:I0->O            1   0.704   0.455  U1/duan_ctrl<1>12 (U1/duan_ctrl<1>12)
     LUT4:I2->O            7   0.704   0.883  U1/duan_ctrl<1>15 (U1/duan_ctrl<1>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_duan21 (sm_duan_2_OBUF)
     OBUF:I->O                 3.272          sm_duan_2_OBUF (sm_duan<2>)
    ----------------------------------------
    Total                      8.355ns (5.975ns logic, 2.380ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_400Hz'
  Total number of paths / destination ports: 564 / 11
-------------------------------------------------------------------------
Offset:              9.986ns (Levels of Logic = 5)
  Source:            U1/wei_ctrl_2 (FF)
  Destination:       sm_duan<6> (PAD)
  Source Clock:      U1/clk_400Hz rising

  Data Path: U1/wei_ctrl_2 to sm_duan<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  U1/wei_ctrl_2 (U1/wei_ctrl_2)
     LUT4:I0->O            4   0.704   0.666  U1/duan_ctrl<0>31 (U1/N4)
     LUT4:I1->O            1   0.704   0.455  U1/duan_ctrl<1>12 (U1/duan_ctrl<1>12)
     LUT4:I2->O            7   0.704   0.883  U1/duan_ctrl<1>15 (U1/duan_ctrl<1>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_duan21 (sm_duan_2_OBUF)
     OBUF:I->O                 3.272          sm_duan_2_OBUF (sm_duan<2>)
    ----------------------------------------
    Total                      9.986ns (6.679ns logic, 3.307ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.29 secs
 
--> 

Total memory usage is 253712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   33 (   0 filtered)

