
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039367                       # Number of seconds simulated
sim_ticks                                 39366842500                       # Number of ticks simulated
final_tick                                39366842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111109                       # Simulator instruction rate (inst/s)
host_op_rate                                   111109                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128343309                       # Simulator tick rate (ticks/s)
host_mem_usage                                 172648                       # Number of bytes of host memory used
host_seconds                                   306.73                       # Real time elapsed on the host
sim_insts                                    34080624                       # Number of instructions simulated
sim_ops                                      34080624                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           52288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        30500800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30553088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        52288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16422976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16422976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           476575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              477392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        256609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1328224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          774784008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             776112232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1328224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1328224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       417177883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            417177883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       417177883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1328224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         774784008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1193290115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      477392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256952                       # Number of write requests accepted
system.mem_ctrls.readBursts                    477392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               30509184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16441728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30553088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16444928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    686                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18621                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   39366813000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                477392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  308518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  168001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    565.642920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.251028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   435.526925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27403     33.02%     33.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5149      6.20%     39.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3295      3.97%     43.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2848      3.43%     46.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3049      3.67%     50.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2347      2.83%     53.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2495      3.01%     56.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2459      2.96%     59.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33956     40.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.992135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.080986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.729303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6299     39.63%     39.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          9222     58.02%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           191      1.20%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           62      0.39%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           44      0.28%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           18      0.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.03%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           10      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            7      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.163458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.154934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.543191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14497     91.21%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              244      1.54%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1111      6.99%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15894                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5154791500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14093029000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2383530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10813.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29563.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       775.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       417.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    776.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   414747                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  235850                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53608.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                307646640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                167862750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1843771800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              819460800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           2570770800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          18846464040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           7083858000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            31639834830                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            803.862902                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  11544492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1314300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   26503871000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                319621680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                174396750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1873716000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              844953120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           2570770800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          19773376380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6270787500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            31827622230                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            808.633596                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  10185597250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1314300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   27859874000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6122529                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3937532                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            410539                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5157946                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3616802                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.120975                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  760436                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          294553                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             294381                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      7672054                       # DTB read hits
system.cpu.dtb.read_misses                       2471                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  7674525                       # DTB read accesses
system.cpu.dtb.write_hits                     6299261                       # DTB write hits
system.cpu.dtb.write_misses                      2965                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 6302226                       # DTB write accesses
system.cpu.dtb.data_hits                     13971315                       # DTB hits
system.cpu.dtb.data_misses                       5436                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 13976751                       # DTB accesses
system.cpu.itb.fetch_hits                    15743864                       # ITB hits
system.cpu.itb.fetch_misses                        38                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                15743902                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   37                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     39366842500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         78733686                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           15949754                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       47296106                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6122529                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4671619                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      62310031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  827185                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1133                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  15743864                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                217461                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           78674540                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.601162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.156871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 57678231     73.31%     73.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6878561      8.74%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6669190      8.48%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2715067      3.45%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4733491      6.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             78674540                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.077763                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.600710                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6814562                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              50415707                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   9102466                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              11928566                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 413239                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1039842                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   362                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               41131012                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   454                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 413239                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10220928                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                41183424                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         961392                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  13295480                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12600077                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               40557999                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               5731321                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     12                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 322054                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            24476150                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48532929                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         48452806                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             40088                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23192197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1283953                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              80156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          40068                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18404131                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7721936                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6364857                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             89041                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20002                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   34923714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               80104                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  34904496                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             42801                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          923194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       524122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      78674540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.443657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.618604                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            49113835     62.43%     62.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24216914     30.78%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5343791      6.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        78674540                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5321005    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     9      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20770627     59.51%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                24820      0.07%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  17      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7751096     22.21%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6357887     18.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               34904496                       # Type of FU issued
system.cpu.iq.rate                           0.443324                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5321014                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.152445                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          153767108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35886903                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     34438034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               80239                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              40115                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        40115                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               40185369                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   40124                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            30020                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       269648                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       133132                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10004                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 413239                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  171296                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5113                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            39657091                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            385500                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7721936                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6364857                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              40071                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    168                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4847                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         347735                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        68810                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               416545                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              34690802                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7674525                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            213694                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       4653273                       # number of nop insts executed
system.cpu.iew.exec_refs                     13976751                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5121370                       # Number of branches executed
system.cpu.iew.exec_stores                    6302226                       # Number of stores executed
system.cpu.iew.exec_rate                     0.440609                       # Inst execution rate
system.cpu.iew.wb_sent                       34515989                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      34478149                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   9038652                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10023108                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.437908                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.901781                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1010751                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           80102                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            410186                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     78104618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.494653                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.706711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     49212266     63.01%     63.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19150018     24.52%     87.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9742334     12.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     78104618                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             38634686                       # Number of instructions committed
system.cpu.commit.committedOps               38634686                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       13684013                       # Number of memory references committed
system.cpu.commit.loads                       7452288                       # Number of loads committed
system.cpu.commit.membars                       40032                       # Number of memory barriers committed
system.cpu.commit.branches                    5011672                       # Number of branches committed
system.cpu.commit.fp_insts                      40115                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  33506928                       # Number of committed integer instructions.
system.cpu.commit.function_calls               596457                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4554079     11.79%     11.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         20332065     52.63%     64.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24447      0.06%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             27      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             17      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7492320     19.39%     83.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6231726     16.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          38634686                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9742334                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    107968110                       # The number of ROB reads
system.cpu.rob.rob_writes                    79860797                       # The number of ROB writes
system.cpu.timesIdled                             648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           59146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    34080624                       # Number of Instructions Simulated
system.cpu.committedOps                      34080624                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.310218                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.310218                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.432860                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.432860                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 46840110                       # number of integer regfile reads
system.cpu.int_regfile_writes                23446177                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     40088                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       52                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  120104                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  80071                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            475551                       # number of replacements
system.cpu.dcache.tags.tagsinuse           978.766976                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11234218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            475551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.623582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        4759255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   978.766976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.955827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28204077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28204077                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6901443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6901443                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4854124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4854124                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        40030                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40030                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        40032                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40032                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11755567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11755567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11755567                       # number of overall hits
system.cpu.dcache.overall_hits::total        11755567                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       690549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        690549                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1337569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1337569                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2028118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2028118                       # number of overall misses
system.cpu.dcache.overall_misses::total       2028118                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  44442080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44442080000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  77694203999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  77694203999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 122136283999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 122136283999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 122136283999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 122136283999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      7591992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7591992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      6191693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6191693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        40034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        40032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13783685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13783685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13783685                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13783685                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.090958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090958                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.216026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.216026                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.147139                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.147139                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.147139                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.147139                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64357.605326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64357.605326                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58086.127892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58086.127892                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        82250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60221.488098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60221.488098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60221.488098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60221.488098                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          226                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       256609                       # number of writebacks
system.cpu.dcache.writebacks::total            256609                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       447175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       447175                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1104369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1104369                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1551544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1551544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1551544                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1551544                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       243374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       243374                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       233200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       233200                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       476574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       476574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       476574                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       476574                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  15093368500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15093368500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14034005000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14034005000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  29127373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29127373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  29127373500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29127373500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037663                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037663                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034575                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034575                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034575                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034575                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62017.177266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62017.177266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60180.124357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60180.124357                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       116500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       116500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61118.259704                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61118.259704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61118.259704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61118.259704                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               343                       # number of replacements
system.cpu.icache.tags.tagsinuse           442.115197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              929786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2710.746356                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   442.115197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.863506                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863506                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31488545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31488545                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     15742838                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15742838                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15742838                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15742838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15742838                       # number of overall hits
system.cpu.icache.overall_hits::total        15742838                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1026                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1026                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1026                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1026                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1026                       # number of overall misses
system.cpu.icache.overall_misses::total          1026                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     58315000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58315000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     58315000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58315000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     58315000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58315000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15743864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15743864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15743864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15743864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15743864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15743864                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56837.231969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56837.231969                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56837.231969                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56837.231969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56837.231969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56837.231969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          343                       # number of writebacks
system.cpu.icache.writebacks::total               343                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          209                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          209                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          209                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47769000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47769000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58468.788250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58468.788250                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58468.788250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58468.788250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58468.788250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58468.788250                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        953286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       475894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  39366842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             244192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256609                       # Transaction distribution
system.membus.trans_dist::WritebackClean          343                       # Transaction distribution
system.membus.trans_dist::CleanEvict           218942                       # Transaction distribution
system.membus.trans_dist::ReadExReq            233200                       # Transaction distribution
system.membus.trans_dist::ReadExResp           233200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        243375                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1428701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1430678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        74240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46998016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            477392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  477392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              477392                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2122076000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4336998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2519378750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
