// Seed: 3269763854
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    input tri1 id_8,
    input uwire id_9,
    input wor id_10,
    output tri0 id_11,
    input wor id_12,
    input uwire id_13,
    output uwire id_14
    , id_19,
    input wire id_15,
    output uwire id_16,
    input tri0 id_17
);
  wire id_20;
  assign id_19 = id_9 ? (id_13 & id_15) ==? 1 : 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    output wor id_13,
    input wire id_14,
    output supply0 id_15,
    output tri0 id_16,
    output wire id_17
    , id_22,
    input supply1 id_18,
    inout tri1 id_19,
    output uwire id_20
);
  wire id_23;
  module_0(
      id_19,
      id_11,
      id_19,
      id_10,
      id_11,
      id_12,
      id_14,
      id_19,
      id_19,
      id_6,
      id_14,
      id_8,
      id_7,
      id_14,
      id_11,
      id_12,
      id_10,
      id_18
  );
endmodule
