
---------- Begin Simulation Statistics ----------
final_tick                               1315496594364                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150425                       # Simulator instruction rate (inst/s)
host_mem_usage                                4538624                       # Number of bytes of host memory used
host_op_rate                                   283971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   604.86                       # Real time elapsed on the host
host_tick_rate                               36611763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    90985832                       # Number of instructions simulated
sim_ops                                     171761721                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022145                       # Number of seconds simulated
sim_ticks                                 22144886748                       # Number of ticks simulated
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            3                       # Number of ops (including micro ops) committed
system.cpu0.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           28                       # number of prefetches that crossed the page
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               5                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         5                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    3                       # Number of integer alu accesses
system.cpu0.num_int_insts                           3                       # number of integer instructions
system.cpu0.num_int_register_reads                  8                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1     33.33%     33.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     66.67%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         3                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        32590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests        66004                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests         1785                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dcache.prefetcher.num_hwpf_issued          127                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified          127                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        44257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests        89310                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          341                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        19724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        43867                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops           10                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                13296                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         25912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   162507                       # Number of branches fetched
system.switch_cpus0.committedInsts            1000002                       # Number of instructions committed
system.switch_cpus0.committedOps              1648564                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             172918                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                   14                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses              33416                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1220322                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 4495887                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4495886.492040                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1408064                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      1289303                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       154232                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           494                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  494                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          250                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          244                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                392                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.507960                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1635196                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1635196                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      2870305                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1449566                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             172904                       # Number of load instructions
system.switch_cpus0.num_mem_refs               206318                       # number of memory refs
system.switch_cpus0.num_store_insts             33414                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        10561      0.64%      0.64% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1422080     86.26%     86.90% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8863      0.54%     87.44% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv              742      0.05%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     87.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          172660     10.47%     97.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          33164      2.01%     99.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          244      0.01%     99.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          250      0.02%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1648564                       # Class of executed instruction
system.switch_cpus1.Branches                   171397                       # Number of branches fetched
system.switch_cpus1.committedInsts             762742                       # Number of instructions committed
system.switch_cpus1.committedOps              1543485                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             222866                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             162856                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses             967042                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 4495887                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4495886.492040                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       638364                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       342189                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts        78002                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         12606                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                12606                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        21156                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        11086                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              80915                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.507960                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1527585                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1527585                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      3239387                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1198079                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             222864                       # Number of load instructions
system.switch_cpus1.num_mem_refs               385718                       # number of memory refs
system.switch_cpus1.num_store_insts            162854                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         5138      0.33%      0.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1141110     73.93%     74.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             690      0.04%     74.31% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             1757      0.11%     74.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            502      0.03%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2016      0.13%     74.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2022      0.13%     74.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           4532      0.29%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          221338     14.34%     89.35% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         162352     10.52%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1526      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          502      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1543485                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups     15033891                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect      1660497                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted     16706816                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      7610402                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups     15033891                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses      7423489                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups     17117077                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS        94746                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted      1225261                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       67305773                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      57298730                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts      1660497                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches        10054587                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events      4523178                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitSquashedInsts     43877453                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     50000001                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     89102423                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     41870223                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     2.128062                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.715344                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     17807287     42.53%     42.53% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      7799882     18.63%     61.16% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      2080903      4.97%     66.13% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      4204607     10.04%     76.17% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      2247640      5.37%     81.54% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5      1019134      2.43%     83.97% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      1057884      2.53%     86.50% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      1129708      2.70%     89.20% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8      4523178     10.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     41870223                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts           64194                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls        60952                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       88866131                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads           11350718                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass       180541      0.20%      0.20% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     71845628     80.63%     80.84% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult       908720      1.02%     81.86% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv       188923      0.21%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead     11318678     12.70%     94.77% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite      4595739      5.16%     99.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead        32040      0.04%     99.96% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite        32154      0.04%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     89102423                       # Class of committed instruction
system.switch_cpus_10.commit.refs            15978611                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         50000001                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           89102423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    0.972187                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              0.972187                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles      5514920                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts    151930540                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles      18086564                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles       22829391                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles      1670453                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       442925                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses         16520782                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                509                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          5571952                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches         17117077                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines        9508130                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           27052185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes       648099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts            88607589                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingQuiesceStallCycles         1192                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_10.fetch.SquashCycles      3340906                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.352135                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles     19820364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      7705148                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             1.822851                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     48544261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     3.280066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.558016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      23073897     47.53%     47.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       1438167      2.96%     50.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       1261404      2.60%     53.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       2044663      4.21%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       2018082      4.16%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5       1469168      3.03%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       1284380      2.65%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       1627015      3.35%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      14327485     29.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     48544261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads          32659                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes         32765                       # number of floating regfile writes
system.switch_cpus_10.idleCycles                65090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts      2096864                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches      11921817                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          2.364097                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs          22092200                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         5571878                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles      5006202                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts     18815020                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts       701698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      7562482                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts    132979902                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts     16520322                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts      3473262                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts    114917215                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents            7                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents         3353                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles      1670453                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles         3365                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads       956341                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses        18649                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation        15935                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      7464298                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores      2934585                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents        15935                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect      1732213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect       364651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers      127048050                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count          112305478                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.652816                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       82938962                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            2.310368                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent           112911811                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads     162439406                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     96245856                       # number of integer regfile writes
system.switch_cpus_10.ipc                    1.028609                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              1.028609                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass       535812      0.45%      0.45% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     93277541     78.79%     79.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult      1017416      0.86%     80.10% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv       196836      0.17%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     80.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     17421839     14.72%     94.98% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite      5872955      4.96%     99.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead        35382      0.03%     99.97% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite        32701      0.03%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    118390482                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses        78860                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads       147247                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses        65019                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes        77578                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt          2329661                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.019678                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu      2055342     88.22%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       212070      9.10%     97.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite        51472      2.21%     99.54% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead         6384      0.27%     99.81% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite         4393      0.19%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses    120105471                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    287916280                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses    112240459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes    176793207                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded       132979902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued      118390482                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined     43877451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued       408646                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedOperandsExamined     64967746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     48544261                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     2.438815                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.466505                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     17900109     36.87%     36.87% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      5069201     10.44%     47.32% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      4533621      9.34%     56.66% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      4322162      8.90%     65.56% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      4428782      9.12%     74.68% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      4556051      9.39%     84.07% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      4216933      8.69%     92.75% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7      2648644      5.46%     98.21% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       868758      1.79%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     48544261                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                2.435550                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses          9508130                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                 32                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads      1384108                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       911766                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads     18815020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      7562482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     48472072                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              48609351                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles      4968517                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps    124310342                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents       459826                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles      19108092                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents        26474                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents         6934                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups    369195511                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts    145561431                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands    196938562                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles       22057982                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents        36889                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles      1670453                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles       739209                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps      72628158                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups        36582                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups    217631886                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts        2342117                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads         170326921                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes        272727265                       # The number of ROB writes
system.switch_cpus_10.timesIdled                 2527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups      8692483                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect       920919                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      7093581                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      4200649                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups      8692483                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      4491834                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     13005494                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      2893674                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       662561                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       35397698                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      19590839                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts       933492                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches         8809450                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      3384053                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        13044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     19460721                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     39223084                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps     79467241                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     45600722                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.742675                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.449347                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     22101385     48.47%     48.47% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      6286794     13.79%     62.25% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      5642054     12.37%     74.63% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      4095690      8.98%     83.61% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1114447      2.44%     86.05% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5       953983      2.09%     88.14% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6       847070      1.86%     90.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1175246      2.58%     92.58% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      3384053      7.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     45600722                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          653812                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2072324                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts       78633326                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           11429912                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       274889      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     58809558     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        38117      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv        91308      0.11%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        26120      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       104480      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       104700      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       235300      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     11351146     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite      8326771     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead        78766      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        26086      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total     79467241                       # Class of committed instruction
system.switch_cpus_11.commit.refs            19782769                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         39223084                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps           79467241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.239305                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.239305                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     10054390                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    109421603                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      20183722                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       17294853                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles       937317                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       134221                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         12971793                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               5028                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses          9096070                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         13005494                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       10364561                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           26429138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       310717                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          269                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            55003917                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        15352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       108744                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      1874634                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.267551                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     21113687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      7094323                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.131550                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     48604507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.339156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.328137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      30286683     62.31%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1355616      2.79%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        609464      1.25%     66.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1348076      2.77%     69.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4        964412      1.98%     71.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1339624      2.76%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1458880      3.00%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2168318      4.46%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8       9073434     18.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     48604507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1110338                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        586031                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 4844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1233327                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches       9845177                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.864197                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          22065736                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores         9096004                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      6480391                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     14324858                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        36768                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       598113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts      9783850                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts     98927801                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     12969732                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1539017                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts     90617413                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        18539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents        13268                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles       937317                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        37756                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      4525712                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        10357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         4989                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        11766                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      2894941                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1430989                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         4989                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1061220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       172107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      106177674                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count           89760590                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576398                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       61200592                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.846570                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent            90044128                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     145364373                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     70175094                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.806904                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.806904                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       512723      0.56%      0.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     68590236     74.43%     74.98% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        38117      0.04%     75.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv        92572      0.10%     75.13% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        26144      0.03%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.15% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       104542      0.11%     75.27% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.27% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       106637      0.12%     75.38% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       236491      0.26%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     13036483     14.15%     89.79% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite      9194166      9.98%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       184130      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        34191      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total     92156432                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       773809                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1546689                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       666710                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1012512                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           405561                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004401                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       333631     82.26%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            1      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        40186      9.91%     92.17% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        28467      7.02%     99.19% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          339      0.08%     99.28% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         2937      0.72%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses     91275461                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    231831186                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses     89093880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    117380124                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded        98860731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued       92156432                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        67070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     19460533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        54945                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        54026                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     26776409                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     48604507                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.896047                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.004868                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     18532834     38.13%     38.13% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      6030573     12.41%     50.54% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      7705124     15.85%     66.39% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      5262554     10.83%     77.22% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      4983702     10.25%     87.47% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3093360      6.36%     93.84% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      1856163      3.82%     97.65% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       732213      1.51%     99.16% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       407984      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     48604507                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.895858                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         10391878                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              27343                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      2443879                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       555260                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     14324858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores      9783850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     40267460                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              48609351                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles      9225866                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps     80005567                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       181840                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      20737499                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       266205                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       123615                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    264700434                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    105743622                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    106359624                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       16830295                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        30545                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles       937317                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       539796                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      26354037                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1314558                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    172126705                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       333730                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        21598                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts         892435                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        21598                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         141144631                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        200892676                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25753                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25753                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port         3570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total         3570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        48252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        48252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       114240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total       114240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1544000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1544000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1658240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25910                       # Request fanout histogram
system.membus.reqLayer4.occupancy            10807377                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4081848                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           55312841                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  22144886748                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   22144884246                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst          923                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data          165                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst          549                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data          139                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total         1785                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.dcache.prefetcher            6                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst          923                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data          165                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst          549                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data          139                       # number of overall misses
system.cpu0.l3cache.overall_misses::total         1785                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.cpu0.dcache.prefetcher       568375                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     70413369                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data     12808155                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst     49191822                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data     13011234                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total    145992955                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.cpu0.dcache.prefetcher       568375                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     70413369                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data     12808155                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst     49191822                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data     13011234                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total    145992955                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst          923                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data          165                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst          549                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data          139                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total         1785                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst          923                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data          165                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst          549                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data          139                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total         1785                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 94729.166667                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 76287.507042                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 77625.181818                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 89602.590164                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data        93606                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 81788.770308                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 94729.166667                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 76287.507042                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 77625.181818                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 89602.590164                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data        93606                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 81788.770308                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.demand_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst          923                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data          165                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst          549                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data          139                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total         1782                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst          923                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data          165                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst          549                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data          139                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total         1782                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher       565873                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     70028478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     12739350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst     48962889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data     12953271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total    145249861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       565873                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     70028478                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     12739350                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst     48962889                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data     12953271                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total    145249861                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.998319                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.998319                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 94312.166667                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75870.507042                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 77208.181818                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 89185.590164                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data        93189                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 81509.461841                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 94312.166667                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75870.507042                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 77208.181818                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 89185.590164                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data        93189                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 81509.461841                       # average overall mshr miss latency
system.cpu0.l3cache.replacements                    0                       # number of replacements
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data           52                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data           82                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total          134                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4021965                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data      7488069                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total     11510034                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data           82                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 77345.480769                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 91317.914634                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 85895.776119                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           52                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data           82                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total          134                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4000281                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      7453875                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total     11454156                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 76928.480769                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 90900.914634                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 85478.776119                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          923                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data          113                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst          549                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data           57                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total         1651                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher       568375                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     70413369                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data      8786190                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst     49191822                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data      5523165                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total    134482921                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          923                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst          549                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data           57                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total         1651                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 94729.166667                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 76287.507042                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 77753.893805                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 89602.590164                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 96897.631579                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 81455.433677                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          923                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          113                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          549                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           57                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total         1648                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher       565873                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     70028478                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      8739069                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     48962889                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data      5499396                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total    133795705                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.998183                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 94312.166667                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75870.507042                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 77336.893805                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 89185.590164                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 96480.631579                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81186.714199                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse          27.581739                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs              1785                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs            1785                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.016834                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.data     0.033668                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.dcache.prefetcher     0.087298                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst    14.816515                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data     2.686316                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     7.939187                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data     2.001921                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000003                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000452                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000082                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000242                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.000061                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.000842                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_blocks::1024         1779                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4         1773                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1022     0.000183                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.054291                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses           30345                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses          30345                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            3                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1219299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst      9472031                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10691333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            3                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1219299                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst      9472031                       # number of overall hits
system.cpu0.icache.overall_hits::total       10691333                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         1023                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        36098                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         37122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         1023                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        36098                       # number of overall misses
system.cpu0.icache.overall_misses::total        37122                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     78865125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    334034931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    412900056                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     78865125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    334034931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    412900056                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1220322                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst      9508129                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10728455                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1220322                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst      9508129                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10728455                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.250000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000838                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.003797                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003460                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.250000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000838                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.003797                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003460                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 77092.008798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst  9253.557843                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11122.785841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 77092.008798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst  9253.557843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11122.785841                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        32590                       # number of writebacks
system.cpu0.icache.writebacks::total            32590                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst         4020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst         4020                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4020                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1023                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        32078                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        33101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1023                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        32078                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        33101                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     78438534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    280242348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    358680882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     78438534                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    280242348                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    358680882                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000838                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.003374                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003085                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000838                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.003374                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003085                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76675.008798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst  8736.278696                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10835.953053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76675.008798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst  8736.278696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10835.953053                       # average overall mshr miss latency
system.cpu0.icache.replacements                 32590                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            3                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1219299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst      9472031                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10691333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         1023                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        36098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        37122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     78865125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    334034931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    412900056                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1220322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst      9508129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10728455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.003797                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003460                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 77092.008798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst  9253.557843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11122.785841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst         4020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1023                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        32078                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        33101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     78438534                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    280242348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    358680882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.003374                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003085                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 76675.008798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst  8736.278696                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10835.953053                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            8.342623                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10724435                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            33102                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           323.981481                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002307                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.538528                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     7.801788                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.001052                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.015238                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.016294                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         85860742                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        85860742                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp         1651                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq          134                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp          134                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq         1651                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side         3570                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side       114240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples         1785                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0              1785    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total          1785                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy        743098                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy      2229282                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       204166                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data     19852967                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20057133                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       206158                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data     20191655                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20397813                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data          195                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           342                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          176                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data          217                       # number of overall misses
system.cpu0.dcache.overall_misses::total          395                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     11793594                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data     20010579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     31804173                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     11793594                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data     20010579                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     31804173                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       204311                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data     19853162                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20057475                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       206334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data     20191872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20398208                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000710                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.000010                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.000011                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 81335.131034                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 102618.353846                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92994.657895                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 67009.056818                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 92214.649770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80516.893671                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          529                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   105.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data           65                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data           65                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          145                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data          130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data          139                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          310                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     11733129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data     13216398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     24949527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       610067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     14118786                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data     14112531                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28841384                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000710                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000800                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 80918.131034                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 101664.600000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90725.552727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 101677.833333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 85568.400000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data       101529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93036.722581                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       170802                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     15225089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15395891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data           93                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data          111                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data      7336281                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data     11573001                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     18909282                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       170895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     15225200                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15396097                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 78884.741935                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 104261.270270                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91792.631068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data           63                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data           93                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data           48                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data      7297500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data      5078643                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12376143                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 78467.741935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 105805.062500                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87774.063830                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        33364                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      4627878                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4661242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           52                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data           84                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      4457313                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data      8437578                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12894891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        33416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      4627962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4661378                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001556                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.000018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 85717.557692                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 100447.357143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94815.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      4435629                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data      8137755                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12573384                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 85300.557692                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 99240.914634                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93831.223881                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1992                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data       338688                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       340680                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           31                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus_10.data           22                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         2023                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data       338710                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       340733                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.015324                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus_10.data     0.000065                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000156                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           20                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus_10.data            9                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      2385657                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_10.data       896133                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3281790                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.009886                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_10.data     0.000027                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 119282.850000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_10.data 99570.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 113165.172414                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher       610067                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total       610067                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 101677.833333                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 101677.833333                       # average HardPFReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            4.809203                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20398125                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              312                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         65378.605769                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351708450                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.033668                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     0.087298                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     2.686316                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     2.001921                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000171                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.005247                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.003910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.009393                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        163185976                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       163185976                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          100                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst        31529                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          31629                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          100                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst        31529                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         31629                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          923                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          165                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          549                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data          139                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1785                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.dcache.prefetcher            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          923                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          165                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          549                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data          139                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1785                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.cpu0.dcache.prefetcher       607565                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     76186734                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     13840230                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     52625817                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data     13880679                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    157141025                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.cpu0.dcache.prefetcher       607565                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     76186734                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     13840230                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     52625817                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data     13880679                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    157141025                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         1023                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          165                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst        32078                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data          139                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        33414                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         1023                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          165                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst        32078                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data          139                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        33414                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.902248                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.017115                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.053421                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.902248                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.017115                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.053421                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 101260.833333                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 82542.507042                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 83880.181818                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 95857.590164                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data        99861                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 88034.187675                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 101260.833333                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 82542.507042                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 83880.181818                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 95857.590164                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data        99861                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 88034.187675                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          923                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          165                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          549                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data          139                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1782                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          923                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          165                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          549                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data          139                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1782                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher       605063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     75801843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     13771425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     52396884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data     13822716                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    156397931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       605063                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     75801843                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     13771425                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     52396884                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data     13822716                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    156397931                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.902248                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.017115                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.053331                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.902248                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.017115                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.053331                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 100843.833333                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82125.507042                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 83463.181818                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 95440.590164                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data        99444                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 87765.393378                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 100843.833333                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82125.507042                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 83463.181818                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 95440.590164                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data        99444                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 87765.393378                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackClean_hits::.cpu0.inst            1                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus0.inst         1023                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus_10.inst        31544                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        32568                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.cpu0.inst            1                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus0.inst         1023                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus_10.inst        31544                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        32568                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           52                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data           82                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          134                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      4347225                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data      8000979                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     12348204                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data           82                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83600.480769                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 97572.914634                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 92150.776119                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           52                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data           82                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          134                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4325541                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      7966785                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     12292326                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83183.480769                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 97155.914634                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 91733.776119                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus0.inst          100                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst        31529                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        31629                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst          923                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          549                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1473                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst     76186734                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     52625817                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    128812551                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst         1023                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst        32078                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        33102                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.902248                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.017115                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.044499                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82542.507042                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 95857.590164                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 87449.118126                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst          923                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          549                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1472                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     75801843                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     52396884                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    128198727                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.902248                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.017115                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.044469                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 82125.507042                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 95440.590164                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 87091.526495                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          113                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data           57                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          178                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher       607565                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data      9493005                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data      5879700                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     15980270                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data           57                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          178                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 101260.833333                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84008.893805                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 103152.631579                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 89776.797753                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          113                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           57                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          176                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher       605063                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      9445884                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data      5855931                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     15906878                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.988764                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 100843.833333                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83591.893805                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 102735.631579                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90379.988636                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          27.581738                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             65982                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1785                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           36.964706                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.016834                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.033668                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.dcache.prefetcher     0.087298                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    14.816514                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     2.686316                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     7.939187                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data     2.001921                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000021                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.003617                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.000656                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.001938                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.000489                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.006734                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1779                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1773                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.001465                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.434326                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         1057497                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        1057497                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        33280                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        32590                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          134                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          134                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        33102                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          178                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        98794                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side          624                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            99418                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      4204288                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        19968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           4224256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        33414                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000658                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.025651                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             33392     99.93%     99.93% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                22      0.07%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         33414                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      54703307                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy       387810                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     41409351                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   22144884246                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           19                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             19                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           19                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            19                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.dcache.prefetcher           12                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1001                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        22825                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        24125                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.dcache.prefetcher           12                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1001                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           87                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        22825                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        24125                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.cpu1.dcache.prefetcher      1109228                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     23827380                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    149740530                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     17021106                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   3427909302                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   3619607546                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.cpu1.dcache.prefetcher      1109228                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     23827380                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    149740530                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     17021106                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   3427909302                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   3619607546                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.dcache.prefetcher           12                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1001                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           87                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        22844                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        24144                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.dcache.prefetcher           12                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1001                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           87                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        22844                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        24144                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999168                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999213                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999168                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999213                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 92435.666667                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 120340.303030                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 149590.939061                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 195644.896552                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 150182.225717                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 150035.545948                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 92435.666667                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 120340.303030                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 149590.939061                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 195644.896552                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 150182.225717                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 150035.545948                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.demand_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1001                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        22825                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        24123                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1001                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        22825                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        24123                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1104224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     23744814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    149323113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     16984827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   3418391277                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   3609548255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1104224                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     23744814                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    149323113                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     16984827                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   3418391277                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   3609548255                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999168                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999130                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999168                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999130                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 92018.666667                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 119923.303030                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 149173.939061                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 195227.896552                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 149765.225717                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 149630.985159                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 92018.666667                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 119923.303030                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 149173.939061                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 195227.896552                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 149765.225717                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 149630.985159                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                   12                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      2438199                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data        74226                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2512425                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 116104.714286                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        74226                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 109235.869565                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2429442                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data        73809                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2503251                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 115687.714286                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        73809                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 113784.136364                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           19                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           12                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data          980                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           87                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        22824                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        24102                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1109228                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     23827380                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    147302331                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     17021106                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   3427835076                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   3617095121                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher           12                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          980                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        22843                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        24121                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999168                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999212                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 92435.666667                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 120340.303030                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 150308.501020                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 195644.896552                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 150185.553628                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 150074.480168                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          980                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        22824                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        24101                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1104224                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     23744814                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    146893671                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     16984827                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   3418317468                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   3607045004                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999168                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999171                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 92018.666667                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 119923.303030                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 149891.501020                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 195227.896552                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 149768.553628                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 149663.707066                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         197.354765                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             43867                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           24125                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.818321                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.016834                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.016834                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.119488                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     3.326920                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    16.166297                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.231458                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   176.476935                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000004                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000102                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000493                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000038                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.005386                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.006023                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        24101                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::4            8                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2          900                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        10218                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        12846                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.735504                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          725997                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         725997                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       966844                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     10364450                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11331295                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       966844                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     10364450                       # number of overall hits
system.cpu1.icache.overall_hits::total       11331295                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          108                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           307                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          108                       # number of overall misses
system.cpu1.icache.overall_misses::total          307                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     25478700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     20989278                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46467978                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     25478700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     20989278                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46467978                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       967042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     10364558                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11331602                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       967042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     10364558                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11331602                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000205                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000205                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 128680.303030                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 194345.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151361.491857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 128680.303030                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 194345.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151361.491857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3049                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   145.190476                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     25396134                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     17710407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43106541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     25396134                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     17710407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43106541                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 128263.303030                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 203567.896552                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151251.021053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 128263.303030                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 203567.896552                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151251.021053                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       966844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     10364450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11331295                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     25478700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     20989278                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46467978                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       967042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     10364558                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11331602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 128680.303030                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 194345.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151361.491857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     25396134                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     17710407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43106541                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 128263.303030                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 203567.896552                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151251.021053                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            4.577977                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11331581                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              286                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         39620.912587                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.016834                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     3.329128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.232015                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000033                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.006502                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.002406                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.008941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         90653102                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        90653102                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        24121                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        19728                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        24121                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        68011                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1545664                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                         12                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        24156                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.000414                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.020343                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             24146     99.96%     99.96% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1                10      0.04%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         24156                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      18297551                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     30201642                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       384682                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     16712360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17097042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       384682                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     16712360                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17097042                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        70465                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         71506                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1040                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        70465                       # number of overall misses
system.cpu1.dcache.overall_misses::total        71506                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    158381604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   7246228599                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7404610203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    158381604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   7246228599                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7404610203                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       385722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     16782825                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17168548                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       385722                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     16782825                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17168548                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002696                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004199                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004165                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002696                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004199                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004165                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 152290.003846                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 102834.436940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103552.292157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 152290.003846                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 102834.436940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103552.292157                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches              127                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks          141                       # number of writebacks
system.cpu1.dcache.writebacks::total              141                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        26865                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        26865                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        26865                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        26865                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1040                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        43600                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        44640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher          127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1040                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        43600                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        44767                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    157947924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   3756489456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3914437380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1939372                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    157947924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   3756489456                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3916376752                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002696                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002598                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002696                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002598                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 151873.003846                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 86158.015046                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87689.009409                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 15270.645669                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 151873.003846                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 86158.015046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87483.564947                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 44256                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       221847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data      8359539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8581386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1019                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        70366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        71385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    155768265                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   7245396684                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7401164949                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       222866                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data      8429905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8652771                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004572                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 152863.851816                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 102967.295057                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103679.553814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        26865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        26865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1019                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        43501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        44520                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    155343342                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   3755698824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3911042166                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005145                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 152446.851816                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 86335.919266                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87849.105256                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       162835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data      8352821                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8515656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data           99                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2613339                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data       831915                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3445254                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       162856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data      8352920                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8515777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 124444.714286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  8403.181818                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28473.173554                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data           99                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2604582                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data       790632                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3395214                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 124027.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  7986.181818                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28293.450000                       # average WriteReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher          127                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total          127                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1939372                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total      1939372                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 15270.645669                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 15270.645669                       # average HardPFReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            8.427706                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17141810                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            44768                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           382.903190                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.019010                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.185690                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     7.222497                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002316                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.014106                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.016460                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        137393152                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       137393152                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.cpu1.dcache.prefetcher          115                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           39                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        20756                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          20910                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.cpu1.dcache.prefetcher          115                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           39                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        20756                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         20910                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.dcache.prefetcher           12                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1001                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        22844                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        24144                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.dcache.prefetcher           12                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1001                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           87                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        22844                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        24144                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.cpu1.dcache.prefetcher      1190944                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     25065870                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    156001785                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     17565291                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   3571132539                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3770956429                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.cpu1.dcache.prefetcher      1190944                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     25065870                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    156001785                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     17565291                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   3571132539                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3770956429                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.dcache.prefetcher          127                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1040                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           87                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        43600                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        45054                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.dcache.prefetcher          127                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1040                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           87                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        43600                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        45054                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.dcache.prefetcher     0.094488                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.962500                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.523945                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.535890                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.dcache.prefetcher     0.094488                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.962500                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.523945                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.535890                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 99245.333333                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 126595.303030                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 155845.939061                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 201899.896552                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 156326.936570                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 156186.068133                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 99245.333333                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 126595.303030                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 155845.939061                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 201899.896552                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 156326.936570                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 156186.068133                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            7                       # number of writebacks
system.cpu1.l2cache.writebacks::total               7                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1001                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        22844                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        24142                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1001                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        22844                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        24142                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1185940                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     24983304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    155584368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     17529012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   3561606591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3760889215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1185940                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     24983304                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    155584368                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     17529012                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   3561606591                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3760889215                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.094488                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.962500                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.523945                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.535846                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.094488                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.962500                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.523945                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.535846                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 98828.333333                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 126178.303030                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 155428.939061                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 201482.896552                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 155909.936570                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 155782.007083                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 98828.333333                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 126178.303030                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 155428.939061                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 201482.896552                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 155909.936570                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 155782.007083                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                20048                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          132                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          141                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          132                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          141                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            7                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data           98                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           98                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2569554                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data        80481                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      2650035                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data           99                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          121                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.010101                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.190083                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 122359.714286                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        80481                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 115218.913043                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2560797                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data        80064                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      2640861                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.010101                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 121942.714286                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        80064                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 120039.136364                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           87                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          286                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     25065870                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     17565291                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     42631161                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          286                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 126595.303030                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 201899.896552                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 149060.003497                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          285                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     24983304                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     17529012                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     42512316                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996503                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 126178.303030                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 201482.896552                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 149166.021053                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.cpu1.dcache.prefetcher          115                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           39                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        20658                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        20812                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           12                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          980                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        22843                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        23835                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1190944                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    153432231                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   3571052058                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3725675233                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          127                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1019                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        43501                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        44647                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.094488                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.961727                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.525114                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.533854                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 99245.333333                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 156563.501020                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 156330.256884                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 156311.106902                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          980                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        22843                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        23835                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1185940                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    153023571                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   3561526527                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3715736038                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.094488                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.961727                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.525114                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.533854                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 98828.333333                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 156146.501020                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 155913.256884                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 155894.106902                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          61.695263                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             89265                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           24144                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.697192                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003566                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.016834                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.088043                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.658833                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     7.932456                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.192036                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    52.803495                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000021                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000161                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.001937                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.012891                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.015062                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022            8                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4088                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          901                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2542                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.001953                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1452496                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1452496                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        44933                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        64166                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          121                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          121                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          286                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        44647                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          572                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       133792                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           134364                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      2874176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           2892480                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      20058                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  448                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        65112                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.005836                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.076172                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             64732     99.42%     99.42% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               380      0.58%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         65112                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      37386486                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     56003517                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       356535                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  22144886748                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  22144886748                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  22144886748                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1315496594364                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        59072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        64064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst        35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data         8896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1460800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1658240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        59072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112576                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst          549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        22825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25910                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             5780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher        17340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher        34681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2667523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data       476860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       572231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2892948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst      1586642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data       401718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       251435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     65965567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74881394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2667523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       572231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst      1586642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       251435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5083611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            5780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher        17340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher        34681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2667523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data       476860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       572231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2892948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst      1586642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data       401718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       251435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     65965567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74881394                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
