INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab10_11_GPIO/lab10_GPIO.srcs/sources_1/imports/hdl/GPIO_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GPIO_demo'
