Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 16:25:52 2020
| Host         : LAPTOP-G803TVCQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   513 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |    71 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           15 |
| No           | No                    | Yes                    |              31 |           19 |
| No           | Yes                   | No                     |              72 |           34 |
| Yes          | No                    | No                     |              20 |           18 |
| Yes          | No                    | Yes                    |              49 |           26 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------+---------------------------------------------+------------------+----------------+
|             Clock Signal            |             Enable Signal            |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------+---------------------------------------------+------------------+----------------+
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[9]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[0]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[11]_i_1_n_0 |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[10]_i_1_n_0 |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[12]_i_1_n_0 |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[6]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[15]_i_1_n_0 |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[13]_i_1_n_0 |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[1]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | InterfaceTiva1/index[31]                    |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[3]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[2]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[8]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[7]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[14]_i_1_n_0 |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[4]_i_1_n_0  |                                             |                1 |              1 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/data_temp[5]_i_1_n_0  |                                             |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[5]_1 |                                      | Hardware_Feedback_2/angle_reg[5]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[4]_1 |                                      | Hardware_Feedback_2/angle_reg[4]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[0]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[2]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[1]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[3]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[5]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[4]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[6]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_1/angle_reg[7]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[5]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[3]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[4]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[6]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[2]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[1]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    |                                      | Hardware_Feedback_2/angle_reg[7]_0          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[1]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[3]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[0]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[2]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[4]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[5]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[7]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_1/angle_reg[6]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[6]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[0]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[1]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[7]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[3]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[5]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[4]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | Hardware_Feedback_2/angle_reg[2]_1          |                1 |              1 |
| ~JA_IBUF_BUFG[1]                    |                                      |                                             |                1 |              1 |
|  clk_IBUF_BUFG                      |                                      | InterfaceTiva1/data_temp_reg[7]_0           |                1 |              1 |
|  clk_IBUF_BUFG                      |                                      | InterfaceTiva1/Q[3]                         |                1 |              1 |
|  clk_IBUF_BUFG                      |                                      | InterfaceTiva1/p_0_in                       |                1 |              1 |
|  clk_IBUF_BUFG                      |                                      | InterfaceTiva1/Q[7]                         |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[7]_1 |                                      | Hardware_Feedback_1/angle_reg[7]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[1]_1 |                                      | Hardware_Feedback_1/angle_reg[1]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[3]_1 |                                      | Hardware_Feedback_1/angle_reg[3]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[0]_1 |                                      | Hardware_Feedback_1/angle_reg[0]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[2]_1 |                                      | Hardware_Feedback_1/angle_reg[2]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[4]_1 |                                      | Hardware_Feedback_1/angle_reg[4]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[5]_1 |                                      | Hardware_Feedback_1/angle_reg[5]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[2]_1 |                                      | Hardware_Feedback_2/angle_reg[2]_0          |                1 |              1 |
|  Hardware_Feedback_1/angle_reg[6]_1 |                                      | Hardware_Feedback_1/angle_reg[6]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[6]_1 |                                      | Hardware_Feedback_2/angle_reg[6]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[0]_1 |                                      | Hardware_Feedback_2/angle_reg[0]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[1]_1 |                                      | Hardware_Feedback_2/angle_reg[1]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[7]_1 |                                      | Hardware_Feedback_2/angle_reg[7]_0          |                1 |              1 |
|  Hardware_Feedback_2/angle_reg[3]_1 |                                      | Hardware_Feedback_2/angle_reg[3]_0          |                1 |              1 |
|  clk_IBUF_BUFG                      | Hardware_Control_1/Scaled_clk        |                                             |                1 |              2 |
|  clk_IBUF_BUFG                      | Hardware_Control_2/Scaled_clk        |                                             |                1 |              2 |
|  clk_IBUF_BUFG                      | Hardware_Control_2/Scaled_clk        | Hardware_Control_2/PWM_Count                |                2 |              5 |
|  clk_IBUF_BUFG                      | Hardware_Control_1/Scaled_clk        | Hardware_Control_1/PWM_Count                |                2 |              5 |
|  InterfaceTiva1/index[31]           |                                      |                                             |                4 |             16 |
|  clk_IBUF_BUFG                      |                                      | InterfaceTiva1/ready_reg_0                  |                4 |             16 |
|  clk_IBUF_BUFG                      |                                      |                                             |               10 |             24 |
|  clk_IBUF_BUFG                      |                                      | Hardware_Control_1/clear                    |                7 |             26 |
|  clk_IBUF_BUFG                      |                                      | Hardware_Control_2/Scaled_clk0_carry__2_n_3 |                7 |             26 |
|  JA_IBUF_BUFG[0]                    | InterfaceTiva1/E[0]                  | InterfaceTiva1/index[31]_i_1_n_0            |                9 |             32 |
+-------------------------------------+--------------------------------------+---------------------------------------------+------------------+----------------+


