IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.23        Core1: 137.95        
Core2: 25.63        Core3: 123.65        
Core4: 23.87        Core5: 133.37        
Core6: 20.30        Core7: 91.17        
Core8: 10.94        Core9: 80.38        
Core10: 19.56        Core11: 159.67        
Core12: 22.70        Core13: 153.84        
Core14: 20.23        Core15: 153.48        
Core16: 19.76        Core17: 169.15        
Core18: 22.60        Core19: 20.82        
Core20: 22.55        Core21: 29.63        
Core22: 21.65        Core23: 25.83        
Core24: 25.03        Core25: 26.31        
Core26: 24.00        Core27: 150.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.85
Socket1: 82.56
DDR read Latency(ns)
Socket0: 21857.65
Socket1: 245.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.31        Core1: 135.43        
Core2: 25.37        Core3: 122.09        
Core4: 10.80        Core5: 134.52        
Core6: 21.22        Core7: 87.44        
Core8: 14.74        Core9: 88.12        
Core10: 18.37        Core11: 159.55        
Core12: 19.35        Core13: 153.13        
Core14: 23.53        Core15: 154.14        
Core16: 21.64        Core17: 168.81        
Core18: 22.11        Core19: 22.18        
Core20: 23.07        Core21: 27.24        
Core22: 23.28        Core23: 27.39        
Core24: 25.30        Core25: 28.39        
Core26: 23.80        Core27: 150.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 82.84
DDR read Latency(ns)
Socket0: 22874.10
Socket1: 244.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.17        Core1: 137.72        
Core2: 25.99        Core3: 121.77        
Core4: 11.03        Core5: 133.73        
Core6: 18.97        Core7: 87.66        
Core8: 20.23        Core9: 91.09        
Core10: 21.54        Core11: 157.96        
Core12: 18.88        Core13: 152.27        
Core14: 24.28        Core15: 153.05        
Core16: 22.38        Core17: 168.47        
Core18: 17.56        Core19: 20.86        
Core20: 22.37        Core21: 26.71        
Core22: 23.37        Core23: 23.54        
Core24: 21.92        Core25: 30.95        
Core26: 20.15        Core27: 149.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 81.49
DDR read Latency(ns)
Socket0: 22497.14
Socket1: 246.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.39        Core1: 137.52        
Core2: 22.13        Core3: 123.38        
Core4: 12.76        Core5: 134.77        
Core6: 20.82        Core7: 89.48        
Core8: 20.03        Core9: 94.66        
Core10: 21.87        Core11: 157.55        
Core12: 10.11        Core13: 153.14        
Core14: 17.88        Core15: 153.39        
Core16: 18.59        Core17: 168.38        
Core18: 25.62        Core19: 23.28        
Core20: 22.24        Core21: 24.84        
Core22: 22.73        Core23: 23.61        
Core24: 21.99        Core25: 34.03        
Core26: 23.53        Core27: 150.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 83.11
DDR read Latency(ns)
Socket0: 23097.84
Socket1: 243.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.50        Core1: 136.43        
Core2: 20.34        Core3: 123.18        
Core4: 26.39        Core5: 134.18        
Core6: 29.18        Core7: 91.22        
Core8: 26.98        Core9: 91.61        
Core10: 25.39        Core11: 158.40        
Core12: 15.32        Core13: 152.88        
Core14: 20.93        Core15: 154.53        
Core16: 19.89        Core17: 168.53        
Core18: 21.10        Core19: 23.09        
Core20: 23.67        Core21: 24.56        
Core22: 22.43        Core23: 23.98        
Core24: 23.05        Core25: 30.98        
Core26: 22.24        Core27: 150.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 82.50
DDR read Latency(ns)
Socket0: 23403.66
Socket1: 245.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.80        Core1: 136.62        
Core2: 25.75        Core3: 122.88        
Core4: 21.80        Core5: 135.69        
Core6: 27.19        Core7: 91.73        
Core8: 15.97        Core9: 93.19        
Core10: 21.94        Core11: 158.57        
Core12: 19.28        Core13: 152.74        
Core14: 23.00        Core15: 154.65        
Core16: 21.39        Core17: 168.49        
Core18: 26.34        Core19: 22.93        
Core20: 23.01        Core21: 22.12        
Core22: 22.78        Core23: 23.90        
Core24: 22.55        Core25: 36.98        
Core26: 21.79        Core27: 150.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.29
Socket1: 83.11
DDR read Latency(ns)
Socket0: 22843.81
Socket1: 243.56
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.32        Core1: 139.10        
Core2: 25.49        Core3: 127.25        
Core4: 23.50        Core5: 134.15        
Core6: 22.58        Core7: 79.38        
Core8: 19.41        Core9: 79.07        
Core10: 10.46        Core11: 161.82        
Core12: 15.96        Core13: 164.45        
Core14: 19.48        Core15: 158.59        
Core16: 22.23        Core17: 164.03        
Core18: 22.22        Core19: 22.15        
Core20: 21.47        Core21: 28.10        
Core22: 22.63        Core23: 49.73        
Core24: 20.30        Core25: 23.48        
Core26: 20.61        Core27: 151.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 87.32
DDR read Latency(ns)
Socket0: 22610.31
Socket1: 241.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.30        Core1: 140.83        
Core2: 25.40        Core3: 128.31        
Core4: 22.87        Core5: 135.59        
Core6: 21.85        Core7: 77.71        
Core8: 20.88        Core9: 81.19        
Core10: 13.06        Core11: 163.09        
Core12: 11.08        Core13: 164.19        
Core14: 18.24        Core15: 160.80        
Core16: 22.44        Core17: 163.82        
Core18: 21.85        Core19: 21.38        
Core20: 22.99        Core21: 28.78        
Core22: 22.72        Core23: 60.52        
Core24: 20.12        Core25: 22.29        
Core26: 19.51        Core27: 150.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 88.51
DDR read Latency(ns)
Socket0: 23397.55
Socket1: 246.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.69        Core1: 141.86        
Core2: 24.36        Core3: 128.04        
Core4: 23.65        Core5: 135.32        
Core6: 20.34        Core7: 84.76        
Core8: 19.71        Core9: 79.36        
Core10: 9.95        Core11: 163.69        
Core12: 14.89        Core13: 165.72        
Core14: 18.57        Core15: 160.39        
Core16: 22.13        Core17: 163.91        
Core18: 23.09        Core19: 21.18        
Core20: 23.33        Core21: 28.91        
Core22: 22.04        Core23: 77.63        
Core24: 15.42        Core25: 20.58        
Core26: 19.74        Core27: 149.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.34
Socket1: 90.72
DDR read Latency(ns)
Socket0: 23021.69
Socket1: 243.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.79        Core1: 140.66        
Core2: 23.67        Core3: 127.39        
Core4: 21.98        Core5: 135.28        
Core6: 18.87        Core7: 76.99        
Core8: 19.81        Core9: 74.30        
Core10: 12.17        Core11: 163.27        
Core12: 19.58        Core13: 163.93        
Core14: 20.66        Core15: 160.27        
Core16: 21.98        Core17: 164.03        
Core18: 22.57        Core19: 22.25        
Core20: 22.20        Core21: 27.99        
Core22: 10.40        Core23: 68.13        
Core24: 19.71        Core25: 22.00        
Core26: 22.33        Core27: 152.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 89.81
DDR read Latency(ns)
Socket0: 23804.54
Socket1: 243.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 138.91        
Core2: 24.60        Core3: 128.08        
Core4: 26.39        Core5: 134.55        
Core6: 21.46        Core7: 82.95        
Core8: 25.77        Core9: 83.32        
Core10: 25.73        Core11: 163.21        
Core12: 26.67        Core13: 165.51        
Core14: 25.35        Core15: 161.04        
Core16: 22.01        Core17: 162.18        
Core18: 22.57        Core19: 20.36        
Core20: 23.74        Core21: 26.56        
Core22: 23.46        Core23: 64.25        
Core24: 24.79        Core25: 23.46        
Core26: 18.26        Core27: 153.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 88.97
DDR read Latency(ns)
Socket0: 23477.93
Socket1: 243.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.83        Core1: 140.64        
Core2: 23.07        Core3: 127.17        
Core4: 20.35        Core5: 135.87        
Core6: 27.04        Core7: 82.61        
Core8: 19.89        Core9: 82.54        
Core10: 23.58        Core11: 163.28        
Core12: 20.84        Core13: 165.47        
Core14: 19.43        Core15: 159.15        
Core16: 22.16        Core17: 161.13        
Core18: 23.09        Core19: 21.15        
Core20: 10.08        Core21: 27.44        
Core22: 22.82        Core23: 66.36        
Core24: 21.93        Core25: 22.39        
Core26: 13.01        Core27: 152.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.71
Socket1: 89.47
DDR read Latency(ns)
Socket0: 23118.29
Socket1: 242.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 140.42        
Core2: 21.95        Core3: 125.00        
Core4: 14.21        Core5: 136.53        
Core6: 19.85        Core7: 78.73        
Core8: 19.38        Core9: 66.75        
Core10: 18.98        Core11: 168.19        
Core12: 24.90        Core13: 171.22        
Core14: 23.58        Core15: 163.48        
Core16: 20.24        Core17: 172.36        
Core18: 20.10        Core19: 91.01        
Core20: 10.82        Core21: 22.80        
Core22: 19.66        Core23: 17.80        
Core24: 21.59        Core25: 24.61        
Core26: 23.08        Core27: 168.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 89.83
DDR read Latency(ns)
Socket0: 25590.76
Socket1: 241.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.94        Core1: 140.61        
Core2: 22.56        Core3: 126.68        
Core4: 20.26        Core5: 136.30        
Core6: 18.25        Core7: 84.88        
Core8: 17.55        Core9: 65.78        
Core10: 19.37        Core11: 168.85        
Core12: 23.35        Core13: 171.74        
Core14: 21.84        Core15: 164.97        
Core16: 17.08        Core17: 172.58        
Core18: 20.33        Core19: 91.50        
Core20: 13.26        Core21: 23.42        
Core22: 18.64        Core23: 18.50        
Core24: 18.40        Core25: 23.31        
Core26: 12.90        Core27: 168.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.64
Socket1: 90.71
DDR read Latency(ns)
Socket0: 26820.90
Socket1: 244.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.47        Core1: 141.17        
Core2: 24.92        Core3: 125.78        
Core4: 23.08        Core5: 134.18        
Core6: 16.55        Core7: 81.52        
Core8: 24.34        Core9: 63.99        
Core10: 18.82        Core11: 169.74        
Core12: 20.89        Core13: 171.87        
Core14: 18.75        Core15: 164.91        
Core16: 19.55        Core17: 172.89        
Core18: 20.81        Core19: 90.93        
Core20: 25.39        Core21: 23.64        
Core22: 27.15        Core23: 18.39        
Core24: 27.37        Core25: 22.66        
Core26: 25.20        Core27: 168.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 90.28
DDR read Latency(ns)
Socket0: 25797.25
Socket1: 241.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.10        Core1: 141.14        
Core2: 23.59        Core3: 126.80        
Core4: 21.64        Core5: 137.36        
Core6: 22.26        Core7: 85.76        
Core8: 18.52        Core9: 63.75        
Core10: 20.52        Core11: 170.27        
Core12: 24.89        Core13: 171.39        
Core14: 27.18        Core15: 164.16        
Core16: 22.88        Core17: 171.63        
Core18: 26.22        Core19: 90.64        
Core20: 22.69        Core21: 23.67        
Core22: 18.98        Core23: 18.16        
Core24: 20.79        Core25: 23.30        
Core26: 10.67        Core27: 168.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 90.53
DDR read Latency(ns)
Socket0: 26153.57
Socket1: 241.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.01        Core1: 141.19        
Core2: 24.31        Core3: 126.62        
Core4: 22.71        Core5: 136.14        
Core6: 22.31        Core7: 80.85        
Core8: 18.63        Core9: 64.12        
Core10: 19.57        Core11: 169.30        
Core12: 22.76        Core13: 171.67        
Core14: 23.59        Core15: 164.58        
Core16: 22.75        Core17: 172.41        
Core18: 24.29        Core19: 92.67        
Core20: 20.49        Core21: 23.89        
Core22: 11.32        Core23: 17.37        
Core24: 19.03        Core25: 23.43        
Core26: 14.58        Core27: 168.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.13
Socket1: 89.74
DDR read Latency(ns)
Socket0: 26319.53
Socket1: 246.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.25        Core1: 140.51        
Core2: 23.55        Core3: 127.27        
Core4: 21.65        Core5: 137.33        
Core6: 21.78        Core7: 86.87        
Core8: 23.26        Core9: 63.59        
Core10: 19.91        Core11: 170.46        
Core12: 21.03        Core13: 171.75        
Core14: 25.20        Core15: 165.15        
Core16: 25.88        Core17: 173.40        
Core18: 23.77        Core19: 90.29        
Core20: 24.37        Core21: 23.44        
Core22: 12.63        Core23: 19.28        
Core24: 20.92        Core25: 22.94        
Core26: 10.74        Core27: 168.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 91.10
DDR read Latency(ns)
Socket0: 26795.46
Socket1: 246.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.98        Core1: 131.86        
Core2: 23.15        Core3: 127.40        
Core4: 18.52        Core5: 136.61        
Core6: 13.22        Core7: 90.94        
Core8: 21.02        Core9: 80.09        
Core10: 18.02        Core11: 167.03        
Core12: 21.86        Core13: 153.53        
Core14: 21.68        Core15: 163.23        
Core16: 20.65        Core17: 152.68        
Core18: 22.06        Core19: 15.34        
Core20: 22.86        Core21: 25.57        
Core22: 21.99        Core23: 74.81        
Core24: 22.00        Core25: 24.85        
Core26: 10.53        Core27: 147.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 86.16
DDR read Latency(ns)
Socket0: 25013.33
Socket1: 245.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.42        Core1: 131.48        
Core2: 22.86        Core3: 126.17        
Core4: 24.57        Core5: 133.84        
Core6: 25.31        Core7: 93.28        
Core8: 25.90        Core9: 81.72        
Core10: 25.98        Core11: 166.27        
Core12: 21.36        Core13: 151.68        
Core14: 21.44        Core15: 162.64        
Core16: 26.03        Core17: 151.39        
Core18: 25.51        Core19: 15.76        
Core20: 16.71        Core21: 25.94        
Core22: 22.17        Core23: 65.12        
Core24: 27.04        Core25: 23.82        
Core26: 24.73        Core27: 146.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 84.91
DDR read Latency(ns)
Socket0: 25433.88
Socket1: 246.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.89        Core1: 132.08        
Core2: 22.57        Core3: 127.93        
Core4: 20.98        Core5: 136.44        
Core6: 16.33        Core7: 96.25        
Core8: 20.82        Core9: 82.74        
Core10: 19.10        Core11: 167.26        
Core12: 20.98        Core13: 152.71        
Core14: 20.94        Core15: 163.94        
Core16: 22.15        Core17: 151.66        
Core18: 22.68        Core19: 15.22        
Core20: 13.82        Core21: 23.50        
Core22: 23.79        Core23: 71.61        
Core24: 22.57        Core25: 25.70        
Core26: 22.49        Core27: 147.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.17
Socket1: 85.33
DDR read Latency(ns)
Socket0: 23992.96
Socket1: 247.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.39        Core1: 132.84        
Core2: 21.33        Core3: 127.41        
Core4: 18.87        Core5: 136.70        
Core6: 17.87        Core7: 94.96        
Core8: 24.91        Core9: 76.63        
Core10: 21.07        Core11: 166.92        
Core12: 21.53        Core13: 152.28        
Core14: 21.61        Core15: 163.02        
Core16: 22.28        Core17: 150.59        
Core18: 22.20        Core19: 15.19        
Core20: 23.39        Core21: 25.24        
Core22: 23.84        Core23: 76.32        
Core24: 22.20        Core25: 23.81        
Core26: 11.08        Core27: 147.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 85.75
DDR read Latency(ns)
Socket0: 24214.72
Socket1: 244.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.72        Core1: 131.41        
Core2: 21.36        Core3: 126.39        
Core4: 21.29        Core5: 135.21        
Core6: 12.88        Core7: 96.17        
Core8: 19.89        Core9: 81.61        
Core10: 20.98        Core11: 166.19        
Core12: 22.04        Core13: 151.78        
Core14: 21.19        Core15: 163.39        
Core16: 22.27        Core17: 150.28        
Core18: 22.49        Core19: 15.21        
Core20: 24.91        Core21: 22.85        
Core22: 22.97        Core23: 63.33        
Core24: 10.45        Core25: 26.99        
Core26: 21.83        Core27: 147.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 84.48
DDR read Latency(ns)
Socket0: 24511.93
Socket1: 245.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.03        Core1: 133.02        
Core2: 22.68        Core3: 125.63        
Core4: 20.27        Core5: 136.20        
Core6: 18.36        Core7: 94.53        
Core8: 19.86        Core9: 79.68        
Core10: 22.19        Core11: 166.40        
Core12: 21.37        Core13: 153.96        
Core14: 21.79        Core15: 162.99        
Core16: 23.04        Core17: 150.09        
Core18: 23.88        Core19: 16.73        
Core20: 22.01        Core21: 23.68        
Core22: 21.40        Core23: 54.77        
Core24: 12.84        Core25: 26.39        
Core26: 22.37        Core27: 147.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.68
Socket1: 84.64
DDR read Latency(ns)
Socket0: 25048.01
Socket1: 246.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.27        Core1: 120.35        
Core2: 21.05        Core3: 123.94        
Core4: 24.35        Core5: 133.30        
Core6: 21.67        Core7: 91.46        
Core8: 25.54        Core9: 77.26        
Core10: 24.64        Core11: 151.01        
Core12: 25.44        Core13: 153.84        
Core14: 24.48        Core15: 139.30        
Core16: 24.89        Core17: 163.65        
Core18: 25.14        Core19: 22.94        
Core20: 25.89        Core21: 24.57        
Core22: 26.54        Core23: 29.73        
Core24: 22.48        Core25: 28.71        
Core26: 21.90        Core27: 151.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.70
Socket1: 81.60
DDR read Latency(ns)
Socket0: 24291.28
Socket1: 241.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.64        Core1: 121.59        
Core2: 19.36        Core3: 125.49        
Core4: 21.85        Core5: 134.27        
Core6: 17.75        Core7: 92.58        
Core8: 23.18        Core9: 76.72        
Core10: 21.46        Core11: 152.93        
Core12: 18.71        Core13: 154.78        
Core14: 20.40        Core15: 151.61        
Core16: 25.87        Core17: 163.56        
Core18: 24.48        Core19: 23.68        
Core20: 23.60        Core21: 34.13        
Core22: 20.22        Core23: 26.54        
Core24: 22.42        Core25: 23.29        
Core26: 11.00        Core27: 152.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 82.68
DDR read Latency(ns)
Socket0: 24269.72
Socket1: 241.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.55        Core1: 122.37        
Core2: 22.53        Core3: 126.03        
Core4: 20.60        Core5: 133.70        
Core6: 18.51        Core7: 92.58        
Core8: 15.99        Core9: 75.68        
Core10: 18.84        Core11: 149.83        
Core12: 19.75        Core13: 159.00        
Core14: 21.64        Core15: 159.60        
Core16: 20.57        Core17: 165.69        
Core18: 23.13        Core19: 20.60        
Core20: 10.64        Core21: 38.75        
Core22: 20.94        Core23: 29.17        
Core24: 22.37        Core25: 21.36        
Core26: 16.08        Core27: 152.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.04
Socket1: 83.14
DDR read Latency(ns)
Socket0: 23919.43
Socket1: 243.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 119.74        
Core2: 21.90        Core3: 126.76        
Core4: 10.42        Core5: 128.30        
Core6: 19.36        Core7: 94.37        
Core8: 19.25        Core9: 76.38        
Core10: 20.57        Core11: 152.70        
Core12: 19.46        Core13: 156.66        
Core14: 19.08        Core15: 160.93        
Core16: 24.42        Core17: 165.51        
Core18: 25.71        Core19: 23.54        
Core20: 13.19        Core21: 37.26        
Core22: 19.05        Core23: 27.84        
Core24: 22.27        Core25: 19.76        
Core26: 21.88        Core27: 153.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 82.66
DDR read Latency(ns)
Socket0: 24044.27
Socket1: 247.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.68        Core1: 120.18        
Core2: 11.81        Core3: 125.55        
Core4: 13.54        Core5: 130.74        
Core6: 17.32        Core7: 94.25        
Core8: 22.58        Core9: 74.79        
Core10: 18.06        Core11: 150.52        
Core12: 20.46        Core13: 157.66        
Core14: 18.87        Core15: 147.98        
Core16: 24.47        Core17: 166.15        
Core18: 22.95        Core19: 20.88        
Core20: 20.21        Core21: 37.18        
Core22: 22.93        Core23: 28.34        
Core24: 22.37        Core25: 20.44        
Core26: 22.13        Core27: 152.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 81.66
DDR read Latency(ns)
Socket0: 24614.45
Socket1: 246.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 119.73        
Core2: 15.24        Core3: 126.64        
Core4: 21.91        Core5: 130.03        
Core6: 23.15        Core7: 93.51        
Core8: 20.46        Core9: 75.78        
Core10: 21.88        Core11: 152.67        
Core12: 24.45        Core13: 157.32        
Core14: 22.94        Core15: 159.28        
Core16: 28.38        Core17: 166.55        
Core18: 22.96        Core19: 23.01        
Core20: 23.67        Core21: 33.14        
Core22: 24.16        Core23: 29.42        
Core24: 22.48        Core25: 20.64        
Core26: 22.31        Core27: 152.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.49
Socket1: 82.73
DDR read Latency(ns)
Socket0: 24231.28
Socket1: 247.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.38        Core1: 121.06        
Core2: 24.24        Core3: 125.99        
Core4: 10.63        Core5: 134.28        
Core6: 20.41        Core7: 104.29        
Core8: 18.29        Core9: 68.68        
Core10: 17.89        Core11: 166.52        
Core12: 19.64        Core13: 163.40        
Core14: 18.21        Core15: 165.17        
Core16: 25.19        Core17: 160.94        
Core18: 23.25        Core19: 18.58        
Core20: 22.88        Core21: 22.06        
Core22: 21.24        Core23: 51.59        
Core24: 14.15        Core25: 25.76        
Core26: 22.42        Core27: 141.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.47
Socket1: 85.26
DDR read Latency(ns)
Socket0: 25561.94
Socket1: 247.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.35        Core1: 124.26        
Core2: 20.11        Core3: 126.63        
Core4: 13.05        Core5: 135.02        
Core6: 18.75        Core7: 106.27        
Core8: 17.90        Core9: 65.60        
Core10: 21.03        Core11: 167.21        
Core12: 23.43        Core13: 163.25        
Core14: 21.89        Core15: 165.61        
Core16: 24.61        Core17: 159.94        
Core18: 23.67        Core19: 18.00        
Core20: 23.85        Core21: 22.30        
Core22: 23.55        Core23: 58.12        
Core24: 10.40        Core25: 23.28        
Core26: 23.10        Core27: 144.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.60
Socket1: 85.12
DDR read Latency(ns)
Socket0: 25936.20
Socket1: 250.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.21        Core1: 122.34        
Core2: 22.05        Core3: 128.23        
Core4: 22.87        Core5: 136.53        
Core6: 20.09        Core7: 106.74        
Core8: 17.49        Core9: 65.74        
Core10: 18.42        Core11: 167.24        
Core12: 22.22        Core13: 164.17        
Core14: 21.61        Core15: 166.04        
Core16: 24.19        Core17: 162.11        
Core18: 23.27        Core19: 18.28        
Core20: 21.15        Core21: 21.48        
Core22: 23.52        Core23: 64.05        
Core24: 11.46        Core25: 25.52        
Core26: 17.73        Core27: 145.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.06
Socket1: 87.16
DDR read Latency(ns)
Socket0: 25513.96
Socket1: 250.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 122.51        
Core2: 19.46        Core3: 127.42        
Core4: 19.75        Core5: 135.73        
Core6: 23.14        Core7: 106.05        
Core8: 19.36        Core9: 62.36        
Core10: 19.63        Core11: 166.97        
Core12: 18.50        Core13: 163.67        
Core14: 21.16        Core15: 165.81        
Core16: 23.94        Core17: 160.46        
Core18: 22.26        Core19: 18.76        
Core20: 23.40        Core21: 22.15        
Core22: 23.48        Core23: 57.14        
Core24: 10.15        Core25: 25.35        
Core26: 19.61        Core27: 144.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.42
Socket1: 86.29
DDR read Latency(ns)
Socket0: 25950.21
Socket1: 250.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.37        Core1: 120.29        
Core2: 25.57        Core3: 125.64        
Core4: 21.16        Core5: 136.11        
Core6: 24.75        Core7: 105.35        
Core8: 27.43        Core9: 56.13        
Core10: 23.70        Core11: 166.57        
Core12: 26.95        Core13: 163.67        
Core14: 19.55        Core15: 165.21        
Core16: 26.66        Core17: 156.64        
Core18: 27.04        Core19: 18.21        
Core20: 26.82        Core21: 21.35        
Core22: 26.85        Core23: 58.12        
Core24: 13.19        Core25: 25.23        
Core26: 21.97        Core27: 141.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.96
Socket1: 85.05
DDR read Latency(ns)
Socket0: 25768.53
Socket1: 250.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.70        Core1: 122.68        
Core2: 26.77        Core3: 126.23        
Core4: 24.87        Core5: 134.24        
Core6: 23.16        Core7: 104.10        
Core8: 10.80        Core9: 60.04        
Core10: 20.52        Core11: 166.53        
Core12: 18.88        Core13: 163.93        
Core14: 25.92        Core15: 164.74        
Core16: 25.88        Core17: 160.92        
Core18: 24.33        Core19: 18.55        
Core20: 20.23        Core21: 23.78        
Core22: 23.99        Core23: 59.59        
Core24: 21.19        Core25: 25.19        
Core26: 26.65        Core27: 141.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 86.51
DDR read Latency(ns)
Socket0: 26223.29
Socket1: 249.51
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.19        Core1: 135.73        
Core2: 18.21        Core3: 119.70        
Core4: 20.60        Core5: 128.80        
Core6: 19.27        Core7: 92.03        
Core8: 21.47        Core9: 85.52        
Core10: 21.00        Core11: 141.87        
Core12: 21.48        Core13: 158.75        
Core14: 21.60        Core15: 161.04        
Core16: 22.06        Core17: 158.41        
Core18: 23.00        Core19: 24.75        
Core20: 10.06        Core21: 29.42        
Core22: 17.90        Core23: 26.87        
Core24: 21.54        Core25: 25.31        
Core26: 14.46        Core27: 147.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.30
Socket1: 82.47
DDR read Latency(ns)
Socket0: 22515.74
Socket1: 241.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.66        Core1: 134.87        
Core2: 17.61        Core3: 120.99        
Core4: 18.77        Core5: 126.75        
Core6: 21.40        Core7: 93.06        
Core8: 21.89        Core9: 86.17        
Core10: 21.24        Core11: 143.10        
Core12: 21.40        Core13: 160.67        
Core14: 21.89        Core15: 160.99        
Core16: 22.93        Core17: 159.04        
Core18: 22.63        Core19: 23.85        
Core20: 13.18        Core21: 28.72        
Core22: 17.61        Core23: 29.40        
Core24: 19.26        Core25: 26.12        
Core26: 10.43        Core27: 148.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.94
Socket1: 83.02
DDR read Latency(ns)
Socket0: 23325.25
Socket1: 243.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.49        Core1: 133.99        
Core2: 20.44        Core3: 121.12        
Core4: 21.85        Core5: 128.88        
Core6: 17.89        Core7: 94.72        
Core8: 19.21        Core9: 82.16        
Core10: 20.13        Core11: 140.85        
Core12: 20.39        Core13: 158.59        
Core14: 19.97        Core15: 161.43        
Core16: 19.26        Core17: 160.12        
Core18: 18.48        Core19: 21.02        
Core20: 22.40        Core21: 28.82        
Core22: 22.13        Core23: 29.27        
Core24: 11.06        Core25: 24.62        
Core26: 13.01        Core27: 145.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.77
Socket1: 81.54
DDR read Latency(ns)
Socket0: 22731.57
Socket1: 245.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.00        Core1: 134.55        
Core2: 20.36        Core3: 120.42        
Core4: 17.73        Core5: 127.01        
Core6: 25.26        Core7: 94.37        
Core8: 21.66        Core9: 80.26        
Core10: 21.56        Core11: 139.04        
Core12: 21.39        Core13: 160.36        
Core14: 21.10        Core15: 161.96        
Core16: 23.60        Core17: 159.69        
Core18: 26.72        Core19: 21.83        
Core20: 25.94        Core21: 29.14        
Core22: 25.48        Core23: 28.54        
Core24: 14.39        Core25: 22.96        
Core26: 19.33        Core27: 145.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.21
Socket1: 81.20
DDR read Latency(ns)
Socket0: 22945.89
Socket1: 246.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.22        Core1: 135.25        
Core2: 20.82        Core3: 117.01        
Core4: 10.46        Core5: 126.56        
Core6: 19.13        Core7: 94.84        
Core8: 22.13        Core9: 84.25        
Core10: 20.18        Core11: 141.56        
Core12: 21.28        Core13: 158.73        
Core14: 23.05        Core15: 161.38        
Core16: 25.26        Core17: 160.07        
Core18: 19.78        Core19: 22.98        
Core20: 21.48        Core21: 25.21        
Core22: 19.68        Core23: 26.04        
Core24: 20.88        Core25: 27.17        
Core26: 23.15        Core27: 146.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 80.79
DDR read Latency(ns)
Socket0: 22687.51
Socket1: 246.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.46        Core1: 136.08        
Core2: 21.60        Core3: 120.00        
Core4: 13.25        Core5: 126.32        
Core6: 19.73        Core7: 92.83        
Core8: 21.90        Core9: 84.75        
Core10: 21.02        Core11: 140.86        
Core12: 19.86        Core13: 160.08        
Core14: 19.37        Core15: 161.11        
Core16: 24.56        Core17: 159.92        
Core18: 23.57        Core19: 21.46        
Core20: 22.13        Core21: 27.16        
Core22: 21.58        Core23: 27.95        
Core24: 11.20        Core25: 27.61        
Core26: 22.60        Core27: 146.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 81.45
DDR read Latency(ns)
Socket0: 22590.75
Socket1: 243.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.87        Core1: 132.85        
Core2: 19.69        Core3: 129.22        
Core4: 11.11        Core5: 134.85        
Core6: 19.32        Core7: 93.45        
Core8: 20.43        Core9: 77.87        
Core10: 22.25        Core11: 165.96        
Core12: 19.94        Core13: 164.04        
Core14: 21.94        Core15: 162.86        
Core16: 21.81        Core17: 167.53        
Core18: 22.98        Core19: 20.74        
Core20: 22.84        Core21: 96.24        
Core22: 25.98        Core23: 19.99        
Core24: 24.00        Core25: 15.03        
Core26: 14.03        Core27: 145.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 85.62
DDR read Latency(ns)
Socket0: 24667.11
Socket1: 240.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.90        Core1: 132.88        
Core2: 23.05        Core3: 130.65        
Core4: 12.08        Core5: 132.76        
Core6: 19.96        Core7: 93.59        
Core8: 21.04        Core9: 83.48        
Core10: 16.90        Core11: 166.01        
Core12: 18.61        Core13: 164.26        
Core14: 21.09        Core15: 163.21        
Core16: 21.62        Core17: 164.55        
Core18: 22.03        Core19: 19.85        
Core20: 23.58        Core21: 99.43        
Core22: 24.48        Core23: 20.40        
Core24: 22.28        Core25: 13.89        
Core26: 21.98        Core27: 145.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 83.64
DDR read Latency(ns)
Socket0: 24972.01
Socket1: 248.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.68        Core1: 133.92        
Core2: 24.80        Core3: 130.60        
Core4: 15.01        Core5: 137.16        
Core6: 19.93        Core7: 95.34        
Core8: 23.44        Core9: 82.16        
Core10: 20.98        Core11: 166.61        
Core12: 15.88        Core13: 164.55        
Core14: 21.83        Core15: 163.36        
Core16: 19.65        Core17: 167.74        
Core18: 22.42        Core19: 20.97        
Core20: 22.69        Core21: 99.86        
Core22: 22.90        Core23: 19.90        
Core24: 26.15        Core25: 14.69        
Core26: 25.99        Core27: 146.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 85.62
DDR read Latency(ns)
Socket0: 25318.67
Socket1: 247.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.13        Core1: 134.43        
Core2: 24.94        Core3: 130.97        
Core4: 23.64        Core5: 135.53        
Core6: 20.81        Core7: 93.13        
Core8: 23.91        Core9: 61.17        
Core10: 19.34        Core11: 166.71        
Core12: 22.39        Core13: 164.92        
Core14: 20.44        Core15: 163.30        
Core16: 21.78        Core17: 166.43        
Core18: 22.91        Core19: 21.03        
Core20: 22.92        Core21: 100.14        
Core22: 23.39        Core23: 20.15        
Core24: 26.17        Core25: 14.69        
Core26: 22.80        Core27: 146.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.98
Socket1: 85.23
DDR read Latency(ns)
Socket0: 24002.18
Socket1: 248.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.46        Core1: 132.83        
Core2: 23.50        Core3: 129.26        
Core4: 23.13        Core5: 132.86        
Core6: 21.60        Core7: 93.01        
Core8: 18.16        Core9: 83.23        
Core10: 19.79        Core11: 165.59        
Core12: 22.37        Core13: 163.44        
Core14: 21.73        Core15: 162.39        
Core16: 22.63        Core17: 165.94        
Core18: 22.28        Core19: 20.36        
Core20: 22.23        Core21: 96.07        
Core22: 22.89        Core23: 19.25        
Core24: 22.60        Core25: 14.97        
Core26: 9.76        Core27: 144.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.61
Socket1: 84.28
DDR read Latency(ns)
Socket0: 25589.33
Socket1: 247.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.86        Core1: 133.70        
Core2: 20.96        Core3: 130.71        
Core4: 21.65        Core5: 134.11        
Core6: 19.72        Core7: 93.73        
Core8: 10.31        Core9: 81.73        
Core10: 21.73        Core11: 166.55        
Core12: 22.13        Core13: 164.42        
Core14: 19.78        Core15: 163.28        
Core16: 23.20        Core17: 168.01        
Core18: 22.51        Core19: 19.98        
Core20: 22.52        Core21: 99.30        
Core22: 23.94        Core23: 21.30        
Core24: 24.76        Core25: 14.71        
Core26: 13.69        Core27: 145.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.29
Socket1: 85.48
DDR read Latency(ns)
Socket0: 25330.16
Socket1: 246.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.62        Core1: 135.37        
Core2: 19.10        Core3: 126.46        
Core4: 26.03        Core5: 124.40        
Core6: 17.84        Core7: 102.06        
Core8: 19.48        Core9: 78.52        
Core10: 18.67        Core11: 169.07        
Core12: 21.86        Core13: 162.59        
Core14: 21.78        Core15: 154.04        
Core16: 20.94        Core17: 165.78        
Core18: 20.81        Core19: 23.98        
Core20: 25.26        Core21: 23.43        
Core22: 22.94        Core23: 52.04        
Core24: 22.37        Core25: 27.17        
Core26: 22.20        Core27: 157.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 88.27
DDR read Latency(ns)
Socket0: 26034.90
Socket1: 244.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.60        Core1: 136.92        
Core2: 23.16        Core3: 128.17        
Core4: 19.16        Core5: 128.73        
Core6: 21.88        Core7: 101.76        
Core8: 26.10        Core9: 76.94        
Core10: 25.03        Core11: 169.93        
Core12: 21.80        Core13: 163.69        
Core14: 21.73        Core15: 155.68        
Core16: 23.54        Core17: 167.56        
Core18: 21.09        Core19: 27.29        
Core20: 23.39        Core21: 23.70        
Core22: 21.74        Core23: 57.61        
Core24: 21.58        Core25: 26.60        
Core26: 21.91        Core27: 159.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.63
Socket1: 91.08
DDR read Latency(ns)
Socket0: 28095.60
Socket1: 247.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.57        Core1: 136.11        
Core2: 19.38        Core3: 127.68        
Core4: 22.61        Core5: 126.53        
Core6: 25.74        Core7: 103.07        
Core8: 20.67        Core9: 74.25        
Core10: 22.02        Core11: 169.92        
Core12: 18.03        Core13: 163.39        
Core14: 22.24        Core15: 155.13        
Core16: 23.90        Core17: 168.10        
Core18: 22.91        Core19: 24.05        
Core20: 26.17        Core21: 23.55        
Core22: 26.52        Core23: 52.81        
Core24: 20.41        Core25: 28.02        
Core26: 19.33        Core27: 158.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.48
Socket1: 89.18
DDR read Latency(ns)
Socket0: 25681.62
Socket1: 246.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.00        Core1: 135.04        
Core2: 11.34        Core3: 127.95        
Core4: 17.04        Core5: 126.83        
Core6: 18.78        Core7: 104.23        
Core8: 24.29        Core9: 78.31        
Core10: 20.06        Core11: 170.35        
Core12: 21.67        Core13: 163.22        
Core14: 21.71        Core15: 156.12        
Core16: 21.45        Core17: 166.63        
Core18: 22.13        Core19: 24.37        
Core20: 23.83        Core21: 22.09        
Core22: 23.58        Core23: 63.50        
Core24: 22.49        Core25: 27.92        
Core26: 23.26        Core27: 158.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 90.22
DDR read Latency(ns)
Socket0: 27377.46
Socket1: 248.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.10        Core1: 136.38        
Core2: 10.86        Core3: 128.01        
Core4: 18.30        Core5: 125.12        
Core6: 19.45        Core7: 103.04        
Core8: 20.00        Core9: 78.52        
Core10: 20.41        Core11: 170.39        
Core12: 21.16        Core13: 163.44        
Core14: 21.73        Core15: 154.13        
Core16: 22.14        Core17: 168.68        
Core18: 22.27        Core19: 25.12        
Core20: 26.21        Core21: 22.73        
Core22: 23.74        Core23: 62.96        
Core24: 21.26        Core25: 27.41        
Core26: 23.45        Core27: 159.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.54
Socket1: 90.45
DDR read Latency(ns)
Socket0: 27675.23
Socket1: 248.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.19        Core1: 135.33        
Core2: 11.60        Core3: 128.19        
Core4: 20.74        Core5: 125.12        
Core6: 21.55        Core7: 102.70        
Core8: 18.92        Core9: 76.27        
Core10: 18.48        Core11: 169.98        
Core12: 21.91        Core13: 162.99        
Core14: 21.81        Core15: 155.17        
Core16: 21.56        Core17: 168.55        
Core18: 20.61        Core19: 26.41        
Core20: 24.27        Core21: 23.55        
Core22: 23.26        Core23: 59.84        
Core24: 23.85        Core25: 27.40        
Core26: 22.86        Core27: 158.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.71
Socket1: 90.73
DDR read Latency(ns)
Socket0: 27654.90
Socket1: 248.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.37        Core1: 135.57        
Core2: 19.37        Core3: 125.77        
Core4: 18.96        Core5: 136.86        
Core6: 19.46        Core7: 80.99        
Core8: 24.69        Core9: 55.56        
Core10: 24.52        Core11: 149.85        
Core12: 23.88        Core13: 164.62        
Core14: 21.78        Core15: 159.83        
Core16: 21.74        Core17: 169.41        
Core18: 22.75        Core19: 32.81        
Core20: 21.59        Core21: 64.29        
Core22: 24.85        Core23: 20.17        
Core24: 24.77        Core25: 20.21        
Core26: 12.86        Core27: 138.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 86.51
DDR read Latency(ns)
Socket0: 24946.27
Socket1: 238.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.58        Core1: 134.69        
Core2: 23.88        Core3: 126.72        
Core4: 24.34        Core5: 137.02        
Core6: 24.63        Core7: 80.98        
Core8: 22.92        Core9: 53.73        
Core10: 20.39        Core11: 151.94        
Core12: 11.02        Core13: 165.09        
Core14: 20.64        Core15: 160.40        
Core16: 20.56        Core17: 169.74        
Core18: 23.36        Core19: 36.13        
Core20: 18.10        Core21: 57.10        
Core22: 22.70        Core23: 20.09        
Core24: 22.08        Core25: 19.84        
Core26: 20.66        Core27: 139.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 86.29
DDR read Latency(ns)
Socket0: 24219.58
Socket1: 238.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.43        Core1: 134.96        
Core2: 24.16        Core3: 126.64        
Core4: 21.11        Core5: 135.83        
Core6: 17.90        Core7: 78.06        
Core8: 10.42        Core9: 54.53        
Core10: 14.72        Core11: 148.46        
Core12: 14.96        Core13: 165.29        
Core14: 21.64        Core15: 160.24        
Core16: 21.44        Core17: 169.73        
Core18: 20.49        Core19: 31.60        
Core20: 17.06        Core21: 65.25        
Core22: 20.96        Core23: 21.48        
Core24: 26.17        Core25: 19.40        
Core26: 22.93        Core27: 141.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.28
Socket1: 86.09
DDR read Latency(ns)
Socket0: 24143.32
Socket1: 242.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.54        Core1: 135.73        
Core2: 21.74        Core3: 125.89        
Core4: 22.16        Core5: 137.23        
Core6: 23.24        Core7: 81.46        
Core8: 10.71        Core9: 55.93        
Core10: 17.45        Core11: 151.86        
Core12: 18.56        Core13: 165.35        
Core14: 20.28        Core15: 160.86        
Core16: 22.50        Core17: 170.03        
Core18: 22.51        Core19: 34.35        
Core20: 22.69        Core21: 57.85        
Core22: 20.12        Core23: 21.91        
Core24: 22.93        Core25: 19.81        
Core26: 22.71        Core27: 139.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 86.74
DDR read Latency(ns)
Socket0: 25170.63
Socket1: 243.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.01        Core1: 135.81        
Core2: 26.46        Core3: 125.41        
Core4: 10.97        Core5: 136.43        
Core6: 20.64        Core7: 79.53        
Core8: 12.53        Core9: 54.85        
Core10: 17.40        Core11: 149.76        
Core12: 19.28        Core13: 164.30        
Core14: 21.73        Core15: 159.86        
Core16: 19.31        Core17: 168.86        
Core18: 21.94        Core19: 31.73        
Core20: 21.14        Core21: 69.12        
Core22: 22.33        Core23: 20.22        
Core24: 22.19        Core25: 19.12        
Core26: 20.03        Core27: 138.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.54
Socket1: 86.11
DDR read Latency(ns)
Socket0: 24699.78
Socket1: 241.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.46        Core1: 135.08        
Core2: 24.34        Core3: 125.62        
Core4: 10.83        Core5: 135.06        
Core6: 16.37        Core7: 78.93        
Core8: 17.22        Core9: 54.48        
Core10: 17.65        Core11: 149.98        
Core12: 19.59        Core13: 164.16        
Core14: 21.56        Core15: 159.48        
Core16: 22.42        Core17: 168.54        
Core18: 22.03        Core19: 33.96        
Core20: 21.90        Core21: 65.95        
Core22: 22.63        Core23: 18.85        
Core24: 21.97        Core25: 18.66        
Core26: 21.07        Core27: 137.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 84.99
DDR read Latency(ns)
Socket0: 24550.29
Socket1: 242.70
