|Computador
CLOCK_50 => PLL:PLL_RTL:PLL_inst.refclk
RESET_N => RST_CPU.IN1
RESET_N => RST_MEM.IN1
RESET_N => PLL:PLL_RTL:PLL_inst.rst
LEDR[0] <= MemoryIO:MEMORY_MAPED.LED[0]
LEDR[1] <= MemoryIO:MEMORY_MAPED.LED[1]
LEDR[2] <= MemoryIO:MEMORY_MAPED.LED[2]
LEDR[3] <= MemoryIO:MEMORY_MAPED.LED[3]
LEDR[4] <= MemoryIO:MEMORY_MAPED.LED[4]
LEDR[5] <= MemoryIO:MEMORY_MAPED.LED[5]
LEDR[6] <= MemoryIO:MEMORY_MAPED.LED[6]
LEDR[7] <= MemoryIO:MEMORY_MAPED.LED[7]
LEDR[8] <= MemoryIO:MEMORY_MAPED.LED[8]
LEDR[9] <= MemoryIO:MEMORY_MAPED.LED[9]
SW[0] => MemoryIO:MEMORY_MAPED.SW[0]
SW[1] => MemoryIO:MEMORY_MAPED.SW[1]
SW[2] => MemoryIO:MEMORY_MAPED.SW[2]
SW[3] => MemoryIO:MEMORY_MAPED.SW[3]
SW[4] => MemoryIO:MEMORY_MAPED.SW[4]
SW[5] => MemoryIO:MEMORY_MAPED.SW[5]
SW[6] => MemoryIO:MEMORY_MAPED.SW[6]
SW[7] => MemoryIO:MEMORY_MAPED.SW[7]
SW[8] => MemoryIO:MEMORY_MAPED.SW[8]
SW[9] => MemoryIO:MEMORY_MAPED.SW[9]
LCD_CS_N <= MemoryIO:MEMORY_MAPED.LCD_CS_N
LCD_D[0] <> MemoryIO:MEMORY_MAPED.LCD_D[0]
LCD_D[1] <> MemoryIO:MEMORY_MAPED.LCD_D[1]
LCD_D[2] <> MemoryIO:MEMORY_MAPED.LCD_D[2]
LCD_D[3] <> MemoryIO:MEMORY_MAPED.LCD_D[3]
LCD_D[4] <> MemoryIO:MEMORY_MAPED.LCD_D[4]
LCD_D[5] <> MemoryIO:MEMORY_MAPED.LCD_D[5]
LCD_D[6] <> MemoryIO:MEMORY_MAPED.LCD_D[6]
LCD_D[7] <> MemoryIO:MEMORY_MAPED.LCD_D[7]
LCD_D[8] <> MemoryIO:MEMORY_MAPED.LCD_D[8]
LCD_D[9] <> MemoryIO:MEMORY_MAPED.LCD_D[9]
LCD_D[10] <> MemoryIO:MEMORY_MAPED.LCD_D[10]
LCD_D[11] <> MemoryIO:MEMORY_MAPED.LCD_D[11]
LCD_D[12] <> MemoryIO:MEMORY_MAPED.LCD_D[12]
LCD_D[13] <> MemoryIO:MEMORY_MAPED.LCD_D[13]
LCD_D[14] <> MemoryIO:MEMORY_MAPED.LCD_D[14]
LCD_D[15] <> MemoryIO:MEMORY_MAPED.LCD_D[15]
LCD_RD_N <= MemoryIO:MEMORY_MAPED.LCD_RD_N
LCD_RESET_N <= MemoryIO:MEMORY_MAPED.LCD_RESET_N
LCD_RS <= MemoryIO:MEMORY_MAPED.LCD_RS
LCD_WR_N <= MemoryIO:MEMORY_MAPED.LCD_WR_N
LCD_ON <= <VCC>


|Computador|PLL:\PLL_RTL:PLL_inst
refclk => PLL_0002:pll_inst.refclk
rst => PLL_0002:pll_inst.rst
outclk_0 <= PLL_0002:pll_inst.outclk_0
outclk_1 <= PLL_0002:pll_inst.outclk_1
locked <= PLL_0002:pll_inst.locked


|Computador|PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Computador|PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|Computador|CPU:MAIN_CPU
clock => Register16:registerA.clock
clock => Register16:registerS.clock
clock => Register16:registerD.clock
clock => pc:PCc.clock
reset => pc:PCc.reset
inM[0] => Mux16:muxA_M.b[0]
inM[1] => Mux16:muxA_M.b[1]
inM[2] => Mux16:muxA_M.b[2]
inM[3] => Mux16:muxA_M.b[3]
inM[4] => Mux16:muxA_M.b[4]
inM[5] => Mux16:muxA_M.b[5]
inM[6] => Mux16:muxA_M.b[6]
inM[7] => Mux16:muxA_M.b[7]
inM[8] => Mux16:muxA_M.b[8]
inM[9] => Mux16:muxA_M.b[9]
inM[10] => Mux16:muxA_M.b[10]
inM[11] => Mux16:muxA_M.b[11]
inM[12] => Mux16:muxA_M.b[12]
inM[13] => Mux16:muxA_M.b[13]
inM[14] => Mux16:muxA_M.b[14]
inM[15] => Mux16:muxA_M.b[15]
instruction[0] => ControlUnit:control.instruction[0]
instruction[0] => Mux16:muxALU_I.b[0]
instruction[1] => ControlUnit:control.instruction[1]
instruction[1] => Mux16:muxALU_I.b[1]
instruction[2] => ControlUnit:control.instruction[2]
instruction[2] => Mux16:muxALU_I.b[2]
instruction[3] => ControlUnit:control.instruction[3]
instruction[3] => Mux16:muxALU_I.b[3]
instruction[4] => ControlUnit:control.instruction[4]
instruction[4] => Mux16:muxALU_I.b[4]
instruction[5] => ControlUnit:control.instruction[5]
instruction[5] => Mux16:muxALU_I.b[5]
instruction[6] => ControlUnit:control.instruction[6]
instruction[6] => Mux16:muxALU_I.b[6]
instruction[7] => ControlUnit:control.instruction[7]
instruction[7] => Mux16:muxALU_I.b[7]
instruction[8] => ControlUnit:control.instruction[8]
instruction[8] => Mux16:muxALU_I.b[8]
instruction[9] => ControlUnit:control.instruction[9]
instruction[9] => Mux16:muxALU_I.b[9]
instruction[10] => ControlUnit:control.instruction[10]
instruction[10] => Mux16:muxALU_I.b[10]
instruction[11] => ControlUnit:control.instruction[11]
instruction[11] => Mux16:muxALU_I.b[11]
instruction[12] => ControlUnit:control.instruction[12]
instruction[12] => Mux16:muxALU_I.b[12]
instruction[13] => ControlUnit:control.instruction[13]
instruction[13] => Mux16:muxALU_I.b[13]
instruction[14] => ControlUnit:control.instruction[14]
instruction[14] => Mux16:muxALU_I.b[14]
instruction[15] => ControlUnit:control.instruction[15]
instruction[15] => Mux16:muxALU_I.b[15]
instruction[16] => ControlUnit:control.instruction[16]
instruction[17] => ControlUnit:control.instruction[17]
outM[0] <= ALU:ALUu.saida[0]
outM[1] <= ALU:ALUu.saida[1]
outM[2] <= ALU:ALUu.saida[2]
outM[3] <= ALU:ALUu.saida[3]
outM[4] <= ALU:ALUu.saida[4]
outM[5] <= ALU:ALUu.saida[5]
outM[6] <= ALU:ALUu.saida[6]
outM[7] <= ALU:ALUu.saida[7]
outM[8] <= ALU:ALUu.saida[8]
outM[9] <= ALU:ALUu.saida[9]
outM[10] <= ALU:ALUu.saida[10]
outM[11] <= ALU:ALUu.saida[11]
outM[12] <= ALU:ALUu.saida[12]
outM[13] <= ALU:ALUu.saida[13]
outM[14] <= ALU:ALUu.saida[14]
outM[15] <= ALU:ALUu.saida[15]
writeM <= ControlUnit:control.loadM
addressM[0] <= Register16:registerA.output[0]
addressM[1] <= Register16:registerA.output[1]
addressM[2] <= Register16:registerA.output[2]
addressM[3] <= Register16:registerA.output[3]
addressM[4] <= Register16:registerA.output[4]
addressM[5] <= Register16:registerA.output[5]
addressM[6] <= Register16:registerA.output[6]
addressM[7] <= Register16:registerA.output[7]
addressM[8] <= Register16:registerA.output[8]
addressM[9] <= Register16:registerA.output[9]
addressM[10] <= Register16:registerA.output[10]
addressM[11] <= Register16:registerA.output[11]
addressM[12] <= Register16:registerA.output[12]
addressM[13] <= Register16:registerA.output[13]
addressM[14] <= Register16:registerA.output[14]
pcout[0] <= pc:PCc.output[0]
pcout[1] <= pc:PCc.output[1]
pcout[2] <= pc:PCc.output[2]
pcout[3] <= pc:PCc.output[3]
pcout[4] <= pc:PCc.output[4]
pcout[5] <= pc:PCc.output[5]
pcout[6] <= pc:PCc.output[6]
pcout[7] <= pc:PCc.output[7]
pcout[8] <= pc:PCc.output[8]
pcout[9] <= pc:PCc.output[9]
pcout[10] <= pc:PCc.output[10]
pcout[11] <= pc:PCc.output[11]
pcout[12] <= pc:PCc.output[12]
pcout[13] <= pc:PCc.output[13]
pcout[14] <= pc:PCc.output[14]


|Computador|CPU:MAIN_CPU|ControlUnit:control
instruction[0] => Equal0.IN2
instruction[0] => Equal1.IN0
instruction[0] => Equal2.IN2
instruction[0] => Equal3.IN1
instruction[0] => Equal4.IN2
instruction[0] => Equal5.IN1
instruction[0] => Equal6.IN2
instruction[1] => Equal0.IN1
instruction[1] => Equal1.IN2
instruction[1] => Equal2.IN0
instruction[1] => Equal3.IN0
instruction[1] => Equal4.IN1
instruction[1] => Equal5.IN2
instruction[1] => Equal6.IN1
instruction[2] => Equal0.IN0
instruction[2] => Equal1.IN1
instruction[2] => Equal2.IN1
instruction[2] => Equal3.IN2
instruction[2] => Equal4.IN0
instruction[2] => Equal5.IN0
instruction[2] => Equal6.IN0
instruction[3] => loadM.IN0
instruction[4] => loadD.IN0
instruction[5] => loadS.IN0
instruction[6] => loadA.IN0
instruction[7] => no.IN0
instruction[8] => f.IN0
instruction[9] => ny.IN0
instruction[10] => zy.IN0
instruction[11] => nx.IN0
instruction[12] => zx.IN0
instruction[13] => muxSD_ALU.DATAIN
instruction[14] => muxAM.DATAIN
instruction[15] => muxAMD_ALU.DATAIN
instruction[16] => ~NO_FANOUT~
instruction[17] => loadA.IN1
instruction[17] => loadD.IN1
instruction[17] => loadS.IN1
instruction[17] => loadM.IN1
instruction[17] => loadPC.IN1
instruction[17] => loadPC.IN1
instruction[17] => loadPC.IN1
instruction[17] => loadPC.IN1
instruction[17] => loadPC.IN1
instruction[17] => loadPC.IN1
instruction[17] => loadPC.IN1
instruction[17] => zx.IN1
instruction[17] => nx.IN1
instruction[17] => zy.IN1
instruction[17] => ny.IN1
instruction[17] => f.IN1
instruction[17] => no.IN1
instruction[17] => loadA.IN1
instruction[17] => muxALUI_A.DATAIN
zr => loadPC.IN0
zr => loadPC.IN1
zr => loadPC.IN1
zr => loadPC.IN0
ng => loadPC.IN1
ng => loadPC.IN1
ng => loadPC.IN1
ng => loadPC.IN1
muxALUI_A <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
muxAM <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
muxSD_ALU <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
muxAMD_ALU <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
zx <= zx.DB_MAX_OUTPUT_PORT_TYPE
nx <= nx.DB_MAX_OUTPUT_PORT_TYPE
zy <= zy.DB_MAX_OUTPUT_PORT_TYPE
ny <= ny.DB_MAX_OUTPUT_PORT_TYPE
f <= f.DB_MAX_OUTPUT_PORT_TYPE
no <= no.DB_MAX_OUTPUT_PORT_TYPE
loadA <= loadA.DB_MAX_OUTPUT_PORT_TYPE
loadD <= loadD.DB_MAX_OUTPUT_PORT_TYPE
loadS <= loadS.DB_MAX_OUTPUT_PORT_TYPE
loadM <= loadM.DB_MAX_OUTPUT_PORT_TYPE
loadPC <= loadPC.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Mux16:muxALU_I
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA
clock => Register8:bite1.clock
clock => Register8:bite2.clock
input[0] => Register8:bite1.input[0]
input[1] => Register8:bite1.input[1]
input[2] => Register8:bite1.input[2]
input[3] => Register8:bite1.input[3]
input[4] => Register8:bite1.input[4]
input[5] => Register8:bite1.input[5]
input[6] => Register8:bite1.input[6]
input[7] => Register8:bite1.input[7]
input[8] => Register8:bite2.input[0]
input[9] => Register8:bite2.input[1]
input[10] => Register8:bite2.input[2]
input[11] => Register8:bite2.input[3]
input[12] => Register8:bite2.input[4]
input[13] => Register8:bite2.input[5]
input[14] => Register8:bite2.input[6]
input[15] => Register8:bite2.input[7]
load => Register8:bite1.load
load => Register8:bite2.load
output[0] <= Register8:bite1.output[0]
output[1] <= Register8:bite1.output[1]
output[2] <= Register8:bite1.output[2]
output[3] <= Register8:bite1.output[3]
output[4] <= Register8:bite1.output[4]
output[5] <= Register8:bite1.output[5]
output[6] <= Register8:bite1.output[6]
output[7] <= Register8:bite1.output[7]
output[8] <= Register8:bite2.output[0]
output[9] <= Register8:bite2.output[1]
output[10] <= Register8:bite2.output[2]
output[11] <= Register8:bite2.output[3]
output[12] <= Register8:bite2.output[4]
output[13] <= Register8:bite2.output[5]
output[14] <= Register8:bite2.output[6]
output[15] <= Register8:bite2.output[7]


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite1|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerA|Register8:bite2|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS
clock => Register8:bite1.clock
clock => Register8:bite2.clock
input[0] => Register8:bite1.input[0]
input[1] => Register8:bite1.input[1]
input[2] => Register8:bite1.input[2]
input[3] => Register8:bite1.input[3]
input[4] => Register8:bite1.input[4]
input[5] => Register8:bite1.input[5]
input[6] => Register8:bite1.input[6]
input[7] => Register8:bite1.input[7]
input[8] => Register8:bite2.input[0]
input[9] => Register8:bite2.input[1]
input[10] => Register8:bite2.input[2]
input[11] => Register8:bite2.input[3]
input[12] => Register8:bite2.input[4]
input[13] => Register8:bite2.input[5]
input[14] => Register8:bite2.input[6]
input[15] => Register8:bite2.input[7]
load => Register8:bite1.load
load => Register8:bite2.load
output[0] <= Register8:bite1.output[0]
output[1] <= Register8:bite1.output[1]
output[2] <= Register8:bite1.output[2]
output[3] <= Register8:bite1.output[3]
output[4] <= Register8:bite1.output[4]
output[5] <= Register8:bite1.output[5]
output[6] <= Register8:bite1.output[6]
output[7] <= Register8:bite1.output[7]
output[8] <= Register8:bite2.output[0]
output[9] <= Register8:bite2.output[1]
output[10] <= Register8:bite2.output[2]
output[11] <= Register8:bite2.output[3]
output[12] <= Register8:bite2.output[4]
output[13] <= Register8:bite2.output[5]
output[14] <= Register8:bite2.output[6]
output[15] <= Register8:bite2.output[7]


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite1|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerS|Register8:bite2|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD
clock => Register8:bite1.clock
clock => Register8:bite2.clock
input[0] => Register8:bite1.input[0]
input[1] => Register8:bite1.input[1]
input[2] => Register8:bite1.input[2]
input[3] => Register8:bite1.input[3]
input[4] => Register8:bite1.input[4]
input[5] => Register8:bite1.input[5]
input[6] => Register8:bite1.input[6]
input[7] => Register8:bite1.input[7]
input[8] => Register8:bite2.input[0]
input[9] => Register8:bite2.input[1]
input[10] => Register8:bite2.input[2]
input[11] => Register8:bite2.input[3]
input[12] => Register8:bite2.input[4]
input[13] => Register8:bite2.input[5]
input[14] => Register8:bite2.input[6]
input[15] => Register8:bite2.input[7]
load => Register8:bite1.load
load => Register8:bite2.load
output[0] <= Register8:bite1.output[0]
output[1] <= Register8:bite1.output[1]
output[2] <= Register8:bite1.output[2]
output[3] <= Register8:bite1.output[3]
output[4] <= Register8:bite1.output[4]
output[5] <= Register8:bite1.output[5]
output[6] <= Register8:bite1.output[6]
output[7] <= Register8:bite1.output[7]
output[8] <= Register8:bite2.output[0]
output[9] <= Register8:bite2.output[1]
output[10] <= Register8:bite2.output[2]
output[11] <= Register8:bite2.output[3]
output[12] <= Register8:bite2.output[4]
output[13] <= Register8:bite2.output[5]
output[14] <= Register8:bite2.output[6]
output[15] <= Register8:bite2.output[7]


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite1|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Register16:registerD|Register8:bite2|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Mux16:muxS_D
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Mux16:muxA_M
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|Mux16:muxAM_D
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu
x[0] => zerador16:u1.a[0]
x[1] => zerador16:u1.a[1]
x[2] => zerador16:u1.a[2]
x[3] => zerador16:u1.a[3]
x[4] => zerador16:u1.a[4]
x[5] => zerador16:u1.a[5]
x[6] => zerador16:u1.a[6]
x[7] => zerador16:u1.a[7]
x[8] => zerador16:u1.a[8]
x[9] => zerador16:u1.a[9]
x[10] => zerador16:u1.a[10]
x[11] => zerador16:u1.a[11]
x[12] => zerador16:u1.a[12]
x[13] => zerador16:u1.a[13]
x[14] => zerador16:u1.a[14]
x[15] => zerador16:u1.a[15]
y[0] => zerador16:u3.a[0]
y[1] => zerador16:u3.a[1]
y[2] => zerador16:u3.a[2]
y[3] => zerador16:u3.a[3]
y[4] => zerador16:u3.a[4]
y[5] => zerador16:u3.a[5]
y[6] => zerador16:u3.a[6]
y[7] => zerador16:u3.a[7]
y[8] => zerador16:u3.a[8]
y[9] => zerador16:u3.a[9]
y[10] => zerador16:u3.a[10]
y[11] => zerador16:u3.a[11]
y[12] => zerador16:u3.a[12]
y[13] => zerador16:u3.a[13]
y[14] => zerador16:u3.a[14]
y[15] => zerador16:u3.a[15]
zx => zerador16:u1.z
nx => inversor16:u2.z
zy => zerador16:u3.z
ny => inversor16:u4.z
f => Mux16:u7.sel
no => inversor16:u8.z
sf[0] => ~NO_FANOUT~
sf[1] => ~NO_FANOUT~
zr <= comparador16:u9.zr
ng <= comparador16:u9.ng
saida[0] <= inversor16:u8.y[0]
saida[1] <= inversor16:u8.y[1]
saida[2] <= inversor16:u8.y[2]
saida[3] <= inversor16:u8.y[3]
saida[4] <= inversor16:u8.y[4]
saida[5] <= inversor16:u8.y[5]
saida[6] <= inversor16:u8.y[6]
saida[7] <= inversor16:u8.y[7]
saida[8] <= inversor16:u8.y[8]
saida[9] <= inversor16:u8.y[9]
saida[10] <= inversor16:u8.y[10]
saida[11] <= inversor16:u8.y[11]
saida[12] <= inversor16:u8.y[12]
saida[13] <= inversor16:u8.y[13]
saida[14] <= inversor16:u8.y[14]
saida[15] <= inversor16:u8.y[15]


|Computador|CPU:MAIN_CPU|ALU:ALUu|zerador16:u1
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
a[0] => y.DATAB
a[1] => y.DATAB
a[2] => y.DATAB
a[3] => y.DATAB
a[4] => y.DATAB
a[5] => y.DATAB
a[6] => y.DATAB
a[7] => y.DATAB
a[8] => y.DATAB
a[9] => y.DATAB
a[10] => y.DATAB
a[11] => y.DATAB
a[12] => y.DATAB
a[13] => y.DATAB
a[14] => y.DATAB
a[15] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|inversor16:u2
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
a[0] => y.DATAB
a[0] => y.DATAA
a[1] => y.DATAB
a[1] => y.DATAA
a[2] => y.DATAB
a[2] => y.DATAA
a[3] => y.DATAB
a[3] => y.DATAA
a[4] => y.DATAB
a[4] => y.DATAA
a[5] => y.DATAB
a[5] => y.DATAA
a[6] => y.DATAB
a[6] => y.DATAA
a[7] => y.DATAB
a[7] => y.DATAA
a[8] => y.DATAB
a[8] => y.DATAA
a[9] => y.DATAB
a[9] => y.DATAA
a[10] => y.DATAB
a[10] => y.DATAA
a[11] => y.DATAB
a[11] => y.DATAA
a[12] => y.DATAB
a[12] => y.DATAA
a[13] => y.DATAB
a[13] => y.DATAA
a[14] => y.DATAB
a[14] => y.DATAA
a[15] => y.DATAB
a[15] => y.DATAA
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|zerador16:u3
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
a[0] => y.DATAB
a[1] => y.DATAB
a[2] => y.DATAB
a[3] => y.DATAB
a[4] => y.DATAB
a[5] => y.DATAB
a[6] => y.DATAB
a[7] => y.DATAB
a[8] => y.DATAB
a[9] => y.DATAB
a[10] => y.DATAB
a[11] => y.DATAB
a[12] => y.DATAB
a[13] => y.DATAB
a[14] => y.DATAB
a[15] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|inversor16:u4
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
a[0] => y.DATAB
a[0] => y.DATAA
a[1] => y.DATAB
a[1] => y.DATAA
a[2] => y.DATAB
a[2] => y.DATAA
a[3] => y.DATAB
a[3] => y.DATAA
a[4] => y.DATAB
a[4] => y.DATAA
a[5] => y.DATAB
a[5] => y.DATAA
a[6] => y.DATAB
a[6] => y.DATAA
a[7] => y.DATAB
a[7] => y.DATAA
a[8] => y.DATAB
a[8] => y.DATAA
a[9] => y.DATAB
a[9] => y.DATAA
a[10] => y.DATAB
a[10] => y.DATAA
a[11] => y.DATAB
a[11] => y.DATAA
a[12] => y.DATAB
a[12] => y.DATAA
a[13] => y.DATAB
a[13] => y.DATAA
a[14] => y.DATAB
a[14] => y.DATAA
a[15] => y.DATAB
a[15] => y.DATAA
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5
a[0] => FullAdder:ADD0.a
a[1] => FullAdder:ADD1.a
a[2] => FullAdder:ADD2.a
a[3] => FullAdder:ADD3.a
a[4] => FullAdder:ADD4.a
a[5] => FullAdder:ADD5.a
a[6] => FullAdder:ADD6.a
a[7] => FullAdder:ADD7.a
a[8] => FullAdder:ADD8.a
a[9] => FullAdder:ADD9.a
a[10] => FullAdder:ADD10.a
a[11] => FullAdder:ADD11.a
a[12] => FullAdder:ADD12.a
a[13] => FullAdder:ADD13.a
a[14] => FullAdder:ADD14.a
a[15] => FullAdder:ADD15.a
b[0] => FullAdder:ADD0.b
b[1] => FullAdder:ADD1.b
b[2] => FullAdder:ADD2.b
b[3] => FullAdder:ADD3.b
b[4] => FullAdder:ADD4.b
b[5] => FullAdder:ADD5.b
b[6] => FullAdder:ADD6.b
b[7] => FullAdder:ADD7.b
b[8] => FullAdder:ADD8.b
b[9] => FullAdder:ADD9.b
b[10] => FullAdder:ADD10.b
b[11] => FullAdder:ADD11.b
b[12] => FullAdder:ADD12.b
b[13] => FullAdder:ADD13.b
b[14] => FullAdder:ADD14.b
b[15] => FullAdder:ADD15.b
q[0] <= FullAdder:ADD0.soma
q[1] <= FullAdder:ADD1.soma
q[2] <= FullAdder:ADD2.soma
q[3] <= FullAdder:ADD3.soma
q[4] <= FullAdder:ADD4.soma
q[5] <= FullAdder:ADD5.soma
q[6] <= FullAdder:ADD6.soma
q[7] <= FullAdder:ADD7.soma
q[8] <= FullAdder:ADD8.soma
q[9] <= FullAdder:ADD9.soma
q[10] <= FullAdder:ADD10.soma
q[11] <= FullAdder:ADD11.soma
q[12] <= FullAdder:ADD12.soma
q[13] <= FullAdder:ADD13.soma
q[14] <= FullAdder:ADD14.soma
q[15] <= FullAdder:ADD15.soma


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD0
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD1
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD2
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD3
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD4
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD5
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD6
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD7
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD8
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD9
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD10
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD11
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD12
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD13
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD14
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Add16:u5|FullAdder:ADD15
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|And16:u6
a[0] => q.IN0
a[1] => q.IN0
a[2] => q.IN0
a[3] => q.IN0
a[4] => q.IN0
a[5] => q.IN0
a[6] => q.IN0
a[7] => q.IN0
a[8] => q.IN0
a[9] => q.IN0
a[10] => q.IN0
a[11] => q.IN0
a[12] => q.IN0
a[13] => q.IN0
a[14] => q.IN0
a[15] => q.IN0
b[0] => q.IN1
b[1] => q.IN1
b[2] => q.IN1
b[3] => q.IN1
b[4] => q.IN1
b[5] => q.IN1
b[6] => q.IN1
b[7] => q.IN1
b[8] => q.IN1
b[9] => q.IN1
b[10] => q.IN1
b[11] => q.IN1
b[12] => q.IN1
b[13] => q.IN1
b[14] => q.IN1
b[15] => q.IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|Mux16:u7
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|inversor16:u8
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
z => y.OUTPUTSELECT
a[0] => y.DATAB
a[0] => y.DATAA
a[1] => y.DATAB
a[1] => y.DATAA
a[2] => y.DATAB
a[2] => y.DATAA
a[3] => y.DATAB
a[3] => y.DATAA
a[4] => y.DATAB
a[4] => y.DATAA
a[5] => y.DATAB
a[5] => y.DATAA
a[6] => y.DATAB
a[6] => y.DATAA
a[7] => y.DATAB
a[7] => y.DATAA
a[8] => y.DATAB
a[8] => y.DATAA
a[9] => y.DATAB
a[9] => y.DATAA
a[10] => y.DATAB
a[10] => y.DATAA
a[11] => y.DATAB
a[11] => y.DATAA
a[12] => y.DATAB
a[12] => y.DATAA
a[13] => y.DATAB
a[13] => y.DATAA
a[14] => y.DATAB
a[14] => y.DATAA
a[15] => y.DATAB
a[15] => y.DATAA
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|ALU:ALUu|comparador16:u9
a[0] => Equal0.IN15
a[1] => Equal0.IN14
a[2] => Equal0.IN13
a[3] => Equal0.IN12
a[4] => Equal0.IN11
a[5] => Equal0.IN10
a[6] => Equal0.IN9
a[7] => Equal0.IN8
a[8] => Equal0.IN7
a[9] => Equal0.IN6
a[10] => Equal0.IN5
a[11] => Equal0.IN4
a[12] => Equal0.IN3
a[13] => Equal0.IN2
a[14] => Equal0.IN1
a[15] => ng.DATAIN
a[15] => Equal0.IN0
zr <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ng <= a[15].DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc
clock => Register16:Reg.clock
increment => Mux16:Mux1.sel
load => Mux16:Mux2.sel
reset => Mux16:Mux3.sel
input[0] => Mux16:Mux2.b[0]
input[1] => Mux16:Mux2.b[1]
input[2] => Mux16:Mux2.b[2]
input[3] => Mux16:Mux2.b[3]
input[4] => Mux16:Mux2.b[4]
input[5] => Mux16:Mux2.b[5]
input[6] => Mux16:Mux2.b[6]
input[7] => Mux16:Mux2.b[7]
input[8] => Mux16:Mux2.b[8]
input[9] => Mux16:Mux2.b[9]
input[10] => Mux16:Mux2.b[10]
input[11] => Mux16:Mux2.b[11]
input[12] => Mux16:Mux2.b[12]
input[13] => Mux16:Mux2.b[13]
input[14] => Mux16:Mux2.b[14]
input[15] => Mux16:Mux2.b[15]
output[0] <= Register16:Reg.output[0]
output[1] <= Register16:Reg.output[1]
output[2] <= Register16:Reg.output[2]
output[3] <= Register16:Reg.output[3]
output[4] <= Register16:Reg.output[4]
output[5] <= Register16:Reg.output[5]
output[6] <= Register16:Reg.output[6]
output[7] <= Register16:Reg.output[7]
output[8] <= Register16:Reg.output[8]
output[9] <= Register16:Reg.output[9]
output[10] <= Register16:Reg.output[10]
output[11] <= Register16:Reg.output[11]
output[12] <= Register16:Reg.output[12]
output[13] <= Register16:Reg.output[13]
output[14] <= Register16:Reg.output[14]
output[15] <= Register16:Reg.output[15]


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc
a[0] => Add16:u1.a[0]
a[1] => Add16:u1.a[1]
a[2] => Add16:u1.a[2]
a[3] => Add16:u1.a[3]
a[4] => Add16:u1.a[4]
a[5] => Add16:u1.a[5]
a[6] => Add16:u1.a[6]
a[7] => Add16:u1.a[7]
a[8] => Add16:u1.a[8]
a[9] => Add16:u1.a[9]
a[10] => Add16:u1.a[10]
a[11] => Add16:u1.a[11]
a[12] => Add16:u1.a[12]
a[13] => Add16:u1.a[13]
a[14] => Add16:u1.a[14]
a[15] => Add16:u1.a[15]
q[0] <= Add16:u1.q[0]
q[1] <= Add16:u1.q[1]
q[2] <= Add16:u1.q[2]
q[3] <= Add16:u1.q[3]
q[4] <= Add16:u1.q[4]
q[5] <= Add16:u1.q[5]
q[6] <= Add16:u1.q[6]
q[7] <= Add16:u1.q[7]
q[8] <= Add16:u1.q[8]
q[9] <= Add16:u1.q[9]
q[10] <= Add16:u1.q[10]
q[11] <= Add16:u1.q[11]
q[12] <= Add16:u1.q[12]
q[13] <= Add16:u1.q[13]
q[14] <= Add16:u1.q[14]
q[15] <= Add16:u1.q[15]


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1
a[0] => FullAdder:ADD0.a
a[1] => FullAdder:ADD1.a
a[2] => FullAdder:ADD2.a
a[3] => FullAdder:ADD3.a
a[4] => FullAdder:ADD4.a
a[5] => FullAdder:ADD5.a
a[6] => FullAdder:ADD6.a
a[7] => FullAdder:ADD7.a
a[8] => FullAdder:ADD8.a
a[9] => FullAdder:ADD9.a
a[10] => FullAdder:ADD10.a
a[11] => FullAdder:ADD11.a
a[12] => FullAdder:ADD12.a
a[13] => FullAdder:ADD13.a
a[14] => FullAdder:ADD14.a
a[15] => FullAdder:ADD15.a
b[0] => FullAdder:ADD0.b
b[1] => FullAdder:ADD1.b
b[2] => FullAdder:ADD2.b
b[3] => FullAdder:ADD3.b
b[4] => FullAdder:ADD4.b
b[5] => FullAdder:ADD5.b
b[6] => FullAdder:ADD6.b
b[7] => FullAdder:ADD7.b
b[8] => FullAdder:ADD8.b
b[9] => FullAdder:ADD9.b
b[10] => FullAdder:ADD10.b
b[11] => FullAdder:ADD11.b
b[12] => FullAdder:ADD12.b
b[13] => FullAdder:ADD13.b
b[14] => FullAdder:ADD14.b
b[15] => FullAdder:ADD15.b
q[0] <= FullAdder:ADD0.soma
q[1] <= FullAdder:ADD1.soma
q[2] <= FullAdder:ADD2.soma
q[3] <= FullAdder:ADD3.soma
q[4] <= FullAdder:ADD4.soma
q[5] <= FullAdder:ADD5.soma
q[6] <= FullAdder:ADD6.soma
q[7] <= FullAdder:ADD7.soma
q[8] <= FullAdder:ADD8.soma
q[9] <= FullAdder:ADD9.soma
q[10] <= FullAdder:ADD10.soma
q[11] <= FullAdder:ADD11.soma
q[12] <= FullAdder:ADD12.soma
q[13] <= FullAdder:ADD13.soma
q[14] <= FullAdder:ADD14.soma
q[15] <= FullAdder:ADD15.soma


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD0
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD1
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD2
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD3
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD4
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD5
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD6
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD7
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD8
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD9
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD10
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD11
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD12
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD13
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD14
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Inc16:Inc|Add16:u1|FullAdder:ADD15
a => soma.IN0
a => vaium.IN0
b => soma.IN1
b => vaium.IN1
c => soma.IN1
c => vaium.IN1
soma <= soma.DB_MAX_OUTPUT_PORT_TYPE
vaium <= vaium.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Mux16:Mux1
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Mux16:Mux2
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Mux16:Mux3
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAA
b[1] => q.DATAA
b[2] => q.DATAA
b[3] => q.DATAA
b[4] => q.DATAA
b[5] => q.DATAA
b[6] => q.DATAA
b[7] => q.DATAA
b[8] => q.DATAA
b[9] => q.DATAA
b[10] => q.DATAA
b[11] => q.DATAA
b[12] => q.DATAA
b[13] => q.DATAA
b[14] => q.DATAA
b[15] => q.DATAA
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
sel => q.OUTPUTSELECT
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg
clock => Register8:bite1.clock
clock => Register8:bite2.clock
input[0] => Register8:bite1.input[0]
input[1] => Register8:bite1.input[1]
input[2] => Register8:bite1.input[2]
input[3] => Register8:bite1.input[3]
input[4] => Register8:bite1.input[4]
input[5] => Register8:bite1.input[5]
input[6] => Register8:bite1.input[6]
input[7] => Register8:bite1.input[7]
input[8] => Register8:bite2.input[0]
input[9] => Register8:bite2.input[1]
input[10] => Register8:bite2.input[2]
input[11] => Register8:bite2.input[3]
input[12] => Register8:bite2.input[4]
input[13] => Register8:bite2.input[5]
input[14] => Register8:bite2.input[6]
input[15] => Register8:bite2.input[7]
load => Register8:bite1.load
load => Register8:bite2.load
output[0] <= Register8:bite1.output[0]
output[1] <= Register8:bite1.output[1]
output[2] <= Register8:bite1.output[2]
output[3] <= Register8:bite1.output[3]
output[4] <= Register8:bite1.output[4]
output[5] <= Register8:bite1.output[5]
output[6] <= Register8:bite1.output[6]
output[7] <= Register8:bite1.output[7]
output[8] <= Register8:bite2.output[0]
output[9] <= Register8:bite2.output[1]
output[10] <= Register8:bite2.output[2]
output[11] <= Register8:bite2.output[3]
output[12] <= Register8:bite2.output[4]
output[13] <= Register8:bite2.output[5]
output[14] <= Register8:bite2.output[6]
output[15] <= Register8:bite2.output[7]


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite1|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|CPU:MAIN_CPU|PC:PCc|Register16:Reg|Register8:bite2|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|ROM32K:ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]


|Computador|ROM32K:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3i34:auto_generated.address_a[0]
address_a[1] => altsyncram_3i34:auto_generated.address_a[1]
address_a[2] => altsyncram_3i34:auto_generated.address_a[2]
address_a[3] => altsyncram_3i34:auto_generated.address_a[3]
address_a[4] => altsyncram_3i34:auto_generated.address_a[4]
address_a[5] => altsyncram_3i34:auto_generated.address_a[5]
address_a[6] => altsyncram_3i34:auto_generated.address_a[6]
address_a[7] => altsyncram_3i34:auto_generated.address_a[7]
address_a[8] => altsyncram_3i34:auto_generated.address_a[8]
address_a[9] => altsyncram_3i34:auto_generated.address_a[9]
address_a[10] => altsyncram_3i34:auto_generated.address_a[10]
address_a[11] => altsyncram_3i34:auto_generated.address_a[11]
address_a[12] => altsyncram_3i34:auto_generated.address_a[12]
address_a[13] => altsyncram_3i34:auto_generated.address_a[13]
address_a[14] => altsyncram_3i34:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3i34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3i34:auto_generated.q_a[0]
q_a[1] <= altsyncram_3i34:auto_generated.q_a[1]
q_a[2] <= altsyncram_3i34:auto_generated.q_a[2]
q_a[3] <= altsyncram_3i34:auto_generated.q_a[3]
q_a[4] <= altsyncram_3i34:auto_generated.q_a[4]
q_a[5] <= altsyncram_3i34:auto_generated.q_a[5]
q_a[6] <= altsyncram_3i34:auto_generated.q_a[6]
q_a[7] <= altsyncram_3i34:auto_generated.q_a[7]
q_a[8] <= altsyncram_3i34:auto_generated.q_a[8]
q_a[9] <= altsyncram_3i34:auto_generated.q_a[9]
q_a[10] <= altsyncram_3i34:auto_generated.q_a[10]
q_a[11] <= altsyncram_3i34:auto_generated.q_a[11]
q_a[12] <= altsyncram_3i34:auto_generated.q_a[12]
q_a[13] <= altsyncram_3i34:auto_generated.q_a[13]
q_a[14] <= altsyncram_3i34:auto_generated.q_a[14]
q_a[15] <= altsyncram_3i34:auto_generated.q_a[15]
q_a[16] <= altsyncram_3i34:auto_generated.q_a[16]
q_a[17] <= altsyncram_3i34:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated
address_a[0] => altsyncram_3943:altsyncram1.address_a[0]
address_a[1] => altsyncram_3943:altsyncram1.address_a[1]
address_a[2] => altsyncram_3943:altsyncram1.address_a[2]
address_a[3] => altsyncram_3943:altsyncram1.address_a[3]
address_a[4] => altsyncram_3943:altsyncram1.address_a[4]
address_a[5] => altsyncram_3943:altsyncram1.address_a[5]
address_a[6] => altsyncram_3943:altsyncram1.address_a[6]
address_a[7] => altsyncram_3943:altsyncram1.address_a[7]
address_a[8] => altsyncram_3943:altsyncram1.address_a[8]
address_a[9] => altsyncram_3943:altsyncram1.address_a[9]
address_a[10] => altsyncram_3943:altsyncram1.address_a[10]
address_a[11] => altsyncram_3943:altsyncram1.address_a[11]
address_a[12] => altsyncram_3943:altsyncram1.address_a[12]
address_a[13] => altsyncram_3943:altsyncram1.address_a[13]
address_a[14] => altsyncram_3943:altsyncram1.address_a[14]
clock0 => altsyncram_3943:altsyncram1.clock0
q_a[0] <= altsyncram_3943:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3943:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3943:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3943:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3943:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3943:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3943:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3943:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3943:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3943:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3943:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3943:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3943:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3943:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3943:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3943:altsyncram1.q_a[15]
q_a[16] <= altsyncram_3943:altsyncram1.q_a[16]
q_a[17] <= altsyncram_3943:altsyncram1.q_a[17]


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode4.data[0]
address_a[13] => decode_01a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode4.data[1]
address_a[14] => decode_01a:rden_decode_a.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_7la:decode5.data[0]
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_7la:decode5.data[1]
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a18.PORTBDATAIN
data_b[0] => ram_block3a36.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a19.PORTBDATAIN
data_b[1] => ram_block3a37.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a20.PORTBDATAIN
data_b[2] => ram_block3a38.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a21.PORTBDATAIN
data_b[3] => ram_block3a39.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a22.PORTBDATAIN
data_b[4] => ram_block3a40.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a23.PORTBDATAIN
data_b[5] => ram_block3a41.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a24.PORTBDATAIN
data_b[6] => ram_block3a42.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a25.PORTBDATAIN
data_b[7] => ram_block3a43.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a26.PORTBDATAIN
data_b[8] => ram_block3a44.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a27.PORTBDATAIN
data_b[9] => ram_block3a45.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a28.PORTBDATAIN
data_b[10] => ram_block3a46.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a29.PORTBDATAIN
data_b[11] => ram_block3a47.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a30.PORTBDATAIN
data_b[12] => ram_block3a48.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a31.PORTBDATAIN
data_b[13] => ram_block3a49.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a32.PORTBDATAIN
data_b[14] => ram_block3a50.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a33.PORTBDATAIN
data_b[15] => ram_block3a51.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[16] => ram_block3a34.PORTBDATAIN
data_b[16] => ram_block3a52.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[17] => ram_block3a35.PORTBDATAIN
data_b[17] => ram_block3a53.PORTBDATAIN
q_a[0] <= mux_8hb:mux6.result[0]
q_a[1] <= mux_8hb:mux6.result[1]
q_a[2] <= mux_8hb:mux6.result[2]
q_a[3] <= mux_8hb:mux6.result[3]
q_a[4] <= mux_8hb:mux6.result[4]
q_a[5] <= mux_8hb:mux6.result[5]
q_a[6] <= mux_8hb:mux6.result[6]
q_a[7] <= mux_8hb:mux6.result[7]
q_a[8] <= mux_8hb:mux6.result[8]
q_a[9] <= mux_8hb:mux6.result[9]
q_a[10] <= mux_8hb:mux6.result[10]
q_a[11] <= mux_8hb:mux6.result[11]
q_a[12] <= mux_8hb:mux6.result[12]
q_a[13] <= mux_8hb:mux6.result[13]
q_a[14] <= mux_8hb:mux6.result[14]
q_a[15] <= mux_8hb:mux6.result[15]
q_a[16] <= mux_8hb:mux6.result[16]
q_a[17] <= mux_8hb:mux6.result[17]
q_b[0] <= mux_8hb:mux7.result[0]
q_b[1] <= mux_8hb:mux7.result[1]
q_b[2] <= mux_8hb:mux7.result[2]
q_b[3] <= mux_8hb:mux7.result[3]
q_b[4] <= mux_8hb:mux7.result[4]
q_b[5] <= mux_8hb:mux7.result[5]
q_b[6] <= mux_8hb:mux7.result[6]
q_b[7] <= mux_8hb:mux7.result[7]
q_b[8] <= mux_8hb:mux7.result[8]
q_b[9] <= mux_8hb:mux7.result[9]
q_b[10] <= mux_8hb:mux7.result[10]
q_b[11] <= mux_8hb:mux7.result[11]
q_b[12] <= mux_8hb:mux7.result[12]
q_b[13] <= mux_8hb:mux7.result[13]
q_b[14] <= mux_8hb:mux7.result[14]
q_b[15] <= mux_8hb:mux7.result[15]
q_b[16] <= mux_8hb:mux7.result[16]
q_b[17] <= mux_8hb:mux7.result[17]
wren_b => decode_7la:decode5.enable


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_7la:decode4
data[0] => w_anode647w[1].IN0
data[0] => w_anode660w[1].IN1
data[0] => w_anode668w[1].IN0
data[0] => w_anode676w[1].IN1
data[1] => w_anode647w[2].IN0
data[1] => w_anode660w[2].IN0
data[1] => w_anode668w[2].IN1
data[1] => w_anode676w[2].IN1
enable => w_anode647w[1].IN0
enable => w_anode660w[1].IN0
enable => w_anode668w[1].IN0
enable => w_anode676w[1].IN0
eq[0] <= w_anode647w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode660w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode668w[2].DB_MAX_OUTPUT_PORT_TYPE


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_7la:decode5
data[0] => w_anode647w[1].IN0
data[0] => w_anode660w[1].IN1
data[0] => w_anode668w[1].IN0
data[0] => w_anode676w[1].IN1
data[1] => w_anode647w[2].IN0
data[1] => w_anode660w[2].IN0
data[1] => w_anode668w[2].IN1
data[1] => w_anode676w[2].IN1
enable => w_anode647w[1].IN0
enable => w_anode660w[1].IN0
enable => w_anode668w[1].IN0
enable => w_anode676w[1].IN0
eq[0] <= w_anode647w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode660w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode668w[2].DB_MAX_OUTPUT_PORT_TYPE


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_01a:rden_decode_a
data[0] => w_anode685w[1].IN0
data[0] => w_anode699w[1].IN1
data[0] => w_anode708w[1].IN0
data[0] => w_anode717w[1].IN1
data[1] => w_anode685w[2].IN0
data[1] => w_anode699w[2].IN0
data[1] => w_anode708w[2].IN1
data[1] => w_anode717w[2].IN1
eq[0] <= w_anode685w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode699w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode708w[2].DB_MAX_OUTPUT_PORT_TYPE


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_01a:rden_decode_b
data[0] => w_anode685w[1].IN0
data[0] => w_anode699w[1].IN1
data[0] => w_anode708w[1].IN0
data[0] => w_anode717w[1].IN1
data[1] => w_anode685w[2].IN0
data[1] => w_anode699w[2].IN0
data[1] => w_anode708w[2].IN1
data[1] => w_anode717w[2].IN1
eq[0] <= w_anode685w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode699w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode708w[2].DB_MAX_OUTPUT_PORT_TYPE


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|mux_8hb:mux6
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data1_wire[0].IN0
data[19] => data1_wire[1].IN0
data[20] => data1_wire[2].IN0
data[21] => data1_wire[3].IN0
data[22] => data1_wire[4].IN0
data[23] => data1_wire[5].IN0
data[24] => data1_wire[6].IN0
data[25] => data1_wire[7].IN0
data[26] => data1_wire[8].IN0
data[27] => data1_wire[9].IN0
data[28] => data1_wire[10].IN0
data[29] => data1_wire[11].IN0
data[30] => data1_wire[12].IN0
data[31] => data1_wire[13].IN0
data[32] => data1_wire[14].IN0
data[33] => data1_wire[15].IN0
data[34] => data1_wire[16].IN0
data[35] => data1_wire[17].IN0
data[36] => data2_wire[0].IN0
data[37] => data2_wire[1].IN0
data[38] => data2_wire[2].IN0
data[39] => data2_wire[3].IN0
data[40] => data2_wire[4].IN0
data[41] => data2_wire[5].IN0
data[42] => data2_wire[6].IN0
data[43] => data2_wire[7].IN0
data[44] => data2_wire[8].IN0
data[45] => data2_wire[9].IN0
data[46] => data2_wire[10].IN0
data[47] => data2_wire[11].IN0
data[48] => data2_wire[12].IN0
data[49] => data2_wire[13].IN0
data[50] => data2_wire[14].IN0
data[51] => data2_wire[15].IN0
data[52] => data2_wire[16].IN0
data[53] => data2_wire[17].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[17].IN0
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|mux_8hb:mux7
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data1_wire[0].IN0
data[19] => data1_wire[1].IN0
data[20] => data1_wire[2].IN0
data[21] => data1_wire[3].IN0
data[22] => data1_wire[4].IN0
data[23] => data1_wire[5].IN0
data[24] => data1_wire[6].IN0
data[25] => data1_wire[7].IN0
data[26] => data1_wire[8].IN0
data[27] => data1_wire[9].IN0
data[28] => data1_wire[10].IN0
data[29] => data1_wire[11].IN0
data[30] => data1_wire[12].IN0
data[31] => data1_wire[13].IN0
data[32] => data1_wire[14].IN0
data[33] => data1_wire[15].IN0
data[34] => data1_wire[16].IN0
data[35] => data1_wire[17].IN0
data[36] => data2_wire[0].IN0
data[37] => data2_wire[1].IN0
data[38] => data2_wire[2].IN0
data[39] => data2_wire[3].IN0
data[40] => data2_wire[4].IN0
data[41] => data2_wire[5].IN0
data[42] => data2_wire[6].IN0
data[43] => data2_wire[7].IN0
data[44] => data2_wire[8].IN0
data[45] => data2_wire[9].IN0
data[46] => data2_wire[10].IN0
data[47] => data2_wire[11].IN0
data[48] => data2_wire[12].IN0
data[49] => data2_wire[13].IN0
data[50] => data2_wire[14].IN0
data[51] => data2_wire[15].IN0
data[52] => data2_wire[16].IN0
data[53] => data2_wire[17].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[17].IN0
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED
CLK_SLOW => Screen:DISPLAY.CLK_SLOW
CLK_SLOW => Register16:Reg16.clock
CLK_FAST => Screen:DISPLAY.CLK_FAST
CLK_FAST => RAM16K:RAM.clock
RST => Screen:DISPLAY.RST
ADDRESS[0] => Screen:DISPLAY.ADDRESS[0]
ADDRESS[0] => RAM16K:RAM.address[0]
ADDRESS[0] => Equal0.IN14
ADDRESS[0] => Equal1.IN5
ADDRESS[1] => Screen:DISPLAY.ADDRESS[1]
ADDRESS[1] => RAM16K:RAM.address[1]
ADDRESS[1] => Equal0.IN13
ADDRESS[1] => Equal1.IN14
ADDRESS[2] => Screen:DISPLAY.ADDRESS[2]
ADDRESS[2] => RAM16K:RAM.address[2]
ADDRESS[2] => Equal0.IN12
ADDRESS[2] => Equal1.IN13
ADDRESS[3] => Screen:DISPLAY.ADDRESS[3]
ADDRESS[3] => RAM16K:RAM.address[3]
ADDRESS[3] => Equal0.IN11
ADDRESS[3] => Equal1.IN12
ADDRESS[4] => Screen:DISPLAY.ADDRESS[4]
ADDRESS[4] => RAM16K:RAM.address[4]
ADDRESS[4] => Equal0.IN10
ADDRESS[4] => Equal1.IN11
ADDRESS[5] => Screen:DISPLAY.ADDRESS[5]
ADDRESS[5] => RAM16K:RAM.address[5]
ADDRESS[5] => Equal0.IN9
ADDRESS[5] => Equal1.IN10
ADDRESS[6] => Screen:DISPLAY.ADDRESS[6]
ADDRESS[6] => RAM16K:RAM.address[6]
ADDRESS[6] => Equal0.IN4
ADDRESS[6] => Equal1.IN4
ADDRESS[7] => Screen:DISPLAY.ADDRESS[7]
ADDRESS[7] => RAM16K:RAM.address[7]
ADDRESS[7] => Equal0.IN3
ADDRESS[7] => Equal1.IN3
ADDRESS[8] => Screen:DISPLAY.ADDRESS[8]
ADDRESS[8] => RAM16K:RAM.address[8]
ADDRESS[8] => Equal0.IN8
ADDRESS[8] => Equal1.IN9
ADDRESS[9] => Screen:DISPLAY.ADDRESS[9]
ADDRESS[9] => RAM16K:RAM.address[9]
ADDRESS[9] => Equal0.IN2
ADDRESS[9] => Equal1.IN2
ADDRESS[10] => Screen:DISPLAY.ADDRESS[10]
ADDRESS[10] => RAM16K:RAM.address[10]
ADDRESS[10] => Equal0.IN7
ADDRESS[10] => Equal1.IN8
ADDRESS[11] => Screen:DISPLAY.ADDRESS[11]
ADDRESS[11] => RAM16K:RAM.address[11]
ADDRESS[11] => Equal0.IN6
ADDRESS[11] => Equal1.IN7
ADDRESS[12] => Screen:DISPLAY.ADDRESS[12]
ADDRESS[12] => RAM16K:RAM.address[12]
ADDRESS[12] => Equal0.IN1
ADDRESS[12] => Equal1.IN1
ADDRESS[13] => Screen:DISPLAY.ADDRESS[13]
ADDRESS[13] => RAM16K:RAM.address[13]
ADDRESS[13] => Equal0.IN5
ADDRESS[13] => Equal1.IN6
ADDRESS[14] => Equal0.IN0
ADDRESS[14] => selDMux[1].OUTPUTSELECT
ADDRESS[14] => selDMux[0].OUTPUTSELECT
ADDRESS[14] => Equal1.IN0
INPUT[0] => Screen:DISPLAY.INPUT[0]
INPUT[0] => Register16:Reg16.input[0]
INPUT[0] => RAM16K:RAM.data[0]
INPUT[1] => Screen:DISPLAY.INPUT[1]
INPUT[1] => Register16:Reg16.input[1]
INPUT[1] => RAM16K:RAM.data[1]
INPUT[2] => Screen:DISPLAY.INPUT[2]
INPUT[2] => Register16:Reg16.input[2]
INPUT[2] => RAM16K:RAM.data[2]
INPUT[3] => Screen:DISPLAY.INPUT[3]
INPUT[3] => Register16:Reg16.input[3]
INPUT[3] => RAM16K:RAM.data[3]
INPUT[4] => Screen:DISPLAY.INPUT[4]
INPUT[4] => Register16:Reg16.input[4]
INPUT[4] => RAM16K:RAM.data[4]
INPUT[5] => Screen:DISPLAY.INPUT[5]
INPUT[5] => Register16:Reg16.input[5]
INPUT[5] => RAM16K:RAM.data[5]
INPUT[6] => Screen:DISPLAY.INPUT[6]
INPUT[6] => Register16:Reg16.input[6]
INPUT[6] => RAM16K:RAM.data[6]
INPUT[7] => Screen:DISPLAY.INPUT[7]
INPUT[7] => Register16:Reg16.input[7]
INPUT[7] => RAM16K:RAM.data[7]
INPUT[8] => Screen:DISPLAY.INPUT[8]
INPUT[8] => Register16:Reg16.input[8]
INPUT[8] => RAM16K:RAM.data[8]
INPUT[9] => Screen:DISPLAY.INPUT[9]
INPUT[9] => Register16:Reg16.input[9]
INPUT[9] => RAM16K:RAM.data[9]
INPUT[10] => Screen:DISPLAY.INPUT[10]
INPUT[10] => RAM16K:RAM.data[10]
INPUT[11] => Screen:DISPLAY.INPUT[11]
INPUT[11] => RAM16K:RAM.data[11]
INPUT[12] => Screen:DISPLAY.INPUT[12]
INPUT[12] => RAM16K:RAM.data[12]
INPUT[13] => Screen:DISPLAY.INPUT[13]
INPUT[13] => RAM16K:RAM.data[13]
INPUT[14] => Screen:DISPLAY.INPUT[14]
INPUT[14] => RAM16K:RAM.data[14]
INPUT[15] => Screen:DISPLAY.INPUT[15]
INPUT[15] => RAM16K:RAM.data[15]
LOAD => DMux4Way:demux4.a
OUTPUT[0] <= Mux4Way16:Mx4_16.q[0]
OUTPUT[1] <= Mux4Way16:Mx4_16.q[1]
OUTPUT[2] <= Mux4Way16:Mx4_16.q[2]
OUTPUT[3] <= Mux4Way16:Mx4_16.q[3]
OUTPUT[4] <= Mux4Way16:Mx4_16.q[4]
OUTPUT[5] <= Mux4Way16:Mx4_16.q[5]
OUTPUT[6] <= Mux4Way16:Mx4_16.q[6]
OUTPUT[7] <= Mux4Way16:Mx4_16.q[7]
OUTPUT[8] <= Mux4Way16:Mx4_16.q[8]
OUTPUT[9] <= Mux4Way16:Mx4_16.q[9]
OUTPUT[10] <= Mux4Way16:Mx4_16.q[10]
OUTPUT[11] <= Mux4Way16:Mx4_16.q[11]
OUTPUT[12] <= Mux4Way16:Mx4_16.q[12]
OUTPUT[13] <= Mux4Way16:Mx4_16.q[13]
OUTPUT[14] <= Mux4Way16:Mx4_16.q[14]
OUTPUT[15] <= Mux4Way16:Mx4_16.q[15]
LCD_CS_N <= Screen:DISPLAY.LCD_CS_N
LCD_D[0] <> Screen:DISPLAY.LCD_D[0]
LCD_D[1] <> Screen:DISPLAY.LCD_D[1]
LCD_D[2] <> Screen:DISPLAY.LCD_D[2]
LCD_D[3] <> Screen:DISPLAY.LCD_D[3]
LCD_D[4] <> Screen:DISPLAY.LCD_D[4]
LCD_D[5] <> Screen:DISPLAY.LCD_D[5]
LCD_D[6] <> Screen:DISPLAY.LCD_D[6]
LCD_D[7] <> Screen:DISPLAY.LCD_D[7]
LCD_D[8] <> Screen:DISPLAY.LCD_D[8]
LCD_D[9] <> Screen:DISPLAY.LCD_D[9]
LCD_D[10] <> Screen:DISPLAY.LCD_D[10]
LCD_D[11] <> Screen:DISPLAY.LCD_D[11]
LCD_D[12] <> Screen:DISPLAY.LCD_D[12]
LCD_D[13] <> Screen:DISPLAY.LCD_D[13]
LCD_D[14] <> Screen:DISPLAY.LCD_D[14]
LCD_D[15] <> Screen:DISPLAY.LCD_D[15]
LCD_RD_N <= Screen:DISPLAY.LCD_RD_N
LCD_RESET_N <= Screen:DISPLAY.LCD_RESET_N
LCD_RS <= Screen:DISPLAY.LCD_RS
LCD_WR_N <= Screen:DISPLAY.LCD_WR_N
LCD_ON <= <VCC>
LCD_INIT_OK <= Screen:DISPLAY.LCD_INIT_OK
SW[0] => Mux4Way16:Mx4_16.a[0]
SW[1] => Mux4Way16:Mx4_16.a[1]
SW[2] => Mux4Way16:Mx4_16.a[2]
SW[3] => Mux4Way16:Mx4_16.a[3]
SW[4] => Mux4Way16:Mx4_16.a[4]
SW[5] => Mux4Way16:Mx4_16.a[5]
SW[6] => Mux4Way16:Mx4_16.a[6]
SW[7] => Mux4Way16:Mx4_16.a[7]
SW[8] => Mux4Way16:Mx4_16.a[8]
SW[9] => Mux4Way16:Mx4_16.a[9]
LED[0] <= Register16:Reg16.output[0]
LED[1] <= Register16:Reg16.output[1]
LED[2] <= Register16:Reg16.output[2]
LED[3] <= Register16:Reg16.output[3]
LED[4] <= Register16:Reg16.output[4]
LED[5] <= Register16:Reg16.output[5]
LED[6] <= Register16:Reg16.output[6]
LED[7] <= Register16:Reg16.output[7]
LED[8] <= Register16:Reg16.output[8]
LED[9] <= Register16:Reg16.output[9]


|Computador|MemoryIO:MEMORY_MAPED|DMux4Way:demux4
a => q0.DATAB
a => q1.DATAB
a => q2.DATAB
a => q3.DATAB
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[0] => Equal2.IN0
sel[0] => Equal3.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
sel[1] => Equal2.IN1
sel[1] => Equal3.IN0
q0 <= q0.DB_MAX_OUTPUT_PORT_TYPE
q1 <= q1.DB_MAX_OUTPUT_PORT_TYPE
q2 <= q2.DB_MAX_OUTPUT_PORT_TYPE
q3 <= q3.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY
INPUT[0] => FIFO16x4096:FIFO16x4096_inst.data[16]
INPUT[1] => FIFO16x4096:FIFO16x4096_inst.data[17]
INPUT[2] => FIFO16x4096:FIFO16x4096_inst.data[18]
INPUT[3] => FIFO16x4096:FIFO16x4096_inst.data[19]
INPUT[4] => FIFO16x4096:FIFO16x4096_inst.data[20]
INPUT[5] => FIFO16x4096:FIFO16x4096_inst.data[21]
INPUT[6] => FIFO16x4096:FIFO16x4096_inst.data[22]
INPUT[7] => FIFO16x4096:FIFO16x4096_inst.data[23]
INPUT[8] => FIFO16x4096:FIFO16x4096_inst.data[24]
INPUT[9] => FIFO16x4096:FIFO16x4096_inst.data[25]
INPUT[10] => FIFO16x4096:FIFO16x4096_inst.data[26]
INPUT[11] => FIFO16x4096:FIFO16x4096_inst.data[27]
INPUT[12] => FIFO16x4096:FIFO16x4096_inst.data[28]
INPUT[13] => FIFO16x4096:FIFO16x4096_inst.data[29]
INPUT[14] => FIFO16x4096:FIFO16x4096_inst.data[30]
INPUT[15] => FIFO16x4096:FIFO16x4096_inst.data[31]
LOAD => FIFO16x4096:FIFO16x4096_inst.wrreq
ADDRESS[0] => FIFO16x4096:FIFO16x4096_inst.data[2]
ADDRESS[1] => FIFO16x4096:FIFO16x4096_inst.data[3]
ADDRESS[2] => FIFO16x4096:FIFO16x4096_inst.data[4]
ADDRESS[3] => FIFO16x4096:FIFO16x4096_inst.data[5]
ADDRESS[4] => FIFO16x4096:FIFO16x4096_inst.data[6]
ADDRESS[5] => FIFO16x4096:FIFO16x4096_inst.data[7]
ADDRESS[6] => FIFO16x4096:FIFO16x4096_inst.data[8]
ADDRESS[7] => FIFO16x4096:FIFO16x4096_inst.data[9]
ADDRESS[8] => FIFO16x4096:FIFO16x4096_inst.data[10]
ADDRESS[9] => FIFO16x4096:FIFO16x4096_inst.data[11]
ADDRESS[10] => FIFO16x4096:FIFO16x4096_inst.data[12]
ADDRESS[11] => FIFO16x4096:FIFO16x4096_inst.data[13]
ADDRESS[12] => FIFO16x4096:FIFO16x4096_inst.data[14]
ADDRESS[13] => FIFO16x4096:FIFO16x4096_inst.data[15]
LCD_INIT_OK <= ILI9341:LCD.LCD_INIT_OK
CLK_SLOW => FIFO16x4096:FIFO16x4096_inst.wrclk
CLK_FAST => ILI9341:LCD.CLK
CLK_FAST => PX_X[0].CLK
CLK_FAST => PX_X[1].CLK
CLK_FAST => PX_X[2].CLK
CLK_FAST => PX_X[3].CLK
CLK_FAST => PX_X[4].CLK
CLK_FAST => PX_X[5].CLK
CLK_FAST => PX_X[6].CLK
CLK_FAST => PX_X[7].CLK
CLK_FAST => PX_X[8].CLK
CLK_FAST => PX_X[9].CLK
CLK_FAST => PX_X[10].CLK
CLK_FAST => PX_X[11].CLK
CLK_FAST => PX_X[12].CLK
CLK_FAST => PX_X[13].CLK
CLK_FAST => PX_X[14].CLK
CLK_FAST => PX_X[15].CLK
CLK_FAST => PX_Y[0].CLK
CLK_FAST => PX_Y[1].CLK
CLK_FAST => PX_Y[2].CLK
CLK_FAST => PX_Y[3].CLK
CLK_FAST => PX_Y[4].CLK
CLK_FAST => PX_Y[5].CLK
CLK_FAST => PX_Y[6].CLK
CLK_FAST => PX_Y[7].CLK
CLK_FAST => PX_Y[8].CLK
CLK_FAST => PX_Y[9].CLK
CLK_FAST => PX_Y[10].CLK
CLK_FAST => PX_Y[11].CLK
CLK_FAST => PX_Y[12].CLK
CLK_FAST => PX_Y[13].CLK
CLK_FAST => PX_Y[14].CLK
CLK_FAST => PX_Y[15].CLK
CLK_FAST => PX_COLOR[0].CLK
CLK_FAST => PX_COLOR[1].CLK
CLK_FAST => PX_COLOR[2].CLK
CLK_FAST => PX_COLOR[3].CLK
CLK_FAST => PX_COLOR[4].CLK
CLK_FAST => PX_COLOR[5].CLK
CLK_FAST => PX_COLOR[6].CLK
CLK_FAST => PX_COLOR[7].CLK
CLK_FAST => PX_COLOR[8].CLK
CLK_FAST => PX_COLOR[9].CLK
CLK_FAST => PX_COLOR[10].CLK
CLK_FAST => PX_COLOR[11].CLK
CLK_FAST => PX_COLOR[12].CLK
CLK_FAST => PX_COLOR[13].CLK
CLK_FAST => PX_COLOR[14].CLK
CLK_FAST => PX_COLOR[15].CLK
CLK_FAST => fifo_rdreq.CLK
CLK_FAST => PX_EN.CLK
CLK_FAST => pixel[0].CLK
CLK_FAST => pixel[1].CLK
CLK_FAST => pixel[2].CLK
CLK_FAST => pixel[3].CLK
CLK_FAST => pixel[4].CLK
CLK_FAST => pixel[5].CLK
CLK_FAST => pixel[6].CLK
CLK_FAST => pixel[7].CLK
CLK_FAST => pixel[8].CLK
CLK_FAST => pixel[9].CLK
CLK_FAST => pixel[10].CLK
CLK_FAST => pixel[11].CLK
CLK_FAST => pixel[12].CLK
CLK_FAST => pixel[13].CLK
CLK_FAST => pixel[14].CLK
CLK_FAST => pixel[15].CLK
CLK_FAST => pixel[16].CLK
CLK_FAST => pixel[17].CLK
CLK_FAST => pixel[18].CLK
CLK_FAST => pixel[19].CLK
CLK_FAST => pixel[20].CLK
CLK_FAST => pixel[21].CLK
CLK_FAST => pixel[22].CLK
CLK_FAST => pixel[23].CLK
CLK_FAST => pixel[24].CLK
CLK_FAST => pixel[25].CLK
CLK_FAST => pixel[26].CLK
CLK_FAST => pixel[27].CLK
CLK_FAST => pixel[28].CLK
CLK_FAST => pixel[29].CLK
CLK_FAST => pixel[30].CLK
CLK_FAST => pixel[31].CLK
CLK_FAST => FIFO16x4096:FIFO16x4096_inst.rdclk
CLK_FAST => state~1.DATAIN
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => pixel.OUTPUTSELECT
RST => PX_EN.OUTPUTSELECT
RST => ILI9341:LCD.RST
RST => PX_X[7].ENA
RST => PX_X[6].ENA
RST => PX_X[5].ENA
RST => PX_X[4].ENA
RST => PX_X[3].ENA
RST => PX_X[2].ENA
RST => PX_X[1].ENA
RST => PX_X[0].ENA
RST => PX_X[8].ENA
RST => PX_X[9].ENA
RST => PX_X[10].ENA
RST => PX_X[11].ENA
RST => PX_X[12].ENA
RST => PX_X[13].ENA
RST => PX_X[14].ENA
RST => PX_X[15].ENA
RST => PX_Y[0].ENA
RST => PX_Y[1].ENA
RST => PX_Y[2].ENA
RST => PX_Y[3].ENA
RST => PX_Y[4].ENA
RST => PX_Y[5].ENA
RST => PX_Y[6].ENA
RST => PX_Y[7].ENA
RST => PX_Y[8].ENA
RST => PX_Y[9].ENA
RST => PX_Y[10].ENA
RST => PX_Y[11].ENA
RST => PX_Y[12].ENA
RST => PX_Y[13].ENA
RST => PX_Y[14].ENA
RST => PX_Y[15].ENA
RST => PX_COLOR[0].ENA
RST => PX_COLOR[1].ENA
RST => PX_COLOR[2].ENA
RST => PX_COLOR[3].ENA
RST => PX_COLOR[4].ENA
RST => PX_COLOR[5].ENA
RST => PX_COLOR[6].ENA
RST => PX_COLOR[7].ENA
RST => PX_COLOR[8].ENA
RST => PX_COLOR[9].ENA
RST => PX_COLOR[10].ENA
RST => PX_COLOR[11].ENA
RST => PX_COLOR[12].ENA
RST => PX_COLOR[13].ENA
RST => PX_COLOR[14].ENA
RST => PX_COLOR[15].ENA
RST => fifo_rdreq.ENA
LCD_CS_N <= ILI9341:LCD.LCD_CS_N
LCD_D[0] <> ILI9341:LCD.LCD_D[0]
LCD_D[1] <> ILI9341:LCD.LCD_D[1]
LCD_D[2] <> ILI9341:LCD.LCD_D[2]
LCD_D[3] <> ILI9341:LCD.LCD_D[3]
LCD_D[4] <> ILI9341:LCD.LCD_D[4]
LCD_D[5] <> ILI9341:LCD.LCD_D[5]
LCD_D[6] <> ILI9341:LCD.LCD_D[6]
LCD_D[7] <> ILI9341:LCD.LCD_D[7]
LCD_D[8] <> ILI9341:LCD.LCD_D[8]
LCD_D[9] <> ILI9341:LCD.LCD_D[9]
LCD_D[10] <> ILI9341:LCD.LCD_D[10]
LCD_D[11] <> ILI9341:LCD.LCD_D[11]
LCD_D[12] <> ILI9341:LCD.LCD_D[12]
LCD_D[13] <> ILI9341:LCD.LCD_D[13]
LCD_D[14] <> ILI9341:LCD.LCD_D[14]
LCD_D[15] <> ILI9341:LCD.LCD_D[15]
LCD_RD_N <= ILI9341:LCD.LCD_RD_N
LCD_RESET_N <= ILI9341:LCD.LCD_RESET_N
LCD_RS <= ILI9341:LCD.LCD_RS
LCD_WR_N <= ILI9341:LCD.LCD_WR_N


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|ILI9341:LCD
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => counter[16].CLK
CLK => counter[17].CLK
CLK => counter[18].CLK
CLK => counter[19].CLK
CLK => counter[20].CLK
CLK => counter[21].CLK
CLK => counter[22].CLK
CLK => counter[23].CLK
CLK => counter[24].CLK
CLK => counter[25].CLK
CLK => counter[26].CLK
CLK => counter[27].CLK
CLK => counter[28].CLK
CLK => counter[29].CLK
CLK => counter[30].CLK
CLK => delay.CLK
CLK => LCD_D[0]~reg0.CLK
CLK => LCD_D[1]~reg0.CLK
CLK => LCD_D[2]~reg0.CLK
CLK => LCD_D[3]~reg0.CLK
CLK => LCD_D[4]~reg0.CLK
CLK => LCD_D[5]~reg0.CLK
CLK => LCD_D[6]~reg0.CLK
CLK => LCD_D[7]~reg0.CLK
CLK => LCD_D[8]~reg0.CLK
CLK => LCD_D[9]~reg0.CLK
CLK => LCD_D[10]~reg0.CLK
CLK => LCD_D[11]~reg0.CLK
CLK => LCD_D[12]~reg0.CLK
CLK => LCD_D[13]~reg0.CLK
CLK => LCD_D[14]~reg0.CLK
CLK => LCD_D[15]~reg0.CLK
CLK => LCD_WR_N~reg0.CLK
CLK => LCD_RESET_N~reg0.CLK
CLK => LCD_RS~reg0.CLK
CLK => LCD_CS_N~reg0.CLK
CLK => PX_RDY~reg0.CLK
CLK => LCD_INIT_OK~reg0.CLK
CLK => DELAY_MS[0].CLK
CLK => DELAY_MS[1].CLK
CLK => DELAY_MS[2].CLK
CLK => DELAY_MS[3].CLK
CLK => DELAY_MS[4].CLK
CLK => DELAY_MS[5].CLK
CLK => DELAY_MS[6].CLK
CLK => DELAY_MS[7].CLK
CLK => DELAY_MS[8].CLK
CLK => DELAY_MS[9].CLK
CLK => DELAY_MS[10].CLK
CLK => DELAY_MS[11].CLK
CLK => DELAY_MS[12].CLK
CLK => DELAY_MS[13].CLK
CLK => DELAY_MS[14].CLK
CLK => DELAY_MS[15].CLK
CLK => DELAY_MS[16].CLK
CLK => DELAY_MS[17].CLK
CLK => DELAY_MS[18].CLK
CLK => DELAY_MS[19].CLK
CLK => DELAY_MS[20].CLK
CLK => DELAY_MS[21].CLK
CLK => DELAY_MS[22].CLK
CLK => DELAY_MS[23].CLK
CLK => DELAY_MS[24].CLK
CLK => DELAY_MS[25].CLK
CLK => DELAY_MS[26].CLK
CLK => DELAY_MS[27].CLK
CLK => DELAY_MS[28].CLK
CLK => DELAY_MS[29].CLK
CLK => DELAY_MS[30].CLK
CLK => cnt[0].CLK
CLK => cnt[1].CLK
CLK => cnt[2].CLK
CLK => cnt[3].CLK
CLK => cnt[4].CLK
CLK => cnt[5].CLK
CLK => cnt[6].CLK
CLK => counterClear[0].CLK
CLK => counterClear[1].CLK
CLK => counterClear[2].CLK
CLK => counterClear[3].CLK
CLK => counterClear[4].CLK
CLK => counterClear[5].CLK
CLK => counterClear[6].CLK
CLK => counterClear[7].CLK
CLK => counterClear[8].CLK
CLK => counterClear[9].CLK
CLK => counterClear[10].CLK
CLK => counterClear[11].CLK
CLK => counterClear[12].CLK
CLK => counterClear[13].CLK
CLK => counterClear[14].CLK
CLK => counterClear[15].CLK
CLK => counterClear[16].CLK
CLK => delay_en.CLK
CLK => state~1.DATAIN
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => state.OUTPUTSELECT
RST => delay_en.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => counterClear.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => cnt.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => DELAY_MS.OUTPUTSELECT
RST => LCD_INIT_OK.OUTPUTSELECT
RST => PX_RDY.OUTPUTSELECT
RST => LCD_CS_N.OUTPUTSELECT
RST => LCD_RS.OUTPUTSELECT
RST => LCD_RESET_N.OUTPUTSELECT
RST => LCD_WR_N.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => LCD_D.OUTPUTSELECT
RST => delay.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
RST => counter.OUTPUTSELECT
PX_X[0] => Selector52.IN8
PX_X[1] => Selector51.IN9
PX_X[2] => Selector50.IN9
PX_X[3] => Selector49.IN7
PX_X[4] => Selector48.IN7
PX_X[5] => Selector47.IN7
PX_X[6] => Selector46.IN7
PX_X[7] => Selector45.IN7
PX_X[8] => Selector52.IN7
PX_X[9] => Selector51.IN8
PX_X[10] => Selector50.IN8
PX_X[11] => Selector49.IN6
PX_X[12] => Selector48.IN6
PX_X[13] => Selector47.IN6
PX_X[14] => Selector46.IN6
PX_X[15] => Selector45.IN6
PX_Y[0] => Selector52.IN10
PX_Y[1] => Selector51.IN11
PX_Y[2] => Selector50.IN11
PX_Y[3] => Selector49.IN9
PX_Y[4] => Selector48.IN9
PX_Y[5] => Selector47.IN9
PX_Y[6] => Selector46.IN9
PX_Y[7] => Selector45.IN9
PX_Y[8] => Selector52.IN9
PX_Y[9] => Selector51.IN10
PX_Y[10] => Selector50.IN10
PX_Y[11] => Selector49.IN8
PX_Y[12] => Selector48.IN8
PX_Y[13] => Selector47.IN8
PX_Y[14] => Selector46.IN8
PX_Y[15] => Selector45.IN8
PX_COLOR[0] => Selector52.IN11
PX_COLOR[1] => Selector51.IN12
PX_COLOR[2] => Selector50.IN12
PX_COLOR[3] => Selector49.IN10
PX_COLOR[4] => Selector48.IN10
PX_COLOR[5] => Selector47.IN10
PX_COLOR[6] => Selector46.IN10
PX_COLOR[7] => Selector45.IN10
PX_COLOR[8] => Selector44.IN6
PX_COLOR[9] => Selector43.IN6
PX_COLOR[10] => Selector42.IN6
PX_COLOR[11] => Selector41.IN6
PX_COLOR[12] => Selector40.IN6
PX_COLOR[13] => Selector39.IN6
PX_COLOR[14] => Selector38.IN6
PX_COLOR[15] => Selector37.IN6
PX_EN => Selector25.IN3
PX_EN => PX_RDY.DATAB
PX_EN => Selector24.IN3
PX_RDY <= PX_RDY~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_INIT_OK <= LCD_INIT_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_CS_N <= LCD_CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[0] <> LCD_D[0]~reg0
LCD_D[1] <> LCD_D[1]~reg0
LCD_D[2] <> LCD_D[2]~reg0
LCD_D[3] <> LCD_D[3]~reg0
LCD_D[4] <> LCD_D[4]~reg0
LCD_D[5] <> LCD_D[5]~reg0
LCD_D[6] <> LCD_D[6]~reg0
LCD_D[7] <> LCD_D[7]~reg0
LCD_D[8] <> LCD_D[8]~reg0
LCD_D[9] <> LCD_D[9]~reg0
LCD_D[10] <> LCD_D[10]~reg0
LCD_D[11] <> LCD_D[11]~reg0
LCD_D[12] <> LCD_D[12]~reg0
LCD_D[13] <> LCD_D[13]~reg0
LCD_D[14] <> LCD_D[14]~reg0
LCD_D[15] <> LCD_D[15]~reg0
LCD_RD_N <= <VCC>
LCD_RESET_N <= LCD_RESET_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_WR_N <= LCD_WR_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component
data[0] => dcfifo_qol1:auto_generated.data[0]
data[1] => dcfifo_qol1:auto_generated.data[1]
data[2] => dcfifo_qol1:auto_generated.data[2]
data[3] => dcfifo_qol1:auto_generated.data[3]
data[4] => dcfifo_qol1:auto_generated.data[4]
data[5] => dcfifo_qol1:auto_generated.data[5]
data[6] => dcfifo_qol1:auto_generated.data[6]
data[7] => dcfifo_qol1:auto_generated.data[7]
data[8] => dcfifo_qol1:auto_generated.data[8]
data[9] => dcfifo_qol1:auto_generated.data[9]
data[10] => dcfifo_qol1:auto_generated.data[10]
data[11] => dcfifo_qol1:auto_generated.data[11]
data[12] => dcfifo_qol1:auto_generated.data[12]
data[13] => dcfifo_qol1:auto_generated.data[13]
data[14] => dcfifo_qol1:auto_generated.data[14]
data[15] => dcfifo_qol1:auto_generated.data[15]
data[16] => dcfifo_qol1:auto_generated.data[16]
data[17] => dcfifo_qol1:auto_generated.data[17]
data[18] => dcfifo_qol1:auto_generated.data[18]
data[19] => dcfifo_qol1:auto_generated.data[19]
data[20] => dcfifo_qol1:auto_generated.data[20]
data[21] => dcfifo_qol1:auto_generated.data[21]
data[22] => dcfifo_qol1:auto_generated.data[22]
data[23] => dcfifo_qol1:auto_generated.data[23]
data[24] => dcfifo_qol1:auto_generated.data[24]
data[25] => dcfifo_qol1:auto_generated.data[25]
data[26] => dcfifo_qol1:auto_generated.data[26]
data[27] => dcfifo_qol1:auto_generated.data[27]
data[28] => dcfifo_qol1:auto_generated.data[28]
data[29] => dcfifo_qol1:auto_generated.data[29]
data[30] => dcfifo_qol1:auto_generated.data[30]
data[31] => dcfifo_qol1:auto_generated.data[31]
q[0] <= dcfifo_qol1:auto_generated.q[0]
q[1] <= dcfifo_qol1:auto_generated.q[1]
q[2] <= dcfifo_qol1:auto_generated.q[2]
q[3] <= dcfifo_qol1:auto_generated.q[3]
q[4] <= dcfifo_qol1:auto_generated.q[4]
q[5] <= dcfifo_qol1:auto_generated.q[5]
q[6] <= dcfifo_qol1:auto_generated.q[6]
q[7] <= dcfifo_qol1:auto_generated.q[7]
q[8] <= dcfifo_qol1:auto_generated.q[8]
q[9] <= dcfifo_qol1:auto_generated.q[9]
q[10] <= dcfifo_qol1:auto_generated.q[10]
q[11] <= dcfifo_qol1:auto_generated.q[11]
q[12] <= dcfifo_qol1:auto_generated.q[12]
q[13] <= dcfifo_qol1:auto_generated.q[13]
q[14] <= dcfifo_qol1:auto_generated.q[14]
q[15] <= dcfifo_qol1:auto_generated.q[15]
q[16] <= dcfifo_qol1:auto_generated.q[16]
q[17] <= dcfifo_qol1:auto_generated.q[17]
q[18] <= dcfifo_qol1:auto_generated.q[18]
q[19] <= dcfifo_qol1:auto_generated.q[19]
q[20] <= dcfifo_qol1:auto_generated.q[20]
q[21] <= dcfifo_qol1:auto_generated.q[21]
q[22] <= dcfifo_qol1:auto_generated.q[22]
q[23] <= dcfifo_qol1:auto_generated.q[23]
q[24] <= dcfifo_qol1:auto_generated.q[24]
q[25] <= dcfifo_qol1:auto_generated.q[25]
q[26] <= dcfifo_qol1:auto_generated.q[26]
q[27] <= dcfifo_qol1:auto_generated.q[27]
q[28] <= dcfifo_qol1:auto_generated.q[28]
q[29] <= dcfifo_qol1:auto_generated.q[29]
q[30] <= dcfifo_qol1:auto_generated.q[30]
q[31] <= dcfifo_qol1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_qol1:auto_generated.rdclk
rdreq => dcfifo_qol1:auto_generated.rdreq
wrclk => dcfifo_qol1:auto_generated.wrclk
wrreq => dcfifo_qol1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_qol1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_qol1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated
data[0] => altsyncram_4la1:fifo_ram.data_a[0]
data[1] => altsyncram_4la1:fifo_ram.data_a[1]
data[2] => altsyncram_4la1:fifo_ram.data_a[2]
data[3] => altsyncram_4la1:fifo_ram.data_a[3]
data[4] => altsyncram_4la1:fifo_ram.data_a[4]
data[5] => altsyncram_4la1:fifo_ram.data_a[5]
data[6] => altsyncram_4la1:fifo_ram.data_a[6]
data[7] => altsyncram_4la1:fifo_ram.data_a[7]
data[8] => altsyncram_4la1:fifo_ram.data_a[8]
data[9] => altsyncram_4la1:fifo_ram.data_a[9]
data[10] => altsyncram_4la1:fifo_ram.data_a[10]
data[11] => altsyncram_4la1:fifo_ram.data_a[11]
data[12] => altsyncram_4la1:fifo_ram.data_a[12]
data[13] => altsyncram_4la1:fifo_ram.data_a[13]
data[14] => altsyncram_4la1:fifo_ram.data_a[14]
data[15] => altsyncram_4la1:fifo_ram.data_a[15]
data[16] => altsyncram_4la1:fifo_ram.data_a[16]
data[17] => altsyncram_4la1:fifo_ram.data_a[17]
data[18] => altsyncram_4la1:fifo_ram.data_a[18]
data[19] => altsyncram_4la1:fifo_ram.data_a[19]
data[20] => altsyncram_4la1:fifo_ram.data_a[20]
data[21] => altsyncram_4la1:fifo_ram.data_a[21]
data[22] => altsyncram_4la1:fifo_ram.data_a[22]
data[23] => altsyncram_4la1:fifo_ram.data_a[23]
data[24] => altsyncram_4la1:fifo_ram.data_a[24]
data[25] => altsyncram_4la1:fifo_ram.data_a[25]
data[26] => altsyncram_4la1:fifo_ram.data_a[26]
data[27] => altsyncram_4la1:fifo_ram.data_a[27]
data[28] => altsyncram_4la1:fifo_ram.data_a[28]
data[29] => altsyncram_4la1:fifo_ram.data_a[29]
data[30] => altsyncram_4la1:fifo_ram.data_a[30]
data[31] => altsyncram_4la1:fifo_ram.data_a[31]
q[0] <= altsyncram_4la1:fifo_ram.q_b[0]
q[1] <= altsyncram_4la1:fifo_ram.q_b[1]
q[2] <= altsyncram_4la1:fifo_ram.q_b[2]
q[3] <= altsyncram_4la1:fifo_ram.q_b[3]
q[4] <= altsyncram_4la1:fifo_ram.q_b[4]
q[5] <= altsyncram_4la1:fifo_ram.q_b[5]
q[6] <= altsyncram_4la1:fifo_ram.q_b[6]
q[7] <= altsyncram_4la1:fifo_ram.q_b[7]
q[8] <= altsyncram_4la1:fifo_ram.q_b[8]
q[9] <= altsyncram_4la1:fifo_ram.q_b[9]
q[10] <= altsyncram_4la1:fifo_ram.q_b[10]
q[11] <= altsyncram_4la1:fifo_ram.q_b[11]
q[12] <= altsyncram_4la1:fifo_ram.q_b[12]
q[13] <= altsyncram_4la1:fifo_ram.q_b[13]
q[14] <= altsyncram_4la1:fifo_ram.q_b[14]
q[15] <= altsyncram_4la1:fifo_ram.q_b[15]
q[16] <= altsyncram_4la1:fifo_ram.q_b[16]
q[17] <= altsyncram_4la1:fifo_ram.q_b[17]
q[18] <= altsyncram_4la1:fifo_ram.q_b[18]
q[19] <= altsyncram_4la1:fifo_ram.q_b[19]
q[20] <= altsyncram_4la1:fifo_ram.q_b[20]
q[21] <= altsyncram_4la1:fifo_ram.q_b[21]
q[22] <= altsyncram_4la1:fifo_ram.q_b[22]
q[23] <= altsyncram_4la1:fifo_ram.q_b[23]
q[24] <= altsyncram_4la1:fifo_ram.q_b[24]
q[25] <= altsyncram_4la1:fifo_ram.q_b[25]
q[26] <= altsyncram_4la1:fifo_ram.q_b[26]
q[27] <= altsyncram_4la1:fifo_ram.q_b[27]
q[28] <= altsyncram_4la1:fifo_ram.q_b[28]
q[29] <= altsyncram_4la1:fifo_ram.q_b[29]
q[30] <= altsyncram_4la1:fifo_ram.q_b[30]
q[31] <= altsyncram_4la1:fifo_ram.q_b[31]
rdclk => a_graycounter_oh6:rdptr_g1p.clock
rdclk => altsyncram_4la1:fifo_ram.clock1
rdclk => alt_synch_pipe_sal:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_kvb:wrptr_g1p.clock
wrclk => altsyncram_4la1:fifo_ram.clock0
wrclk => alt_synch_pipe_tal:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_a[10] => ram_block11a21.PORTAADDR10
address_a[10] => ram_block11a22.PORTAADDR10
address_a[10] => ram_block11a23.PORTAADDR10
address_a[10] => ram_block11a24.PORTAADDR10
address_a[10] => ram_block11a25.PORTAADDR10
address_a[10] => ram_block11a26.PORTAADDR10
address_a[10] => ram_block11a27.PORTAADDR10
address_a[10] => ram_block11a28.PORTAADDR10
address_a[10] => ram_block11a29.PORTAADDR10
address_a[10] => ram_block11a30.PORTAADDR10
address_a[10] => ram_block11a31.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[11] => ram_block11a16.PORTAADDR11
address_a[11] => ram_block11a17.PORTAADDR11
address_a[11] => ram_block11a18.PORTAADDR11
address_a[11] => ram_block11a19.PORTAADDR11
address_a[11] => ram_block11a20.PORTAADDR11
address_a[11] => ram_block11a21.PORTAADDR11
address_a[11] => ram_block11a22.PORTAADDR11
address_a[11] => ram_block11a23.PORTAADDR11
address_a[11] => ram_block11a24.PORTAADDR11
address_a[11] => ram_block11a25.PORTAADDR11
address_a[11] => ram_block11a26.PORTAADDR11
address_a[11] => ram_block11a27.PORTAADDR11
address_a[11] => ram_block11a28.PORTAADDR11
address_a[11] => ram_block11a29.PORTAADDR11
address_a[11] => ram_block11a30.PORTAADDR11
address_a[11] => ram_block11a31.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
address_b[10] => ram_block11a21.PORTBADDR10
address_b[10] => ram_block11a22.PORTBADDR10
address_b[10] => ram_block11a23.PORTBADDR10
address_b[10] => ram_block11a24.PORTBADDR10
address_b[10] => ram_block11a25.PORTBADDR10
address_b[10] => ram_block11a26.PORTBADDR10
address_b[10] => ram_block11a27.PORTBADDR10
address_b[10] => ram_block11a28.PORTBADDR10
address_b[10] => ram_block11a29.PORTBADDR10
address_b[10] => ram_block11a30.PORTBADDR10
address_b[10] => ram_block11a31.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[11] => ram_block11a16.PORTBADDR11
address_b[11] => ram_block11a17.PORTBADDR11
address_b[11] => ram_block11a18.PORTBADDR11
address_b[11] => ram_block11a19.PORTBADDR11
address_b[11] => ram_block11a20.PORTBADDR11
address_b[11] => ram_block11a21.PORTBADDR11
address_b[11] => ram_block11a22.PORTBADDR11
address_b[11] => ram_block11a23.PORTBADDR11
address_b[11] => ram_block11a24.PORTBADDR11
address_b[11] => ram_block11a25.PORTBADDR11
address_b[11] => ram_block11a26.PORTBADDR11
address_b[11] => ram_block11a27.PORTBADDR11
address_b[11] => ram_block11a28.PORTBADDR11
address_b[11] => ram_block11a29.PORTBADDR11
address_b[11] => ram_block11a30.PORTBADDR11
address_b[11] => ram_block11a31.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp
clock => dffpipe_d09:dffpipe12.clock
d[0] => dffpipe_d09:dffpipe12.d[0]
d[1] => dffpipe_d09:dffpipe12.d[1]
d[2] => dffpipe_d09:dffpipe12.d[2]
d[3] => dffpipe_d09:dffpipe12.d[3]
d[4] => dffpipe_d09:dffpipe12.d[4]
d[5] => dffpipe_d09:dffpipe12.d[5]
d[6] => dffpipe_d09:dffpipe12.d[6]
d[7] => dffpipe_d09:dffpipe12.d[7]
d[8] => dffpipe_d09:dffpipe12.d[8]
d[9] => dffpipe_d09:dffpipe12.d[9]
d[10] => dffpipe_d09:dffpipe12.d[10]
d[11] => dffpipe_d09:dffpipe12.d[11]
d[12] => dffpipe_d09:dffpipe12.d[12]
q[0] <= dffpipe_d09:dffpipe12.q[0]
q[1] <= dffpipe_d09:dffpipe12.q[1]
q[2] <= dffpipe_d09:dffpipe12.q[2]
q[3] <= dffpipe_d09:dffpipe12.q[3]
q[4] <= dffpipe_d09:dffpipe12.q[4]
q[5] <= dffpipe_d09:dffpipe12.q[5]
q[6] <= dffpipe_d09:dffpipe12.q[6]
q[7] <= dffpipe_d09:dffpipe12.q[7]
q[8] <= dffpipe_d09:dffpipe12.q[8]
q[9] <= dffpipe_d09:dffpipe12.q[9]
q[10] <= dffpipe_d09:dffpipe12.q[10]
q[11] <= dffpipe_d09:dffpipe12.q[11]
q[12] <= dffpipe_d09:dffpipe12.q[12]


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp
clock => dffpipe_e09:dffpipe15.clock
d[0] => dffpipe_e09:dffpipe15.d[0]
d[1] => dffpipe_e09:dffpipe15.d[1]
d[2] => dffpipe_e09:dffpipe15.d[2]
d[3] => dffpipe_e09:dffpipe15.d[3]
d[4] => dffpipe_e09:dffpipe15.d[4]
d[5] => dffpipe_e09:dffpipe15.d[5]
d[6] => dffpipe_e09:dffpipe15.d[6]
d[7] => dffpipe_e09:dffpipe15.d[7]
d[8] => dffpipe_e09:dffpipe15.d[8]
d[9] => dffpipe_e09:dffpipe15.d[9]
d[10] => dffpipe_e09:dffpipe15.d[10]
d[11] => dffpipe_e09:dffpipe15.d[11]
d[12] => dffpipe_e09:dffpipe15.d[12]
q[0] <= dffpipe_e09:dffpipe15.q[0]
q[1] <= dffpipe_e09:dffpipe15.q[1]
q[2] <= dffpipe_e09:dffpipe15.q[2]
q[3] <= dffpipe_e09:dffpipe15.q[3]
q[4] <= dffpipe_e09:dffpipe15.q[4]
q[5] <= dffpipe_e09:dffpipe15.q[5]
q[6] <= dffpipe_e09:dffpipe15.q[6]
q[7] <= dffpipe_e09:dffpipe15.q[7]
q[8] <= dffpipe_e09:dffpipe15.q[8]
q[9] <= dffpipe_e09:dffpipe15.q[9]
q[10] <= dffpipe_e09:dffpipe15.q[10]
q[11] <= dffpipe_e09:dffpipe15.q[11]
q[12] <= dffpipe_e09:dffpipe15.q[12]


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|cmpr_c06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Computador|MemoryIO:MEMORY_MAPED|Screen:DISPLAY|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|cmpr_c06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16
clock => Register8:bite1.clock
clock => Register8:bite2.clock
input[0] => Register8:bite1.input[0]
input[1] => Register8:bite1.input[1]
input[2] => Register8:bite1.input[2]
input[3] => Register8:bite1.input[3]
input[4] => Register8:bite1.input[4]
input[5] => Register8:bite1.input[5]
input[6] => Register8:bite1.input[6]
input[7] => Register8:bite1.input[7]
input[8] => Register8:bite2.input[0]
input[9] => Register8:bite2.input[1]
input[10] => Register8:bite2.input[2]
input[11] => Register8:bite2.input[3]
input[12] => Register8:bite2.input[4]
input[13] => Register8:bite2.input[5]
input[14] => Register8:bite2.input[6]
input[15] => Register8:bite2.input[7]
load => Register8:bite1.load
load => Register8:bite2.load
output[0] <= Register8:bite1.output[0]
output[1] <= Register8:bite1.output[1]
output[2] <= Register8:bite1.output[2]
output[3] <= Register8:bite1.output[3]
output[4] <= Register8:bite1.output[4]
output[5] <= Register8:bite1.output[5]
output[6] <= Register8:bite1.output[6]
output[7] <= Register8:bite1.output[7]
output[8] <= Register8:bite2.output[0]
output[9] <= Register8:bite2.output[1]
output[10] <= Register8:bite2.output[2]
output[11] <= Register8:bite2.output[3]
output[12] <= Register8:bite2.output[4]
output[13] <= Register8:bite2.output[5]
output[14] <= Register8:bite2.output[6]
output[15] <= Register8:bite2.output[7]


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite1|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2
clock => BinaryDigit:u1.clock
clock => BinaryDigit:u2.clock
clock => BinaryDigit:u3.clock
clock => BinaryDigit:u4.clock
clock => BinaryDigit:u5.clock
clock => BinaryDigit:u6.clock
clock => BinaryDigit:u7.clock
clock => BinaryDigit:u8.clock
input[0] => BinaryDigit:u1.input
input[1] => BinaryDigit:u2.input
input[2] => BinaryDigit:u3.input
input[3] => BinaryDigit:u4.input
input[4] => BinaryDigit:u5.input
input[5] => BinaryDigit:u6.input
input[6] => BinaryDigit:u7.input
input[7] => BinaryDigit:u8.input
load => BinaryDigit:u1.load
load => BinaryDigit:u2.load
load => BinaryDigit:u3.load
load => BinaryDigit:u4.load
load => BinaryDigit:u5.load
load => BinaryDigit:u6.load
load => BinaryDigit:u7.load
load => BinaryDigit:u8.load
output[0] <= BinaryDigit:u1.output
output[1] <= BinaryDigit:u2.output
output[2] <= BinaryDigit:u3.output
output[3] <= BinaryDigit:u4.output
output[4] <= BinaryDigit:u5.output
output[5] <= BinaryDigit:u6.output
output[6] <= BinaryDigit:u7.output
output[7] <= BinaryDigit:u8.output


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u1
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u1|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u1|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u2
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u2|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u2|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u3
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u3|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u3|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u4
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u4|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u4|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u5
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u5|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u5|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u6
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u6|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u6|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u7
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u7|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u7|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u8
clock => FlipFlopD:u2.clock
input => Mux2Way:u1.b
load => Mux2Way:u1.sel
output <= FlipFlopD:u2.q


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u8|Mux2Way:u1
a => q.DATAB
b => q.DATAA
sel => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|Register16:Reg16|Register8:bite2|BinaryDigit:u8|FlipFlopD:u2
clock => q~reg0.CLK
d => q~reg0.DATAIN
clear => q~reg0.ACLR
clear => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_fn14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fn14:auto_generated.data_a[0]
data_a[1] => altsyncram_fn14:auto_generated.data_a[1]
data_a[2] => altsyncram_fn14:auto_generated.data_a[2]
data_a[3] => altsyncram_fn14:auto_generated.data_a[3]
data_a[4] => altsyncram_fn14:auto_generated.data_a[4]
data_a[5] => altsyncram_fn14:auto_generated.data_a[5]
data_a[6] => altsyncram_fn14:auto_generated.data_a[6]
data_a[7] => altsyncram_fn14:auto_generated.data_a[7]
data_a[8] => altsyncram_fn14:auto_generated.data_a[8]
data_a[9] => altsyncram_fn14:auto_generated.data_a[9]
data_a[10] => altsyncram_fn14:auto_generated.data_a[10]
data_a[11] => altsyncram_fn14:auto_generated.data_a[11]
data_a[12] => altsyncram_fn14:auto_generated.data_a[12]
data_a[13] => altsyncram_fn14:auto_generated.data_a[13]
data_a[14] => altsyncram_fn14:auto_generated.data_a[14]
data_a[15] => altsyncram_fn14:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fn14:auto_generated.address_a[0]
address_a[1] => altsyncram_fn14:auto_generated.address_a[1]
address_a[2] => altsyncram_fn14:auto_generated.address_a[2]
address_a[3] => altsyncram_fn14:auto_generated.address_a[3]
address_a[4] => altsyncram_fn14:auto_generated.address_a[4]
address_a[5] => altsyncram_fn14:auto_generated.address_a[5]
address_a[6] => altsyncram_fn14:auto_generated.address_a[6]
address_a[7] => altsyncram_fn14:auto_generated.address_a[7]
address_a[8] => altsyncram_fn14:auto_generated.address_a[8]
address_a[9] => altsyncram_fn14:auto_generated.address_a[9]
address_a[10] => altsyncram_fn14:auto_generated.address_a[10]
address_a[11] => altsyncram_fn14:auto_generated.address_a[11]
address_a[12] => altsyncram_fn14:auto_generated.address_a[12]
address_a[13] => altsyncram_fn14:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fn14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fn14:auto_generated.q_a[0]
q_a[1] <= altsyncram_fn14:auto_generated.q_a[1]
q_a[2] <= altsyncram_fn14:auto_generated.q_a[2]
q_a[3] <= altsyncram_fn14:auto_generated.q_a[3]
q_a[4] <= altsyncram_fn14:auto_generated.q_a[4]
q_a[5] <= altsyncram_fn14:auto_generated.q_a[5]
q_a[6] <= altsyncram_fn14:auto_generated.q_a[6]
q_a[7] <= altsyncram_fn14:auto_generated.q_a[7]
q_a[8] <= altsyncram_fn14:auto_generated.q_a[8]
q_a[9] <= altsyncram_fn14:auto_generated.q_a[9]
q_a[10] <= altsyncram_fn14:auto_generated.q_a[10]
q_a[11] <= altsyncram_fn14:auto_generated.q_a[11]
q_a[12] <= altsyncram_fn14:auto_generated.q_a[12]
q_a[13] <= altsyncram_fn14:auto_generated.q_a[13]
q_a[14] <= altsyncram_fn14:auto_generated.q_a[14]
q_a[15] <= altsyncram_fn14:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode3.data[0]
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_4hb:mux2.result[0]
q_a[1] <= mux_4hb:mux2.result[1]
q_a[2] <= mux_4hb:mux2.result[2]
q_a[3] <= mux_4hb:mux2.result[3]
q_a[4] <= mux_4hb:mux2.result[4]
q_a[5] <= mux_4hb:mux2.result[5]
q_a[6] <= mux_4hb:mux2.result[6]
q_a[7] <= mux_4hb:mux2.result[7]
q_a[8] <= mux_4hb:mux2.result[8]
q_a[9] <= mux_4hb:mux2.result[9]
q_a[10] <= mux_4hb:mux2.result[10]
q_a[11] <= mux_4hb:mux2.result[11]
q_a[12] <= mux_4hb:mux2.result[12]
q_a[13] <= mux_4hb:mux2.result[13]
q_a[14] <= mux_4hb:mux2.result[14]
q_a[15] <= mux_4hb:mux2.result[15]
wren_a => decode_5la:decode3.enable


|Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|mux_4hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:Mx4_16
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a[8] => q.DATAB
a[9] => q.DATAB
a[10] => q.DATAB
a[11] => q.DATAB
a[12] => q.DATAB
a[13] => q.DATAB
a[14] => q.DATAB
a[15] => q.DATAB
b[0] => q.DATAB
b[1] => q.DATAB
b[2] => q.DATAB
b[3] => q.DATAB
b[4] => q.DATAB
b[5] => q.DATAB
b[6] => q.DATAB
b[7] => q.DATAB
b[8] => q.DATAB
b[9] => q.DATAB
b[10] => q.DATAB
b[11] => q.DATAB
b[12] => q.DATAB
b[13] => q.DATAB
b[14] => q.DATAB
b[15] => q.DATAB
c[0] => q.DATAB
c[1] => q.DATAB
c[2] => q.DATAB
c[3] => q.DATAB
c[4] => q.DATAB
c[5] => q.DATAB
c[6] => q.DATAB
c[7] => q.DATAB
c[8] => q.DATAB
c[9] => q.DATAB
c[10] => q.DATAB
c[11] => q.DATAB
c[12] => q.DATAB
c[13] => q.DATAB
c[14] => q.DATAB
c[15] => q.DATAB
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN1
sel[0] => Equal2.IN1
sel[1] => Equal0.IN1
sel[1] => Equal1.IN0
sel[1] => Equal2.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE


