/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:2.1-20.10" *)
(* top =  1  *)
module mux4(S, D, Y);
  (* src = "dut.sv:2.15-2.16" *)
  input [1:0] S;
  wire [1:0] S;
  (* src = "dut.sv:2.18-2.19" *)
  input [3:0] D;
  wire [3:0] D;
  (* src = "dut.sv:2.21-2.22" *)
  output Y;
  wire Y;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  \$_NOR_  _09_ (
    .A(S[1]),
    .B(S[0]),
    .Y(_07_)
  );
  \$_NAND_  _10_ (
    .A(S[1]),
    .B(S[0]),
    .Y(_08_)
  );
  \$_ANDNOT_  _11_ (
    .A(D[3]),
    .B(_08_),
    .Y(_00_)
  );
  \$_ORNOT_  _12_ (
    .A(S[0]),
    .B(S[1]),
    .Y(_01_)
  );
  \$_ANDNOT_  _13_ (
    .A(D[2]),
    .B(_01_),
    .Y(_02_)
  );
  \$_OR_  _14_ (
    .A(_02_),
    .B(_00_),
    .Y(_03_)
  );
  \$_ORNOT_  _15_ (
    .A(S[1]),
    .B(S[0]),
    .Y(_04_)
  );
  \$_ANDNOT_  _16_ (
    .A(D[1]),
    .B(_04_),
    .Y(_05_)
  );
  \$_OR_  _17_ (
    .A(_05_),
    .B(_03_),
    .Y(_06_)
  );
  \$_MUX_  _18_ (
    .A(_06_),
    .B(D[0]),
    .S(_07_),
    .Y(Y)
  );
endmodule
