use pg2l_defs,pg2l50h_defs;

package pg2l50h_funcs_connect_wl_bl
{

/********************************************************************************
********************************************************************************/
function connect_core_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    unsigned int loc_device,     //loc_device=0,bottom half region;loc_device=1,top half region
    string tile_name
)
{
    string strVar = tile_name;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((strVar=="IOLHR_TILE")||(strVar=="CRAMSL2_TILE")) ? tx * NUM_GRID_X + 3 : tx * NUM_GRID_X;
    sy = (loc_device==0) ? rx * NUM_TILES_REGION * NUM_GRID_Y : (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }

    if(loc_device==0)
    {
        connect
        (
                <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[63:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy]>>   => <wire *datan[63:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>, 
 
                <pin DATA of <device *strVar @ [sx,sy+1*NUM_GRID_Y]>>   => <wire *data[127:64] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+1*NUM_GRID_Y]>>   => <wire *datan[127:64] of <device *cram_ctrl @ [sx_bl,sy_bl]>>, 
 
                <pin DATA of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *data[191:128] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *datan[191:128] of <device *cram_ctrl @ [sx_bl,sy_bl]>>, 
 
                <pin DATA of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *data[255:192] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *datan[255:192] of <device *cram_ctrl @ [sx_bl,sy_bl]>>, 
 
                <pin DATA of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *data[319:256] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *datan[319:256] of <device *cram_ctrl @ [sx_bl,sy_bl]>>, 
 
                <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[383:320] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *datan[383:320] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *data[447:384] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *datan[447:384] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *data[511:448] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *datan[511:448] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *data[575:512] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *datan[575:512] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *data[639:576] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *datan[639:576] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[703:640] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *datan[703:640] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *data[767:704] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *datan[767:704] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *data[831:768] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *datan[831:768] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *data[895:832] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *datan[895:832] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *data[959:896] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *datan[959:896] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[1023:960] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *datan[1023:960] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *data[1087:1024] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *datan[1087:1024] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *data[1151:1088] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *datan[1151:1088] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *data[1215:1152] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *datan[1215:1152] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *data[1279:1216] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *datan[1279:1216] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[1343:1280] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *datan[1343:1280] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *data[1407:1344] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *datan[1407:1344] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *data[1471:1408] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *datan[1471:1408] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *data[1535:1472] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *datan[1535:1472] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *data[1599:1536] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *datan[1599:1536] of <device *cram_ctrl @ [sx_bl,sy_bl]>>  
 
            );
    }
    else
    {
        connect
            (
                <pin DATA of <device *strVar @ [sx,sy+0*NUM_GRID_Y]>>   => <wire *data[1695:1632] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+0*NUM_GRID_Y]>>    => <wire *datan[1695:1632] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+1*NUM_GRID_Y]>>   => <wire *data[1759:1696] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+1*NUM_GRID_Y]>>    => <wire *datan[1759:1696] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *data[1823:1760] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>    => <wire *datan[1823:1760] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *data[1887:1824] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>    => <wire *datan[1887:1824] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *data[1951:1888] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>    => <wire *datan[1951:1888] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[2015:1952] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>    => <wire *datan[2015:1952] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *data[2079:2016] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>    => <wire *datan[2079:2016] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *data[2143:2080] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>    => <wire *datan[2143:2080] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *data[2207:2144] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>    => <wire *datan[2207:2144] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *data[2271:2208] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>    => <wire *datan[2271:2208] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[2335:2272] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *datan[2335:2272] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *data[2399:2336] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *datan[2399:2336] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *data[2463:2400] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *datan[2463:2400] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *data[2527:2464] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *datan[2527:2464] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *data[2591:2528] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *datan[2591:2528] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[2655:2592] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *datan[2655:2592] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *data[2719:2656] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *datan[2719:2656] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *data[2783:2720] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *datan[2783:2720] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *data[2847:2784] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *datan[2847:2784] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *data[2911:2848] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *datan[2911:2848] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[2975:2912] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *datan[2975:2912] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *data[3039:2976] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *datan[3039:2976] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *data[3103:3040] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *datan[3103:3040] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *data[3167:3104] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *datan[3167:3104] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

                <pin DATA of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *data[3231:3168] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
                <pin DATAN of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *datan[3231:3168] of <device *cram_ctrl @ [sx_bl,sy_bl]>>  

            );
    }

};// end of function connect_core_bl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    string tile_name
)
{
    string ckeb = tile_name;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((tile_name == "CKEB_TILE") || (tile_name == "IOCK_TILE")) ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = (rx * NUM_TILES_REGION + MID_TILE_REGION) * NUM_GRID_Y ; 

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }

    connect
        (
            <pin DATA of <device *ckeb @ [sx,sy]>>   => <wire *data[1631:1600] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
            <pin DATAN of <device *ckeb @ [sx,sy]>>   => <wire *datan[1631:1600] of <device *cram_ctrl @ [sx_bl,sy_bl]>>  

        );

};//end of function connect_ckeb_bl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    string tile_name
)
{
    string uscm = tile_name;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = rx * NUM_TILES_REGION * NUM_GRID_Y ; 

    string data, datan, data1, datan1;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";

      data1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                             (tx<tx_l4)  ? "DATA_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                              (tx<tx_l4)  ? "DATAN_L_3_R1" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";



    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";

      data1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R0" :
                             (tx<tx_l4)  ? "DATA_L_3_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R0" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R0" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R0" :
                              (tx<tx_l4)  ? "DATAN_L_3_R0" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";



    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }

    connect
        (
            <pin DATA[3231:0]  of <device *uscm @ [sx,sy]>>   => <wire *data   of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
            <pin DATAN[3231:0] of <device *uscm @ [sx,sy]>>   => <wire *datan  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  

            <pin DATA[6463:3232]  of <device *uscm @ [sx,sy]>>   => <wire *data1  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
            <pin DATAN[6463:3232] of <device *uscm @ [sx,sy]>>   => <wire *datan1 of <device *cram_ctrl @ [sx_bl,sy_bl]>>  

        );

};//end of function connect_uscm_bl_input
/********************************************************************************
********************************************************************************/
function connect_region_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    string tile_name
)

{
    string tile_r = tile_name;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = (tile_name=="IOBHR_TILE") ? tx * NUM_GRID_X : 
         (tile_name=="CRAM_CTRL_WRENHAN_TILE") ? tx * NUM_GRID_X + 2 : tx * NUM_GRID_X + 3 ;

    sy = (tile_name=="CRAM_CTRL_WRENHAN_TILE") ? ((rx * NUM_TILES_REGION) + MID_TILE_REGION) * NUM_GRID_Y
                                               : ((rx * NUM_TILES_REGION) + ty) * NUM_GRID_Y ; 

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }
    
    connect
        (
            <pin DATA of <device *tile_r @ [sx,sy]>>   => <wire *data of <device *cram_ctrl @ [sx_bl,sy_bl]>>,  
            <pin DATAN of <device *tile_r @ [sx,sy]>>   => <wire *datan of <device *cram_ctrl @ [sx_bl,sy_bl]>> 
        );

};// end of function connect_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_half_region_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int loc_half,   //loc_half = 0,bottom half region;loc_half = 1, top half region

    string device_bl
)
{
    string tile_bl = device_bl;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (loc_half==0) ? rx * NUM_TILES_REGION * NUM_GRID_Y 
       : (rx * NUM_TILES_REGION + MID_TILE_REGION + 1) * NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }
    
      if(loc_half==0)
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>
          );
      }
      else
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device *cram_ctrl @ [sx_bl,sy_bl]>>
          );
      }
    
};// end of function connect_half_region_bl_input

/********************************************************************************
********************************************************************************/
function connect_wrenhan1_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 2;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string strVar = "CRAM_CTRL_WRENHAN1_TILE";
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }

    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[3231:1600] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[3231:1600] of <device *cram_ctrl @ [sx_bl,sy_bl]>>
      );

}//end of connect_wrenhan1_bl_input
/********************************************************************************
********************************************************************************/
function connect_drm_apm_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int loc_device,     //loc_device=0,bottom half region;loc_device=1,top half region
    string device_name
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (loc_device==0) ? (rx * NUM_TILES_REGION) * NUM_GRID_Y 
                         : (rx * NUM_TILES_REGION + MID_TILE_REGION + 1) * NUM_GRID_Y;

    string strVar = device_name;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }

    if(loc_device==0)
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[319:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[319:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
       
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[639:320] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[639:320] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[959:640] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[959:640] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[1279:960] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[1279:960] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,

          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[1599:1280] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[1599:1280] of <device *cram_ctrl @ [sx_bl,sy_bl]>>
        );
    }
    else
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[1951:1632] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[1951:1632] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[2271:1952] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[2271:1952] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
   
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[2591:2272] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[2591:2272] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[2911:2592] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[2911:2592] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[3231:2912] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[3231:2912] of <device *cram_ctrl @ [sx_bl,sy_bl]>>  
        );
    }

}//end of connect_drm_apm_bl_input
/********************************************************************************
********************************************************************************/
function connect_adc_bl_input
(
    unsigned int rx,        //rx is defined to be equal to LOC_ADC_REGION
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    string device_name
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx , sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (device_name != "CCS_TILE") ? rx * NUM_TILES_REGION * NUM_GRID_Y : (rx - 1) * NUM_TILES_REGION * NUM_GRID_Y;

    string strVar = device_name;
    string cram_ctrl = "CRAM_CTRL_50H_TILE";

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)  ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" 
                                        : "DATA_R_6_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)  ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" 
                                         : "DATAN_R_6_R2";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)  ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" 
                                        : "DATA_R_6_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                             (tx<tx_l4)  ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" 
                                         : "DATAN_R_6_R1";


    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                            (tx<tx_l4)  ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" 
                                        : "DATA_R_6_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                             (tx<tx_l4)  ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" 
                                         : "DATAN_R_6_R0";
    }

    if(device_name == "CCS_TILE")
    {
        connect
            (
                <pin DATA_1 of <device *strVar @[sx,sy]>>   => <wire *data[1599:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
                <pin DATAN_1 of <device *strVar @[sx,sy]>>  => <wire *datan[1599:0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>
            );
    }
    else    
    {
        connect
            (
                <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[3231:1600] of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
                <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[3231:1600] of <device *cram_ctrl @ [sx_bl,sy_bl]>>
            );

    }

};//end of function connect_adc_bl_input
/********************************************************************************
********************************************************************************/
function connect_srb_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string strVar = "SRB_TILE";
    string cram_ctrl = device_wl;

    if(rx==0)
    {
        connect
            (
                <pin ADDR of <device *strVar @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [23*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[505:480] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[505:480] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[641:616] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[641:616] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[849:824] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[849:824] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [41*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[985:960] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[985:960] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [48*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1229:1204] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[1229:1204] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
            );
    }
    else if(rx==1)
    {
        connect
            (
                <pin ADDR of <device *strVar @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device *strVar @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                  
                <pin ADDR of <device *strVar @ [23*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                  
                <pin ADDR of <device *strVar @ [27*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[505:480] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[505:480] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                  
                <pin ADDR of <device *strVar @ [31*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[641:616] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[641:616] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                  
                <pin ADDR of <device *strVar @ [37*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[849:824] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[849:824] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                  
                <pin ADDR of <device *strVar @ [41*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[985:960] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[985:960] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                  
                <pin ADDR of <device *strVar @ [48*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1229:1204] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                         : <wire *addr_u[1229:1204] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
            );
    }
    else if(rx==2)
    {
        if(ty <= mid_tile)
        {
            connect
                (
                    <pin ADDR of <device *strVar @ [2*NUM_GRID_X,sy]>>   =>  <wire *addr_d[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [6*NUM_GRID_X,sy]>>   =>  <wire *addr_d[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [10*NUM_GRID_X,sy]>>   =>  <wire *addr_d[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [23*NUM_GRID_X,sy]>>   =>  <wire *addr_d[729:704] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [27*NUM_GRID_X,sy]>>   =>  <wire *addr_d[865:840] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [31*NUM_GRID_X,sy]>>   =>  <wire *addr_d[1001:976] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [37*NUM_GRID_X,sy]>>   =>  <wire *addr_d[1209:1184] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [40*NUM_GRID_X,sy]>>   =>  <wire *addr_d[1309:1284] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [43*NUM_GRID_X,sy]>>   =>  <wire *addr_d[1409:1384] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [48*NUM_GRID_X,sy]>>   =>  <wire *addr_d[1589:1564] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

                );
        }
        else
        {
            connect
                (
                    <pin ADDR of <device *strVar @ [2*NUM_GRID_X,sy]>>   =>  <wire *addr_u[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [6*NUM_GRID_X,sy]>>   =>  <wire *addr_u[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [10*NUM_GRID_X,sy]>>   =>  <wire *addr_u[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [23*NUM_GRID_X,sy]>>   =>  <wire *addr_u[729:704] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [27*NUM_GRID_X,sy]>>   =>  <wire *addr_u[865:840] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [31*NUM_GRID_X,sy]>>   =>  <wire *addr_u[1001:976] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [37*NUM_GRID_X,sy]>>   =>  <wire *addr_u[1209:1184] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [41*NUM_GRID_X,sy]>>   =>  <wire *addr_u[1345:1320] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin ADDR of <device *strVar @ [48*NUM_GRID_X,sy]>>   =>  <wire *addr_u[1589:1564] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

                );
        }
    }
};//end of function connect_srb_wl_input
/********************************************************************************
********************************************************************************/
function connect_clma_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;

    if(rx==2)
    {
        connect
        (
            <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[71:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[71:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[207:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[207:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[343:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[343:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[523:488] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[523:488] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[559:524] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[559:524] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [19*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[631:596] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[631:596] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [21*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[703:668] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[703:668] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [24*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[767:732] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[767:732] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [28*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[903:868] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[903:868] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[975:940] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[975:940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1075:1040] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1075:1040] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1147:1112] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1147:1112] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1183:1148] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1183:1148] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1247:1212] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1247:1212] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
             
            <pin ADDR of <device CLMA_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1563:1528] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1563:1528] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );

            if(ty > mid_tile)
            {
                connect
                    (
                        <pin ADDR of <device CLMA_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1319:1284] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                                   : <wire *addr_u[1319:1284] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                        <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1419:1384] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                                   : <wire *addr_u[1419:1384] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
     
                    );
            }
    }
    else
    {
        connect
            (
                <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[71:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[71:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[207:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[207:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[343:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[343:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [24*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[407:372] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[407:372] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [28*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[543:508] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[543:508] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [30*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[615:580] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[615:580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [33*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[715:680] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[715:680] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[787:752] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[787:752] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [36*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[823:788] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[823:788] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[887:852] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[887:852] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [40*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[959:924] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[959:924] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1059:1024] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1059:1024] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMA_TILE @ [47*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1203:1168] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1203:1168] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
            );
    }
};//end of function connect_clma_wl_input
/********************************************************************************
********************************************************************************/
function connect_clms_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string read0_u = (rx==0) ? "READ2T0_UP_R2" : (rx==1) ? "READ2T0_UP_R1" : "READ2T0_UP_R0";
    string read0_d = (rx==0) ? "READ2T0_DN_R2" : (rx==1) ? "READ2T0_DN_R1" : "READ2T0_DN_R0";
    string read1_u = (rx==0) ? "READ2T1_UP_R2" : (rx==1) ? "READ2T1_UP_R1" : "READ2T1_UP_R0";
    string read1_d = (rx==0) ? "READ2T1_DN_R2" : (rx==1) ? "READ2T1_DN_R1" : "READ2T1_DN_R0";
    string maskn_d = (rx==0) ? "MASK_N_DN_R2"  : (rx==1) ? "MASK_N_DN_R1"  : "MASK_N_DN_R0";
    string maskn_u = (rx==0) ? "MASK_N_UP_R2"  : (rx==1) ? "MASK_N_UP_R1"  : "MASK_N_UP_R0";

    string cram_ctrl = device_wl;

    if(rx==2)
    {
        connect
            (
                <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[107:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[107:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[143:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[143:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[243:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[243:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[279:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[279:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[379:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[379:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[415:380] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[415:380] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[451:416] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[451:416] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[487:452] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[487:452] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[595:560] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[595:560] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[667:632] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[667:632] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[803:768] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[803:768] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[839:804] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[839:804] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                  
                <pin ADDR of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[939:904] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[939:904] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1039:1004] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[1039:1004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1111:1076] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[1111:1076] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1283:1248] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[1283:1248] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1455:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[1455:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1491:1456] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[1491:1456] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1527:1492] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[1527:1492] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                
                <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read0_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read0_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read0_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read0_u[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[0] of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
               
               
                <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read1_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read1_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read1_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *read1_u[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin READ[1] of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
               
               
                <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
               
                <pin MASK_N of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
 
            );

        if(ty > mid_tile)
        {
            connect
                (
                    <pin ADDR    of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1383:1348] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                                  : <wire *addr_u[1383:1348] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin READ[0] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                                 : <wire *read0_u[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin READ[1] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                                 : <wire *read1_u[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                    <pin MASK_N of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                                : <wire *maskn_u[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

                );
        }
    }
    else
    {
        connect
            (
                <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[107:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[107:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[143:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[143:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[243:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[243:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[279:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                          : <wire *addr_u[279:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[443:408] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[443:408] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[479:444] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[479:444] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[579:544] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[579:544] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[679:644] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[679:644] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[751:716] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[751:716] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[923:888] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[923:888] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1023:988] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1023:988] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1095:1060] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1095:1060] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1131:1096] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1131:1096] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                 
                <pin ADDR of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1167:1132] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1167:1132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
            
                <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read0_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read0_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read0_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[0] of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read0_u[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[0] of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read0_u[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read0_u[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read0_u[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read0_u[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[0] of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read0_u[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
            
                <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read1_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read1_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read1_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[1] of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                         : <wire *read1_u[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin READ[1] of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read1_u[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read1_u[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read1_u[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *read1_u[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin READ[1] of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *read1_u[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
            
                <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin MASK_N of <device CLMS_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *maskn_u[3] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
            
                <pin MASK_N of <device CLMS_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[4] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                          : <wire *maskn_u[5] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [29*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [32*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[8] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[9] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *maskn_u[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [45*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                             : <wire *maskn_u[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                    
                <pin MASK_N of <device CLMS_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                            : <wire *maskn_u[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>


     
            );
    }
};// end of function connect_clms_wl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    string cram_ctrl = device_wl;
    string ckeb = "CKEB_TILE";
    string iock = "IOCK_TILE";
    string cramsl0 = "CRAMSL0_TILE";
    string cramsl1 = "CRAMSL1_TILE";
    string cramsl3 = "CRAMSL3_TILE";

    int sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    if(rx==2)
    {
        connect
            (
                <pin ADDR_UP[9:8]  of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_u[1:0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_DN[9:8]  of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_d[1:0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_UP[7:0]  of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_u[35:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_DN[7:0]  of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_d[35:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR0_UP      of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_u[71:62] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR0_DN      of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_d[71:62] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [3*NUM_GRID_X,sy]>>    => <wire *addr_u[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [3*NUM_GRID_X,sy]>>    => <wire *addr_d[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[61:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[61:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [5*NUM_GRID_X,sy]>>    => <wire *addr_u[97:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [5*NUM_GRID_X,sy]>>    => <wire *addr_d[97:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[133:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[133:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [7*NUM_GRID_X,sy]>>    => <wire *addr_u[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [7*NUM_GRID_X,sy]>>    => <wire *addr_d[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[197:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[197:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [9*NUM_GRID_X,sy]>>    => <wire *addr_u[233:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [9*NUM_GRID_X,sy]>>    => <wire *addr_d[233:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[269:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[269:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [11*NUM_GRID_X,sy]>>    => <wire *addr_u[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [11*NUM_GRID_X,sy]>>    => <wire *addr_d[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[333:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[333:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [13*NUM_GRID_X,sy]>>    => <wire *addr_u[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [13*NUM_GRID_X,sy]>>    => <wire *addr_d[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [13*NUM_GRID_X,sy]>>   => <wire *addr_u[405:380] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [13*NUM_GRID_X,sy]>>   => <wire *addr_d[405:380] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [15*NUM_GRID_X,sy]>>    => <wire *addr_u[441:416] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [15*NUM_GRID_X,sy]>>    => <wire *addr_d[441:416] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [15*NUM_GRID_X,sy]>>   => <wire *addr_u[477:452] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [15*NUM_GRID_X,sy]>>   => <wire *addr_d[477:452] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [17*NUM_GRID_X,sy]>>    => <wire *addr_u[513:488] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [17*NUM_GRID_X,sy]>>    => <wire *addr_d[513:488] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [17*NUM_GRID_X,sy]>>   => <wire *addr_u[549:524] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [17*NUM_GRID_X,sy]>>   => <wire *addr_d[549:524] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [19*NUM_GRID_X,sy]>>    => <wire *addr_u[585:560] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [19*NUM_GRID_X,sy]>>    => <wire *addr_d[585:560] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [19*NUM_GRID_X,sy]>>   => <wire *addr_u[621:596] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [19*NUM_GRID_X,sy]>>   => <wire *addr_d[621:596] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [21*NUM_GRID_X,sy]>>    => <wire *addr_u[657:632] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [21*NUM_GRID_X,sy]>>    => <wire *addr_d[657:632] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [21*NUM_GRID_X,sy]>>   => <wire *addr_u[693:668] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [21*NUM_GRID_X,sy]>>   => <wire *addr_d[693:668] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [24*NUM_GRID_X,sy]>>    => <wire *addr_u[729:704] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [24*NUM_GRID_X,sy]>>    => <wire *addr_d[729:704] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [24*NUM_GRID_X,sy]>>   => <wire *addr_u[757:732] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [24*NUM_GRID_X,sy]>>   => <wire *addr_d[757:732] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [26*NUM_GRID_X,sy]>>    => <wire *addr_u[793:768] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [26*NUM_GRID_X,sy]>>    => <wire *addr_d[793:768] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[829:804] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[829:804] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [28*NUM_GRID_X,sy]>>    => <wire *addr_u[865:840] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [28*NUM_GRID_X,sy]>>    => <wire *addr_d[865:840] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[893:868] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[893:868] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [30*NUM_GRID_X,sy]>>    => <wire *addr_u[929:904] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [30*NUM_GRID_X,sy]>>    => <wire *addr_d[929:904] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[965:940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[965:940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [32*NUM_GRID_X,sy]>>    => <wire *addr_u[1001:976] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [32*NUM_GRID_X,sy]>>    => <wire *addr_d[1001:976] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[1029:1004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[1029:1004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [34*NUM_GRID_X,sy]>>    => <wire *addr_u[1065:1040] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [34*NUM_GRID_X,sy]>>    => <wire *addr_d[1065:1040] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[1101:1076] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[1101:1076] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [36*NUM_GRID_X,sy]>>    => <wire *addr_u[1137:1112] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [36*NUM_GRID_X,sy]>>    => <wire *addr_d[1137:1112] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[1173:1148] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[1173:1148] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [38*NUM_GRID_X,sy]>>    => <wire *addr_u[1209:1184] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [38*NUM_GRID_X,sy]>>    => <wire *addr_d[1209:1184] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[1237:1212] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[1237:1212] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [40*NUM_GRID_X,sy]>>    => <wire *addr_u[1273:1248] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [40*NUM_GRID_X,sy]>>    => <wire *addr_d[1273:1248] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[1309:1284] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[1309:1284] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [42*NUM_GRID_X,sy]>>    => <wire *addr_u[1345:1320] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [42*NUM_GRID_X,sy]>>    => <wire *addr_d[1345:1320] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[1373:1348] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[1373:1348] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [44*NUM_GRID_X,sy]>>    => <wire *addr_u[1409:1384] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [44*NUM_GRID_X,sy]>>    => <wire *addr_d[1409:1384] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1445:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1445:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [46*NUM_GRID_X,sy]>>    => <wire *addr_u[1481:1456] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [46*NUM_GRID_X,sy]>>    => <wire *addr_d[1481:1456] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1517:1492] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1517:1492] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [47*NUM_GRID_X,sy]>>    => <wire *addr_u[1553:1528] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [47*NUM_GRID_X,sy]>>    => <wire *addr_d[1553:1528] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [47*NUM_GRID_X,sy]>>   => <wire *addr_u[1589:1564] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [47*NUM_GRID_X,sy]>>   => <wire *addr_d[1589:1564] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 


                <pin ADDR_UP of <device *cramsl0 @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_u[107:98]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_d[107:98]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_u[143:134]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_d[143:134]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_u[207:198]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_d[207:198]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_u[243:234]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_d[243:234]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_u[279:270]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_d[279:270]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin ADDR_UP of <device *cramsl0 @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_u[343:334]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_d[343:334]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_u[379:370]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_d[379:370]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_u[415:406]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_d[415:406]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [14*NUM_GRID_X+3,sy]>>    => <wire *addr_u[451:442]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [14*NUM_GRID_X+3,sy]>>    => <wire *addr_d[451:442]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [15*NUM_GRID_X+3,sy]>>    => <wire *addr_u[487:478]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [15*NUM_GRID_X+3,sy]>>    => <wire *addr_d[487:478]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [16*NUM_GRID_X+3,sy]>>    => <wire *addr_u[523:514]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [16*NUM_GRID_X+3,sy]>>    => <wire *addr_d[523:514]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [17*NUM_GRID_X+3,sy]>>    => <wire *addr_u[559:550]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [17*NUM_GRID_X+3,sy]>>    => <wire *addr_d[559:550]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [18*NUM_GRID_X+3,sy]>>    => <wire *addr_u[595:586]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [18*NUM_GRID_X+3,sy]>>    => <wire *addr_d[595:586]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [19*NUM_GRID_X+3,sy]>>    => <wire *addr_u[631:622]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [19*NUM_GRID_X+3,sy]>>    => <wire *addr_d[631:622]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [20*NUM_GRID_X+3,sy]>>    => <wire *addr_u[667:658]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [20*NUM_GRID_X+3,sy]>>    => <wire *addr_d[667:658]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [21*NUM_GRID_X+3,sy]>>    => <wire *addr_u[703:694]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [21*NUM_GRID_X+3,sy]>>    => <wire *addr_d[703:694]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [24*NUM_GRID_X+3,sy]>>    => <wire *addr_u[767:758]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [24*NUM_GRID_X+3,sy]>>    => <wire *addr_d[767:758]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [25*NUM_GRID_X+3,sy]>>    => <wire *addr_u[803:794]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [25*NUM_GRID_X+3,sy]>>    => <wire *addr_d[803:794]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_u[839:830]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_d[839:830]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_u[903:894]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_d[903:894]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                
                <pin ADDR_UP of <device *cramsl0 @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_u[939:930]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_d[939:930]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_u[975:966]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_d[975:966]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin ADDR_UP of <device *cramsl0 @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1039:1030] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1039:1030] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1075:1066] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1075:1066] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                         
                <pin ADDR_UP of <device *cramsl0 @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1111:1102] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1111:1102] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1147:1138] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1147:1138] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1183:1174] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1183:1174] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                         
                <pin ADDR_UP of <device *cramsl0 @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1247:1238] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1247:1238] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1283:1274] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1283:1274] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1319:1310] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1319:1310] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                         
                <pin ADDR_UP of <device *cramsl0 @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1383:1374] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1383:1374] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1419:1410] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1419:1410] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1455:1446] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1455:1446] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                         
                <pin ADDR_UP of <device *cramsl0 @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1491:1482] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1491:1482] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1527:1518] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1527:1518] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

                <pin ADDR_UP of <device *cramsl0 @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1563:1554] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1563:1554] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl1 @ [10*NUM_GRID_X+3,sy]>>    => <wire *addr_u[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl1 @ [10*NUM_GRID_X+3,sy]>>    => <wire *addr_d[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                     
                <pin ADDR_UP of <device *cramsl1 @ [23*NUM_GRID_X+3,sy]>>    => <wire *addr_u[731:730] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl1 @ [23*NUM_GRID_X+3,sy]>>    => <wire *addr_d[731:730] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                         
                <pin ADDR_UP of <device *cramsl1 @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1003:1002] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl1 @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1003:1002] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin ADDR_UP of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_UP  of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[1592]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_DN  of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[1592]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                        
                <pin ADDR_UP of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1211:1210] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1211:1210] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_UP  of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1593]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_DN  of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1593]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                        
                <pin ADDR_UP of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1347:1346] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1347:1346] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_UP  of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1594]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_DN  of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1594]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>

            );
    }
    else
    {
        connect
            (
                <pin ADDR_UP[9:8] of <device  *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_u[1:0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_DN[9:8] of <device  *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_d[1:0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_UP[7:0] of <device  *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_u[35:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_DN[7:0] of <device  *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_d[35:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR0_UP      of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_u[71:62] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR0_DN      of <device *iock @ [1*NUM_GRID_X,sy]>>   => <wire *addr_d[71:62] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 

                <pin ADDR_U[25:0] of <device *ckeb @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[27:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[61:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[61:36] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[97:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[97:72] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[133:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[133:108] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[169:144] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[197:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[197:172] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[233:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[233:208] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[269:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[269:244] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[305:280] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[333:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[333:308] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [24*NUM_GRID_X,sy]>>   => <wire *addr_u[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [24*NUM_GRID_X,sy]>>   => <wire *addr_d[369:344] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [24*NUM_GRID_X,sy]>>   => <wire *addr_u[397:372] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [24*NUM_GRID_X,sy]>>   => <wire *addr_d[397:372] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[433:408] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[433:408] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[469:444] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[469:444] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[505:480] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[505:480] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[533:508] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[533:508] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[569:544] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[569:544] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[605:580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[605:580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[641:616] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[641:616] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[669:644] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[669:644] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[705:680] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[705:680] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[741:716] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[741:716] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[777:752] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[777:752] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[813:788] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[813:788] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[849:824] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[849:824] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[877:852] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[877:852] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[913:888] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[913:888] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[949:924] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[949:924] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[985:960] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[985:960] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[1013:988] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[1013:988] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1049:1024] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1049:1024] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1085:1060] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1085:1060] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1121:1096] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1121:1096] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1157:1132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1157:1132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin ADDR_U[25:0] of <device *ckeb @ [47*NUM_GRID_X,sy]>>   => <wire *addr_u[1193:1168] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[25:0] of <device *ckeb @ [47*NUM_GRID_X,sy]>>   => <wire *addr_d[1193:1168] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_U[51:26] of <device *ckeb @ [47*NUM_GRID_X,sy]>>   => <wire *addr_u[1229:1204] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_D[51:26] of <device *ckeb @ [47*NUM_GRID_X,sy]>>   => <wire *addr_d[1229:1204] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 


                <pin ADDR0_UP of <device *iock @ [48*NUM_GRID_X,sy]>>   => <wire *addr_u[1203:1194] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR0_DN of <device *iock @ [48*NUM_GRID_X,sy]>>   => <wire *addr_d[1203:1194] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_UP of <device  *iock @ [48*NUM_GRID_X,sy]>>   => <wire *addr_u[1239:1230] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR_DN of <device  *iock @ [48*NUM_GRID_X,sy]>>   => <wire *addr_d[1239:1230] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 


                <pin ADDR_UP of <device *cramsl0 @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_u[107:98]of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_d[107:98]of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_u[143:134] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_d[143:134] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_u[207:198] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_d[207:198] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_u[243:234] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_d[243:234] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                            
                <pin ADDR_UP of <device *cramsl0 @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_u[279:270] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_d[279:270] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin ADDR_UP of <device *cramsl0 @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_u[343:334] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_d[343:334] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [24*NUM_GRID_X+3,sy]>>    => <wire *addr_u[407:398] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [24*NUM_GRID_X+3,sy]>>    => <wire *addr_d[407:398] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [25*NUM_GRID_X+3,sy]>>    => <wire *addr_u[443:434] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [25*NUM_GRID_X+3,sy]>>    => <wire *addr_d[443:434] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_u[479:470] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_d[479:470] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_u[543:534] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_d[543:534] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_u[579:570] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_d[579:570] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_u[615:606] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_d[615:606] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_u[679:670] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_d[679:670] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_u[715:706] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_d[715:706] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_u[751:742] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_d[751:742] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_u[787:778] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [35*NUM_GRID_X+3,sy]>>    => <wire *addr_d[787:778] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_u[823:814] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_d[823:814] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_u[887:878] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_d[887:878] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_u[923:914] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_d[923:914] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_u[959:950] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_d[959:950] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin ADDR_UP of <device *cramsl0 @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1023:1014]of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1023:1014]of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1059:1050] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1059:1050] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1095:1086] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1095:1086] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1131:1122] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1131:1122] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                <pin ADDR_UP of <device *cramsl0 @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1167:1158] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl0 @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1167:1158] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                             
                
                <pin ADDR_UP of <device *cramsl1 @ [10*NUM_GRID_X+3,sy]>>    => <wire *addr_u[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl1 @ [10*NUM_GRID_X+3,sy]>>    => <wire *addr_d[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                         
                <pin ADDR_UP of <device *cramsl1 @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_u[643:642] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl1 @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_d[643:642] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin ADDR_UP of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_UP  of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[1240]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_DN  of <device *cramsl3 @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[1240]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                         
                <pin ADDR_UP of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[851:850] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[851:850] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_UP  of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1241]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_DN  of <device *cramsl3 @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1241]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                         
                <pin ADDR_UP of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[987:986] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin ADDR_DN of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[987:986] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_UP  of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1242]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWL_DN  of <device *cramsl3 @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1242]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                
            );
    }
};//end of function connect_ckeb_wl_input
/********************************************************************************
********************************************************************************/
function connect_drm_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl,
    string device_drm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;

    string cram_ctrl = device_wl;
    string drm = device_drm;

    int mid_tile = MID_TILE_REGION;

    string addr_u   = (rx==0) ? "ADDR_UP_R2"         : (rx==1) ? "ADDR_UP_R1"        : "ADDR_UP_R0";
    string addr_d   = (rx==0) ? "ADDR_DN_R2"         : (rx==1) ? "ADDR_DN_R1"        : "ADDR_DN_R0";
    string madf0_u  = (rx==0) ? "FRAME_ADDR_OU0_R2"  : (rx==1) ? "FRAME_ADDR_OU0_R1" : "FRAME_ADDR_OU0_R0";
    string madf0_d  = (rx==0) ? "FRAME_ADDR_OD0_R2"  : (rx==1) ? "FRAME_ADDR_OD0_R1" : "FRAME_ADDR_OD0_R0";
    string madf1_u  = (rx==0) ? "FRAME_ADDR_OU1_R2"  : (rx==1) ? "FRAME_ADDR_OU1_R1" : "FRAME_ADDR_OU1_R0";
    string madf1_d  = (rx==0) ? "FRAME_ADDR_OD1_R2"  : (rx==1) ? "FRAME_ADDR_OD1_R1" : "FRAME_ADDR_OD1_R0";
    string madf2_u  = (rx==0) ? "FRAME_ADDR_OU2_R2"  : (rx==1) ? "FRAME_ADDR_OU2_R1" : "FRAME_ADDR_OU2_R0";
    string madf2_d  = (rx==0) ? "FRAME_ADDR_OD2_R2"  : (rx==1) ? "FRAME_ADDR_OD2_R1" : "FRAME_ADDR_OD2_R0";
    string mce_u    = (rx==0) ? "MCE_OU_R2"          : (rx==1) ? "MCE_OU_R1"         : "MCE_OU_R0";
    string mce_d    = (rx==0) ? "MCE_OD_R2"          : (rx==1) ? "MCE_OD_R1"         : "MCE_OD_R0";
    string mwr_u    = (rx==0) ? "MWR_OU_R2"          : (rx==1) ? "MWR_OU_R1"         : "MWR_OU_R0";
    string mwr_d    = (rx==0) ? "MWR_OD_R2"          : (rx==1) ? "MWR_OD_R1"         : "MWR_OD_R0";
    string mclkb_u  = (rx==0) ? "MCLKB_OU_R2"        : (rx==1) ? "MCLKB_OU_R1"       : "MCLKB_OU_R0";
    string mclkb_d  = (rx==0) ? "MCLKB_OD_R2"        : (rx==1) ? "MCLKB_OD_R1"       : "MCLKB_OD_R0";

    if((rx==0)||(rx==1))
    {
        connect
            (
                <pin ADDR of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *addr_d[851:850] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[851:850] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *addr_d[987:986] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[987:986] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin MADF of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *madf0_u[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MADF of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *madf1_u[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MADF of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *madf2_u[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin MWL  of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1240] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1240] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin MWL  of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *addr_d[1241] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1241] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin MWL  of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *addr_d[1242] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                       : <wire *addr_u[1242] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin MCE of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mce_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mce_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MCE of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mce_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mce_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MCE of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mce_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mce_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin MWR of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mwr_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mwr_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWR of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mwr_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mwr_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWR of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mwr_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mwr_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin MCLKB of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mclkb_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                        : <wire *mclkb_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MCLKB of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mclkb_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                        : <wire *mclkb_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MCLKB of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mclkb_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                        : <wire *mclkb_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
            );
    }
    else 
    {
        connect
            (
                <pin ADDR of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[171:170] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1211:1210] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[1211:1210] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin MADF of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *madf0_u[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MADF of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *madf1_u[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin MWL  of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1592] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[1592] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin MWL  of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1593] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                      : <wire *addr_u[1593] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                <pin MCE of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mce_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mce_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MCE of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mce_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mce_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                                                                                                                      
                <pin MWR of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mwr_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mwr_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MWR of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mwr_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                      : <wire *mwr_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                <pin MCLKB of <device *drm @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mclkb_d[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                        : <wire *mclkb_u[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                <pin MCLKB of <device *drm @ [37*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *mclkb_d[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                        : <wire *mclkb_u[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
            );
        if(ty > mid_tile)
        {
            connect
                (
                    <pin ADDR of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *addr_d[1347:1346] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1347:1346] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                    <pin MADF of <device *drm @ [41*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *madf2_u[6:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                    <pin MWL  of <device *drm @ [41*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile)  ? <wire *addr_d[1594] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                           : <wire *addr_u[1594] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                
                    <pin MCE of <device *drm @ [41*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mce_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *mce_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                    <pin MWR of <device *drm @ [41*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *mwr_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *mwr_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
                
                    <pin MCLKB of <device *drm @ [41*NUM_GRID_X+3,sy]>> => (ty<=mid_tile)  ? <wire *mclkb_d[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                           : <wire *mclkb_u[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                );
        }
    }
};//end of function connect_drm_wl_input
/********************************************************************************
********************************************************************************/
function connect_apm_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl,
    string device_apm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;

    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;
    string apm = device_apm;

    if((rx==0)||(rx==1))
    {
        connect
            (
                <pin ADDR of <device *apm @ [10*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR of <device *apm @ [31*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[643:642] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[643:642] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
            );
    }
    else
    {
        connect
            (
                <pin ADDR of <device *apm @ [10*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[307:306] of <device *cram_ctrl @ [sx_wl,sy_wl]>>, 
                <pin ADDR of <device *apm @ [31*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile)  ? <wire *addr_d[1003:1002] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                        : <wire *addr_u[1003:1002] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
            );
    }

};// end of function connect_apm_wl_input





/********************************************************************************
********************************************************************************/
function connect_pll_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    
    string device_wl,
    string device_pll
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;

    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;
    string pll = device_pll;

    if((rx==0)||(rx==1))
    {
      connect
        (   
          <pin ADDR of <device *pll @ [1*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[29:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                              : <wire *addr_u[29:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,


          <pin ADDR of <device *pll @ [49*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1231:1230] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                              : <wire *addr_u[1231:1230] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );
    }
    else
    {
      connect
        (   
          <pin ADDR of <device *pll @ [1*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[29:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                              : <wire *addr_u[29:28] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );
    }


}//end of connect_pll_wl_input
/********************************************************************************
********************************************************************************/
function connect_iol_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl,
    string device_iol
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;

    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;
    string iol = device_iol;
    


    if((rx==0)||(rx==1))
    {
      connect
        (   
          <pin ADDR of <device *iol @ [2*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                : <wire *addr_u[35:30] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device *iol @ [48*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1237:1232] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                                : <wire *addr_u[1237:1232] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );
    }
    else
    {
      connect
        (   
          <pin ADDR of <device *iol @ [2*NUM_GRID_X+3,sy]>> => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                              : <wire *addr_u[35:30] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );
    }

}//end of connect_iol_wl_input
/********************************************************************************
********************************************************************************/
function connect_iob_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl,
    string device_iob,
    string device_hsst
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx * NUM_TILES_REGION) * NUM_GRID_Y;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;
    string iob = device_iob;
    string hsst = device_hsst;


    if((rx==0)||(rx==1))
    {
      connect
        (   
          <pin ADDR_UP[1:0] of <device *iob @ [0,sy]>>   => <wire *addr_u[1:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device *iob @ [0,sy]>>   => <wire *addr_d[1:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP[1:0] of <device *iob @ [50*NUM_GRID_X,sy]>>   => <wire *addr_u[1239:1238] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device *iob @ [50*NUM_GRID_X,sy]>>   => <wire *addr_d[1239:1238] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (   

          <pin ADDR_UP[1:0] of <device *iob @ [0,sy]>>   => <wire *addr_u[1:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device *iob @ [0,sy]>>   => <wire *addr_d[1:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device *hsst @ [48*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1591:1590] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device *hsst @ [48*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1591:1590] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );
    }

}//end of connect_iob_wl_input
/********************************************************************************
********************************************************************************/
function connect_cramsl2_wl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx, sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;

    connect
      (   
        <pin ADDR of <device CRAMSL2_TILE @ [sx,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[731:730] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
                                                                          : <wire *addr_u[731:730] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_cramsl2_wl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_wl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl,
    string device_uscm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx, sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string addr1_u = (rx==0) ? "ADDR_UP_R1" : (rx==1) ? "ADDR_UP_R2" : "ADDR_UP_R2";
    string addr1_d = (rx==0) ? "ADDR_DN_R1" : (rx==1) ? "ADDR_DN_R2" : "ADDR_DN_R2";

    string cram_ctrl = device_wl;
    string uscm = device_uscm;


    if((rx==0)||(rx==1))
    {
        connect
            (
              <pin ADDR0_UP of <device *uscm @ [sx,sy]>>   => <wire *addr_u[507:506] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
              <pin ADDR0_DN of <device *uscm @ [sx,sy]>>   => <wire *addr_d[507:506] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

              <pin ADDR1_UP of <device *uscm @ [sx,sy]>>   => <wire *addr1_u[507:506] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
              <pin ADDR1_DN of <device *uscm @ [sx,sy]>>   => <wire *addr1_d[507:506] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

            );
    }
    else
    {
        connect
            (
              <pin ADDR0_UP of <device *uscm @ [sx,sy]>>   => <wire *addr_u[867:866] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
              <pin ADDR0_DN of <device *uscm @ [sx,sy]>>   => <wire *addr_d[867:866] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

            );
    }
};// end of function connect_uscm_wl_input
/********************************************************************************
********************************************************************************/
function connect_adc_wl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_wl,
    unsigned int ty_wl,

    unsigned int rx_ccs,

    string device_wl,
    string device_adc
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx, sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (rx * NUM_TILES_REGION) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;
    string adc = device_adc;

   connect
     (   
        <pin ADDR_UP of <device *adc @[sx,sy]>>   => <wire *addr_u[371:370] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
        <pin ADDR_DN of <device *adc @[sx,sy]>>   => <wire *addr_d[371:370] of <device *cram_ctrl @[sx_wl,sy_wl]>>
     );

    string addr1_d = (rx==0) ? "ADDR_DN_R1" : (rx==1) ? "ADDR_DN_R0" : "ADDR_DN_R2";
    if(rx==rx_ccs)
    {
       connect
         (   
            <pin ADDR_DN1 of <device *adc @[sx,sy]>>   => <wire *addr1_d[371:370] of <device *cram_ctrl @[sx_wl,sy_wl]>>
         );  
    }

}//end of connect_adc_wl_input
/********************************************************************************
********************************************************************************/
function connect_pcie_wl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_wl,
    unsigned int ty_wl,

    string device_wl,
    string device_pcie
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx, sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (rx * NUM_TILES_REGION) * NUM_GRID_Y;

    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string cram_ctrl = device_wl;
    string pcie = device_pcie;


   connect
     (   
        <pin ADDR               of <device *pcie @ [sx,sy]>>  => <wire *addr_d[1311:1310] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

        <pin FRAME_ADDR_BLINT   of <device *pcie @ [sx,sy]>>  => <wire FRAME_ADDR_BLINT of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin COLUMN_ADDR_BLINT  of <device *pcie @ [sx,sy]>>  => <wire COLUMN_ADDR_BLINT of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin READ               of <device *pcie @ [sx,sy]>>  => <wire READ_BLINT of <device *cram_ctrl @ [sx_wl,sy_wl]>>
     );

}//end of connect_uscm_wl_input
/********************************************************************************
********************************************************************************/
function connect_pll_iconst_input
(
    unsigned int rx,
    unsigned int tx_pll,
    unsigned int ty_gpll,
    string device_iob
)
{
    int sx_pll = tx_pll * NUM_GRID_X;
    int sx_iob = (tx_pll==1) ? 0 : (tx_pll+1)*NUM_GRID_X;
    int sy_iob = (rx * NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_gpll = (rx * NUM_TILES_REGION + ty_gpll) * NUM_GRID_Y;
    int sy_ppll = (rx * NUM_TILES_REGION) * NUM_GRID_Y;
    string iob = device_iob;


    connect
      (   
        <pin IREF0_10U of <device GPLL_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[0] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device GPLL_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[1] of <device *iob @ [sx_iob,sy_iob]>>,

        <pin IREF0_10U of <device PPLL_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[2] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device PPLL_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[3] of <device *iob @ [sx_iob,sy_iob]>>

      );


}//end of connect_pll_wl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_gs_input
(
    unsigned int rx,
    unsigned int l_tx_ckeb[],
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    unsigned int tx_ckeb2_l,
    unsigned int tx_ckeb2_r,
    unsigned int tx_iock_l,
    unsigned int tx_iock_r,

    string device_bl
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx * NUM_TILES_REGION + MID_TILE_REGION) * NUM_GRID_Y;

    string cram_ctrl = device_bl;
    string grs_n, gwen, pu_n, por_n_1p8, prcfg_n, rst_n, gouten, glogen, por_n;

    int tx,tx_tmp;
    foreach tx( l_tx_ckeb )
    {
      sx = tx * NUM_GRID_X;
      string strVar = ((tx==tx_ckeb2_l)||(tx==tx_ckeb2_r)) ? "CKEB2_TILE" : ((tx==tx_iock_l)||(tx==tx_iock_r)) ? "IOCK_TILE" : "CKEB_TILE";

    if(rx==0)          
    {
        grs_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "GRS_N_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R2[2]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R2[5]" 
                                          : "GRS_N_OR_R2[6]";
  
        gwen = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GWEN_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R2[2]" :
                             (tx<tx_l4)   ? "GWEN_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R2[5]" 
                                          : "GWEN_OR_R2[6]";
  
        pu_n = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R2[2]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R2[5]" 
                                          : "PUP_REL_N_OR_R2[6]";
  
        por_n_1p8 = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R2[0]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R2[1]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R2[2]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R2[3]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R2[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R2[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R2[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R2[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R2[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R2[5]" 
                                               : "POR_N_1P8_OR_R2[6]";
  
        prcfg_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R2[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R2[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R2[2]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R2[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R2[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R2[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R2[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R2[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R2[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R2[5]" 
                                            : "PRCFG_N_OR_R2[6]";
  
        rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R2[2]" :
                             (tx<tx_l4)   ? "RST_N_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R2[5]" 
                                          : "RST_N_OR_R2[6]";

        gouten = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GOUTEN_OL_R2[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R2[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R2[2]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R2[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R2[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R2[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R2[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R2[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R2[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R2[5]" 
                                            : "GOUTEN_OR_R2[6]";
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R2[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R2[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R2[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R2[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R2[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R2[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R2[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R2[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R2[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R2[5]" 
                                                    : "GLOGEN_OR_R2[6]" ;
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R2[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R2[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R2[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R2[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R2[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R2[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R2[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R2[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R2[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R2[5]" 
                                                    : "POR_N_OR_R2[6]";
        
    }
    else if(rx==1)
    {
        grs_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "GRS_N_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R1[2]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R1[5]" 
                                          : "GRS_N_OR_R1[6]";
  
        gwen = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GWEN_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R1[2]" :
                             (tx<tx_l4)   ? "GWEN_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R1[5]" 
                                          : "GWEN_OR_R1[6]";
  
        pu_n = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R1[2]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R1[5]" 
                                          : "PUP_REL_N_OR_R1[6]";
  
        por_n_1p8 = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R1[0]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R1[1]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R1[2]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R1[3]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R1[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R1[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R1[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R1[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R1[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R1[5]" 
                                               : "POR_N_1P8_OR_R1[6]";
  
        prcfg_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R1[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R1[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R1[2]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R1[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R1[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R1[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R1[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R1[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R1[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R1[5]" 
                                            : "PRCFG_N_OR_R1[6]";
  
        rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R1[2]" :
                             (tx<tx_l4)   ? "RST_N_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R1[5]" 
                                          : "RST_N_OR_R1[6]";

        gouten = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GOUTEN_OL_R1[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R1[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R1[2]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R1[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R1[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R1[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R1[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R1[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R1[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R1[5]" 
                                            : "GOUTEN_OR_R1[6]";
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R1[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R1[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R1[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R1[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R1[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R1[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R1[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R1[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R1[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R1[5]" 
                                                    : "GLOGEN_OR_R1[6]" ;
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R1[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R1[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R1[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R1[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R1[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R1[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R1[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R1[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R1[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R1[5]" 
                                                    : "POR_N_OR_R1[6]";
        
    }
    else
    {
        grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R0[5]" 
                                          : "GRS_N_OR_R0[6]";

        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R0[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R0[5]" 
                                          : "GWEN_OR_R0[6]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R0[5]" 
                                          : "PUP_REL_N_OR_R0[6]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R0[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R0[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R0[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R0[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R0[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R0[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R0[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R0[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R0[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R0[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R0[5]" 
                                               : "POR_N_1P8_OR_R0[6]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R0[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R0[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R0[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R0[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R0[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R0[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R0[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R0[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R0[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R0[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R0[5]" 
                                            : "PRCFG_N_OR_R0[6]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R0[5]" 
                                          : "RST_N_OR_R0[6]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R0[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R0[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R0[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R0[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R0[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R0[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R0[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R0[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R0[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R0[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R0[5]" 
                                            : "GOUTEN_OR_R0[6]";
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R0[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R0[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-1))) ? "GLOGEN_OL_R0[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-1))) ? "GLOGEN_OL_R0[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-1))) ? "GLOGEN_OL_R0[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R0[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R0[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R0[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R0[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R0[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R0[5]" 
                                                    : "GLOGEN_OR_R0[6]" ;
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R0[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R0[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-1))) ? "POR_N_OL_R0[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-1))) ? "POR_N_OL_R0[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-1))) ? "POR_N_OL_R0[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R0[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R0[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R0[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R0[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R0[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R0[5]" 
                                                    : "POR_N_OR_R0[6]" ;

    }


    connect
        (
            <pin GOUTEN_IN      of <device *strVar @[sx,sy]>>   => <wire *gouten    of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin GRS_N_IN       of <device *strVar @[sx,sy]>>   => <wire *grs_n     of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin GWEN_IN        of <device *strVar @[sx,sy]>>   => <wire *gwen      of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin PUP_REL_N_IN   of <device *strVar @[sx,sy]>>   => <wire *pu_n      of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin POR_N_1P8_IN   of <device *strVar @[sx,sy]>>   => <wire *por_n_1p8 of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin PRCFG_N_IN     of <device *strVar @[sx,sy]>>   => <wire *prcfg_n   of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin RST_N_IN       of <device *strVar @[sx,sy]>>   => <wire *rst_n     of <device *cram_ctrl @ [sx_bl,sy_bl]>>
        );
    

      int tile_j;
      int i = 0;
      int tile_e;
      int tile_e_1 = 0;
      string ckeb_w = "CKEB_TILE";
      string ckeb_e = "CKEB_TILE";

      //Caculate the east source tile index value, and find the tile device name of source tile
      for(tile_j=tx+1;tile_j<=tx_bl;tile_j=tile_j+1)
      {
        foreach tx_tmp( l_tx_ckeb )
        {
          if(tile_j==tx_tmp)
          {
            tile_e = tile_j;
            i = i + 1;
            break;
          }        
        }
        if(i==1)
        {
          tile_e_1 = tile_e;
          ckeb_e = ((tile_e==tx_ckeb2_l)||(tile_e==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
        }
      }

      i = 0;
      int tile_w;
      int tile_w_1 = 0;

      //Caculate the west source tile index value, and find the tile device name of source tile
      for(tile_j=tx-1;tile_j>=tx_bl;tile_j=tile_j-1)
      {
        foreach tx_tmp( l_tx_ckeb )
        {
          if(tile_j==tx_tmp)
          {
            tile_w = tile_j;
            i = i + 1;
            break;
          }        
        }
        if(i==1)
        {
          tile_w_1 = tile_w;
          ckeb_w = ((tile_w==tx_ckeb2_l)||(tile_w==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
        }
      }

      int site_e_1 = tile_e_1 * NUM_GRID_X;
      int site_w_1 = tile_w_1 * NUM_GRID_X;

      int flag = ((tx==(tx_bl-1))||(tx==(tx_bl-2))||(tx==(tx_bl+2))||(tx==(tx_bl+1))||(tx==(tx_l1-1))||(tx==(tx_l1-2))||
                  (tx==(tx_l2-1))||(tx==(tx_l2-2))||(tx==(tx_l3-1))||(tx==(tx_l3-2))||(tx==(tx_l4-1))||(tx==(tx_l4-2))||
                  (tx==(tx_r1+1))||(tx==(tx_r1+2))||(tx==(tx_r2+1))||(tx==(tx_r2+2))||(tx==(tx_r3+1))||(tx==(tx_r3+2))||
                  (tx==(tx_r4+1))||(tx==(tx_r4+2))||(tx==(tx_r5+1))||(tx==(tx_r5+2))||(tx==(tx_r6+1))||(tx==(tx_r6+2))||
                  ((tx==11)&&((rx==1)||(rx==0))));
   

    if(tx==tx_iock_l)
    {
      connect
        (
          <pin GLOGEN_IN  of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>,
          <pin POR_N_IN   of <device *strVar @[sx,sy]>>       =>  <wire POR_N_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>
        );  
    }
    else if(tx==tx_iock_r)
    {
      connect
        (
          <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>,
          <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>
        );  
    }
    else 
    {
      if(tx<tx_bl)
      {
        connect
         (
            <pin GLOGEN_IN  of <device *strVar @[sx,sy]>>  => <wire GLOGEN_NEXT of <device *strVar @[sx,sy]>>,
            <pin POR_N_IN  of <device *strVar @[sx,sy]>>   => <wire POR_N_NEXT of <device *strVar @[sx,sy]>>
         );
        if(flag==1)
        {
          connect
            (
              <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>       => <wire *glogen of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
              <pin POR_N_IN1 of <device *strVar @[sx,sy]>>        => <wire *por_n of <device *cram_ctrl @ [sx_bl,sy_bl]>>
            );
        }
        else
        {
          connect
            (
              <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>,
              <pin POR_N_IN1 of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>
            );       
        }
      }
      else
      {
        connect
         (
            <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>  => <wire GLOGEN_NEXT0_OUT of <device *strVar @[sx,sy]>>,
            <pin POR_N_IN1 of <device *strVar @[sx,sy]>>   => <wire POR_N_NEXT0_OUT of <device *strVar @[sx,sy]>>
         );
        if(flag==1)
        {                     
          connect
            (
              <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire *glogen of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
              <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire *por_n of <device *cram_ctrl @ [sx_bl,sy_bl]>>
            );
        }
        else
        {
          connect
            (
              <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>,
              <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>
            );       
        }
      }
    }
    }

};//end of function connect_ckeb_gs_input
/********************************************************************************
********************************************************************************/
function connect_cram_wrenhan_gs_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    string device_bl,
    string device_wrenhan
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sy = (rx * NUM_TILES_REGION + MID_TILE_REGION) * NUM_GRID_Y;
    sx = tx * NUM_GRID_X + 2;

    string cram_ctrl = device_bl;
    string strVar = device_wrenhan;

    string erase,prog,rst_n,wl_on;

    if(rx==0)
    {
      erase =((tx>=tx_l2)&&(tx<=tx_bl)) ? "ERASE_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R2[2]" :
                           (tx<tx_l4)   ? "ERASE_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R2[5]" 
                                        : "ERASE_OR_R2[6]";

      prog = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PROG_ON_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R2[2]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R2[5]" 
                                        : "PROG_ON_OR_R2[6]";

      rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R2[2]" :
                           (tx<tx_l4)   ? "RST_N_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R2[5]" 
                                        : "RST_N_OR_R2[6]";

      wl_on= ((tx>=tx_l2)&&(tx<=tx_bl)) ? "WL_ON_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R2[2]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R2[5]" 
                                        : "WL_ON_OR_R2[6]";
 
    }
    else if(rx==1)
    {
      erase =((tx>=tx_l2)&&(tx<=tx_bl)) ? "ERASE_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R1[2]" :
                           (tx<tx_l4)   ? "ERASE_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R1[5]" 
                                        : "ERASE_OR_R1[6]";

      prog = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PROG_ON_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R1[2]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R1[5]" 
                                        : "PROG_ON_OR_R1[6]";

      rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R1[2]" :
                           (tx<tx_l4)   ? "RST_N_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R1[5]" 
                                        : "RST_N_OR_R1[6]";

      wl_on= ((tx>=tx_l2)&&(tx<=tx_bl)) ? "WL_ON_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R1[2]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R1[5]" 
                                        : "WL_ON_OR_R1[6]";

    }
    else
    {
      erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R0[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R0[5]" 
                                        : "ERASE_OR_R0[6]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R0[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R0[5]" 
                                        : "PROG_ON_OR_R0[6]";

      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R0[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R0[5]" 
                                        : "RST_N_OR_R0[6]";

      wl_on= ((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R0[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R0[5]" 
                                        : "WL_ON_OR_R0[6]";

    }

    connect
        (
            <pin ERASE    of <device *strVar @[sx,sy]>> => <wire *erase  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin PROG_ON  of <device *strVar @[sx,sy]>> => <wire *prog   of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin RST_N    of <device *strVar @[sx,sy]>> => <wire *rst_n  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
            <pin WL_ON    of <device *strVar @[sx,sy]>> => <wire *wl_on  of <device *cram_ctrl @ [sx_bl,sy_bl]>>

        );
};//end of function connect_cram_wrenhan_gs_input
/********************************************************************************
********************************************************************************/
function connect_cram_ctrl_gs_input
(
    unsigned int rx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,

    string device_bl
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sy = (rx * NUM_TILES_REGION + MID_TILE_REGION) * NUM_GRID_Y;

    int sx_l1 = (tx_l1 + 1) * NUM_GRID_X;
    int sx_l2 = (tx_l2 + 1) * NUM_GRID_X;
    int sx_l3 = (tx_l3 + 1) * NUM_GRID_X;
    int sx_l4 = (tx_l4 + 1) * NUM_GRID_X;
    int sx_r1 = tx_r1 *NUM_GRID_X;
    int sx_r2 = tx_r2 *NUM_GRID_X;
    int sx_r3 = tx_r3 *NUM_GRID_X;
    int sx_r4 = tx_r4 *NUM_GRID_X;
    int sx_r5 = tx_r5 *NUM_GRID_X;
    int sx_r6 = tx_r6 *NUM_GRID_X;

    string cram_ctrl = device_bl;
    string por_n_l,por_n_r,glogen_l,glogen_r;
    string por_n,glogen;

    int tx,tx_tmp;

    if(rx==0)
    {
      por_n_l   = "POR_N_IL_R2";
      por_n_r   = "POR_N_IR_R2";
      glogen_l  = "GLOGEN_IL_R2";
      glogen_r  = "GLOGEN_IR_R2";
      por_n     = "POR_N_OL_R2";
      glogen    = "GLOGEN_OL_R2";
    }
    else if(rx==1)
    {
      por_n_l   = "POR_N_IL_R1";
      por_n_r   = "POR_N_IR_R1";
      glogen_l  = "GLOGEN_IL_R1";
      glogen_r  = "GLOGEN_IR_R1";
      por_n     = "POR_N_OL_R1";
      glogen    = "GLOGEN_OL_R1";
    }
    else          
    {
      por_n_l   = "POR_N_IL_R0";
      por_n_r   = "POR_N_IR_R0";
      glogen_l  = "GLOGEN_IL_R0";
      glogen_r  = "GLOGEN_IR_R0";
      por_n     = "POR_N_OL_R0";
      glogen    = "GLOGEN_OL_R0";
    }

    if(rx==2)
    {
      connect
        (
          <pin *por_n_l[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l1,sy]>>,
          <pin *por_n_l[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l2,sy]>>,
          <pin *por_n_l[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *por_n_l[3] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *por_n_r[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *por_n_r[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *por_n_r[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *por_n_r[3] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *por_n_r[4] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *por_n_r[5] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r6,sy]>>,

          <pin *glogen_l[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l1,sy]>>,
          <pin *glogen_l[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l2,sy]>>,
          <pin *glogen_l[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *glogen_l[3] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *glogen_r[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *glogen_r[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *glogen_r[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *glogen_r[3] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *glogen_r[4] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *glogen_r[5] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r6,sy]>>
        );
    }
    else
    {
      connect
        (
          <pin *por_n_l[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire *por_n[0]       of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin *por_n_l[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *por_n_l[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *por_n_r[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *por_n_r[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *por_n_r[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *por_n_r[3] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *por_n_r[4] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *por_n_r[5] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT      of <device CKEB_TILE @[sx_r6,sy]>>,

          <pin *glogen_l[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire *glogen[0]       of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
          <pin *glogen_l[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *glogen_l[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *glogen_r[0] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *glogen_r[1] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *glogen_r[2] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *glogen_r[3] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *glogen_r[4] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *glogen_r[5] of <device *cram_ctrl @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT      of <device CKEB_TILE @[sx_r6,sy]>>
        );
    }


};//end of function connect_cram_ctrl_gs_input
/********************************************************************************
********************************************************************************/
function connect_iob_gs
(
    string type_lr,
    unsigned int bank,
    unsigned int bank_top,
    unsigned int num_tile_x,
    unsigned int num_region,

    unsigned int tx_bl,
    unsigned int ty_bl,

    string device_bl,
    string device_iob
)
{
    int tx,tx_iock;
    if(type_lr == "L")
    {
      tx = 0;
      tx_iock = IOCK_TILE_X_L;
    }
    else
    {
      tx = num_tile_x-1;
      tx_iock = IOCK_TILE_X_R;
    }
  
    int sx = tx * NUM_GRID_X;
  
    int rx = num_region + bank_top -1 -bank;
    int sy_iob = rx * NUM_TILES_REGION * NUM_GRID_Y;
  
    string iob = device_iob;
    string bsmode1, bsmode2, bsmode3, gouten, shift, update, bsrrst, glogen, por_n;
  
    if(type_lr=="L")
    {
      bsmode1 = (rx==0) ? "BSRMODE1_OL_R2"    : (rx==1) ? "BSRMODE1_OL_R1"    : "BSRMODE1_OL_R0";
      bsmode2 = (rx==0) ? "BSRMODE2_OL_R2"    : (rx==1) ? "BSRMODE2_OL_R1"    : "BSRMODE2_OL_R0";
      bsmode3 = (rx==0) ? "BSRMODE3_OL_R2"    : (rx==1) ? "BSRMODE3_OL_R1"    : "BSRMODE3_OL_R0";
      shift   = (rx==0) ? "BSRSHIFT_OL_R2"    : (rx==1) ? "BSRSHIFT_OL_R1"    : "BSRSHIFT_OL_R0";
      update  = (rx==0) ? "BSRUPDATE_OL_R2"   : (rx==1) ? "BSRUPDATE_OL_R1"   : "BSRUPDATE_OL_R0";
      bsrrst  = (rx==0) ? "BSRRST_OL_R2"      : (rx==1) ? "BSRRST_OL_R1"      : "BSRRST_OL_R0";
    }
    else
    {
      bsmode1 = (rx==1) ? "BSRMODE1_OR_R1"  : "BSRMODE1_OR_R2";
      bsmode2 = (rx==1) ? "BSRMODE2_OR_R1"  : "BSRMODE2_OR_R2";
      bsmode3 = (rx==1) ? "BSRMODE3_OR_R1"  : "BSRMODE3_OR_R2";
      shift   = (rx==1) ? "BSRSHIFT_OR_R1"  : "BSRSHIFT_OR_R2";
      update  = (rx==1) ? "BSRUPDATE_OR_R1" : "BSRUPDATE_OR_R2";
      bsrrst  = (rx==1) ? "BSRRST_OR_R1"    : "BSRRST_OR_R2";

    }
  
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_X;
    string cram_ctrl = device_bl;
    int sx_iock = tx_iock * NUM_GRID_X;
    int sy_iock = (rx * NUM_TILES_REGION+25) * NUM_GRID_Y;
  
    connect
      (
        <pin BSRMODE1   of <device *iob @ [sx,sy_iob]>> => <wire *bsmode1   of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BSRMODE2   of <device *iob @ [sx,sy_iob]>> => <wire *bsmode2   of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BSRMODE3   of <device *iob @ [sx,sy_iob]>> => <wire *bsmode3   of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BSRRST     of <device *iob @ [sx,sy_iob]>> => <wire *bsrrst    of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BSRSHIFT   of <device *iob @ [sx,sy_iob]>> => <wire *shift     of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BSRUPDATE  of <device *iob @ [sx,sy_iob]>> => <wire *update    of <device *cram_ctrl @ [sx_bl,sy_bl]>>,

        <pin GOUTEN     of <device *iob @ [sx,sy_iob]>> => <wire GOUTEN_OUT of <device IOCK_TILE @ [sx_iock,sy_iock]>>,
        <pin POR_N      of <device *iob @ [sx,sy_iob]>> => <wire POR_N_OUT  of <device IOCK_TILE @ [sx_iock,sy_iock]>>,
        <pin GLOGEN     of <device *iob @ [sx,sy_iob]>> => <wire GLOGEN_SRB of <device IOCK_TILE @ [sx_iock,sy_iock]>>
      );

};//end of function connect_iob_gs
/***********************************************************************************************************************
************************************************************************************************************************/
function connect_hsst_gs_input_50h
(
    unsigned int tx_hsst,
    unsigned int ty_hsst_u,
    unsigned int rx_hsst_u,

    unsigned int tx_ccs,
    unsigned int ty_ccs,
    unsigned int rx_ccs,

    unsigned int tx_bl,
    unsigned int ty_bl,

    unsigned int tx_esd,
    unsigned int ty_esd,

    string device_bl,
    string device_iob,
    string device_esd,
    string device_hsst
)
{

    int sx_ccs = tx_ccs * NUM_GRID_X + 3;
    int sy_ccs = (rx_ccs * NUM_TILES_REGION + ty_ccs) * NUM_GRID_Y;

    int sx_hsst = tx_hsst * NUM_GRID_X + 3;
    int sy_hsst_u = (rx_hsst_u * NUM_TILES_REGION + ty_hsst_u) * NUM_GRID_Y;

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx_esd = tx_esd * NUM_GRID_X;
    int sy_esd = ty_esd * NUM_GRID_Y;

    string cram_ctrl = device_bl;
    string hsst = device_hsst;
    string iob = device_iob;
    string esd = device_esd;

    int sx_iob_r = (NUM_TILE_X - 1) * NUM_GRID_X;
    int sy_iob_ru = (NUM_REGION - 2) * NUM_TILES_REGION * NUM_GRID_Y;
    int sy_iob_rd = 0;
    int sx_iob_l = 0;
    int sy_iob_lu = (NUM_REGION - 1) * NUM_TILES_REGION * NUM_GRID_Y;
    int sy_iob_l5 = rx_ccs * NUM_TILES_REGION * NUM_GRID_Y;
    int sy_iob_ld = (rx_ccs==0) ? rx_ccs * NUM_TILES_REGION * NUM_GRID_Y : (rx_ccs - 1) *  NUM_TILES_REGION * NUM_GRID_Y  ;


    connect
      (
        <pin CLOCKDR      of <device *hsst @[sx_hsst,sy_hsst_u]>>       => <wire TCK_OUT_TO_PMA of <device *esd @[sx_esd,sy_esd]>>,

        <pin TDO_BSCAN_IO of <device CCS_TILE @[sx_ccs,sy_ccs]>>        => <wire TDO_B of <device *esd @[sx_esd,sy_esd]>>,
//      <pin TDI_B        of <device *esd @[sx_esd,sy_esd]>>            => <wire TDO[0] of <device *iob @[sx_iob_r,sy_iob_rd]>>,

        <pin CLOCKDR_IN   of <device CCS_TILE @[sx_ccs,sy_ccs]>>        => <wire TCK_OUT of <device *iob @[sx_iob_l,sy_iob_ld]>>,

        <pin TDI_BSCAN    of <device *hsst @[sx_hsst,sy_hsst_u]>>       => <wire TDO_T of <device *esd @[sx_esd,sy_esd]>>
      );


    connect
      (
        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_u]>>         => <wire MEM_INIT_OR_R0 of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BS_AC_TS   of <device *hsst @[sx_hsst,sy_hsst_u]>>         => <wire AC_TEST_OR_R0  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin BS_ACMODE  of <device *hsst @[sx_hsst,sy_hsst_u]>>         => <wire AC_MODE_OR_R0  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,

        <pin JRST       of <device *hsst @[sx_hsst,sy_hsst_u]>>     => <wire BSRRST_OR_R0    of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin SHIFTDR    of <device *hsst @[sx_hsst,sy_hsst_u]>>     => <wire BSRSHIFT_OR_R0  of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin UPDATEDR   of <device *hsst @[sx_hsst,sy_hsst_u]>>     => <wire BSRUPDATE_OR_R0 of <device *cram_ctrl @ [sx_bl,sy_bl]>>,
        <pin MODE_1     of <device *hsst @[sx_hsst,sy_hsst_u]>>     => <wire BSRMODE1_OR_R0  of <device *cram_ctrl @ [sx_bl,sy_bl]>>
      );

}//end of function connect_hsst_gs_input







};// end of package pg2l50h_funcs_connect_wl_bl
